Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 797682DDD0E
	for <lists+amd-gfx@lfdr.de>; Fri, 18 Dec 2020 03:51:34 +0100 (CET)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 43C1589449;
	Fri, 18 Dec 2020 02:51:32 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from NAM11-BN8-obe.outbound.protection.outlook.com
 (mail-bn8nam11on2071.outbound.protection.outlook.com [40.107.236.71])
 by gabe.freedesktop.org (Postfix) with ESMTPS id DA70A89449
 for <amd-gfx@lists.freedesktop.org>; Fri, 18 Dec 2020 02:51:30 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=ANXYziOWXR+vm4djeDZ63I7uyz+33XhKuPMmF4LnkCN4fDSyMYtijmKqKlV8FYpltKQuOUFvCK9JT1bGZg8CB/yAU9fX95ET6EXYJQx8iyVNPDyNNEk1ryaS2x3pAJhTToV2U+nMECzwTOhVfyFUZNfqZDbzYeBBCBITJogY/NSYEdTjbXHmKjsZu4poyBNSmYQGN+BpLaGP4PVchkzD/bNV17mfU+bRYJ5Nl80MDL0kfoTdeWotnsR1aD9KB3bxwUASxoKgzf7iOJSqPplytcBLE7JCqQfO8ndK2xW27iXAJhjgmYC0cYFlno1uJ00P9TA+ILcT2rpWSeMbrGoBUw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=STiB2G0adhvV9ZhuUMWaCUF686cns+/8gweLFc2uBCQ=;
 b=jwOVoCOlQlij216mePeTIF+j0yKxhDq2Jf9uftn97XpJo2it4U7j/wgq6x9t7zP9yc0LGyXmOQqxZlehSLWFunJtB+8wGfuJ28Tg4v9ueMv7XmVihLTGEz6OJh9BsR0c7GDK7Q3MKVAw0o/pLgN96ti8BEzFK9VmobkHm+mLiDm5isPH5FVaBxdyaVgzjtyydFffYNlMO6v+lW5dmJt1IrbYcqiTk2RoTqiWQqDS3A1oEM3srExwjnQbDQ81H466KcVFXAGvOXYoIDHXNP+MtIBtm4ntXUT1I9GIrA7Ij0g15Zrruy9mxSlVG3iRFmiSaqDn0GaLXVVGVttw3KxPwQ==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=amdcloud.onmicrosoft.com; s=selector2-amdcloud-onmicrosoft-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=STiB2G0adhvV9ZhuUMWaCUF686cns+/8gweLFc2uBCQ=;
 b=f0/1grHnJrIVu/Lqoc1NLGwsNrux13F0NuP2DTDCz1QYJMOZmiiWor8P4UjlWVcHhC9sASgFtcfFM+IAEZHpliT4dS8TJd7M4MN6Axl/h/xteHfuAK3DYWrOqnlf6tupBy+zkfDQqmb8VJztgDkhEG5K8NbSHdM/hECL+vb5dDI=
Received: from DM6PR12MB2619.namprd12.prod.outlook.com (2603:10b6:5:45::18) by
 DM6PR12MB4355.namprd12.prod.outlook.com (2603:10b6:5:2a3::21) with
 Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.3654.12; Fri, 18 Dec 2020 02:51:29 +0000
Received: from DM6PR12MB2619.namprd12.prod.outlook.com
 ([fe80::5a6:dfb2:fdfd:2d91]) by DM6PR12MB2619.namprd12.prod.outlook.com
 ([fe80::5a6:dfb2:fdfd:2d91%6]) with mapi id 15.20.3654.026; Fri, 18 Dec 2020
 02:51:29 +0000
From: "Quan, Evan" <Evan.Quan@amd.com>
To: "Taylor, Ryan" <Ryan.Taylor@amd.com>, "amd-gfx@lists.freedesktop.org"
 <amd-gfx@lists.freedesktop.org>
Subject: RE: [PATCH] drm/amd/pm: add pptable_funcs documentation (v2)
Thread-Topic: [PATCH] drm/amd/pm: add pptable_funcs documentation (v2)
Thread-Index: AQHW1KhHKmUged847EuzZEWyK9845Kn8JCrQ
Date: Fri, 18 Dec 2020 02:51:28 +0000
Message-ID: <DM6PR12MB2619772D962792A6BED2E084E4C30@DM6PR12MB2619.namprd12.prod.outlook.com>
References: <20201217190910.193725-1-Ryan.Taylor@amd.com>
In-Reply-To: <20201217190910.193725-1-Ryan.Taylor@amd.com>
Accept-Language: en-US, zh-CN
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
msip_labels: MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_ActionId=5e67259b-0f92-4b37-8665-e1dfaea16112;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_ContentBits=0;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_Enabled=true;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_Method=Standard;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_Name=Internal
 Use Only - Unrestricted;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_SetDate=2020-12-18T02:37:33Z;
 MSIP_Label_76546daa-41b6-470c-bb85-f6f40f044d7f_SiteId=3dd8961f-e488-4e60-8e11-a82d994e183d;
authentication-results: amd.com; dkim=none (message not signed)
 header.d=none;amd.com; dmarc=none action=none header.from=amd.com;
x-originating-ip: [180.167.199.189]
x-ms-publictraffictype: Email
x-ms-office365-filtering-ht: Tenant
x-ms-office365-filtering-correlation-id: 212251fc-35cf-4711-4c03-08d8a2ffd1ae
x-ms-traffictypediagnostic: DM6PR12MB4355:
x-ms-exchange-transport-forked: True
x-microsoft-antispam-prvs: <DM6PR12MB4355A79A5E8EDCCE79CCC670E4C30@DM6PR12MB4355.namprd12.prod.outlook.com>
x-ms-oob-tlc-oobclassifiers: OLM:4125;
x-ms-exchange-senderadcheck: 1
x-microsoft-antispam: BCL:0;
x-microsoft-antispam-message-info: 1MY9w1ykqxfffgXtfzzf0g1FYux4aK+sMrwuenbyA1tNfcgaiCRz/heeSee312xy9xR7jTIiPfhSzqxS31dYf0UslbdNhMQxGdJkqBrtXulEb7rrW/fFq9Gm65INeGWgEzP5S7wI0YO8minGBzDBzh2lsIu2Vry9KCZMX9yAlOiYTyF7RAj9ZC25z2rftKnhyQZhu1SUUXz8fW7x4sBQpfO89Rp/tso6Le0Cb0fLlBHObBVmtIGuJQm/RkvUo+qbKg7hAqHWXStId9AZKHy7QmPjKKnycgp7qJSZHdcPMx6L6ybCj++hKYL8CfJwsEKq7HWyZa5prYvKc1zTH41InL7Bq2fNFinY7NzGq8n86eA=
x-forefront-antispam-report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:DM6PR12MB2619.namprd12.prod.outlook.com; PTR:; CAT:NONE;
 SFS:(4636009)(136003)(376002)(346002)(396003)(39860400002)(366004)(5660300002)(45080400002)(110136005)(9686003)(83380400001)(66574015)(33656002)(478600001)(86362001)(66476007)(30864003)(186003)(66556008)(71200400001)(966005)(64756008)(2906002)(66946007)(55016002)(26005)(6506007)(316002)(66446008)(76116006)(8936002)(4326008)(53546011)(7696005)(52536014)(8676002)(579004);
 DIR:OUT; SFP:1101; 
x-ms-exchange-antispam-messagedata: =?us-ascii?Q?RoZK99yDkzljGEawLCXOhUDV/5OukGFqGl0V4eytuCutIyv2QHoxTKhTV6rl?=
 =?us-ascii?Q?MdXsESu4w/ivBACKDuQd5Pgjh0v6IXGzZsUO9z0I9catHFwPBjbeR9fPiGxi?=
 =?us-ascii?Q?1yygJsWYbjDiXF33h3JclOAbWIqZqvsMUKBo5AJ0BmV03XCeCSFErPLUe8Xu?=
 =?us-ascii?Q?7EZNyjah3uHhmzGfEIvR/hE6/UfCQ1Bg6wa2pCenww93hu372JkP+oCbuSde?=
 =?us-ascii?Q?8zRvb3TqFNfP5yLiIl9C9drS/ZionVURKn/Yb1NTY0whnDtn4Y2PvLOyVXpB?=
 =?us-ascii?Q?bOMqvbjPCZ7uJMARQ9hmwtYNA8FUYz0yKQsFQBtDWioz9+MciQlX1+tYpL66?=
 =?us-ascii?Q?HwBGfv8x+Zp0LzFonYFy6+bDM77yV7TaZ5qwyXZhtepMzPBUP8Y61WSGb0IF?=
 =?us-ascii?Q?AbqTf3oOpjxn/Qvj1bfSOj+wVC6Fi2pBe7FwnliS1VC2bwAW3CiVFPbAZkJ/?=
 =?us-ascii?Q?RKxiRHMmepTqUdovqBcLWpKb+WX0NjykLvfBPQ7oNpP4ZyFVArGPdACQf0gj?=
 =?us-ascii?Q?+qaRkfNQe/kUHFBBqxGLUAB/PaxsgbG56jee1JPgI5Tn7D5s+D7AO12YkCtj?=
 =?us-ascii?Q?virtVe52dFKqYvvNjFFPbbuUC63D3btvehSyI5wChNvAUfsAcWt28fMFODam?=
 =?us-ascii?Q?cbRfmkXiqMGv75sHlrgl18InSwVxSOUWTueI2GgAJqskt/gvBUcTxHlczSiz?=
 =?us-ascii?Q?zUCPBojIYcPH4G/XlJ2ldHfayMh8LvJRR/UIMw7eaia9/PJFbs3z2LqykJuy?=
 =?us-ascii?Q?VlFJfuESdmS0ulZ13N/MIRmkuU3WVXZ0V/8MCeMKi2L9edV/JWyiUnc42t1C?=
 =?us-ascii?Q?/bsP67mGtOP1A3aUfkJNb626YPQE3lPUOzqVoGYfPyrfdYdY25suVMsVHe4J?=
 =?us-ascii?Q?KrC58GIFp1Ic3VAO3xdNr5gtZpfeN2djPWAAlTDInuQYQ+Fu4LjmYIOD7H7a?=
 =?us-ascii?Q?csU2OGETb8FJLGcKggRri13Ea9GQTYMY2dPT3/vP94w=3D?=
MIME-Version: 1.0
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-AuthSource: DM6PR12MB2619.namprd12.prod.outlook.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 212251fc-35cf-4711-4c03-08d8a2ffd1ae
X-MS-Exchange-CrossTenant-originalarrivaltime: 18 Dec 2020 02:51:29.0596 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-mailboxtype: HOSTED
X-MS-Exchange-CrossTenant-userprincipalname: hOLzDOosL6I+FgWl3RQKqL9P6TRdS2LGis831xkOS/iywvpA7XVinEXclQuw5Bt7
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB4355
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: "Taylor, Ryan" <Ryan.Taylor@amd.com>
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

[AMD Official Use Only - Internal Distribution Only]

Thanks for adding this.
Except one comment below, the patch is reviewed-by: Evan Quan <evan.quan@amd.com>

-----Original Message-----
From: amd-gfx <amd-gfx-bounces@lists.freedesktop.org> On Behalf Of Ryan Taylor
Sent: Friday, December 18, 2020 3:09 AM
To: amd-gfx@lists.freedesktop.org
Cc: Taylor, Ryan <Ryan.Taylor@amd.com>
Subject: [PATCH] drm/amd/pm: add pptable_funcs documentation (v2)

Documents the hooks in struct pptable_funcs.

v2: Improved documentation accuracy.
Signed-off-by: Ryan Taylor <Ryan.Taylor@amd.com>
---
 drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h | 525 ++++++++++++++++++++++++
 1 file changed, 525 insertions(+)

diff --git a/drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h b/drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h
index 4bdbcce7092d..b6578550da46 100644
--- a/drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h
+++ b/drivers/gpu/drm/amd/pm/inc/amdgpu_smu.h
@@ -469,120 +469,645 @@ struct smu_context

 struct i2c_adapter;

+/**
+ * struct pptable_funcs - Callbacks used to interact with the SMU.
+ */
 struct pptable_funcs {
+/**
+ * @run_btc: Calibrate voltage/frequency curve to fit the system's
+ *           power delivery and voltage margins. Required for adaptive
+ *           voltage frequency scaling (AVFS).
+ */
 int (*run_btc)(struct smu_context *smu);
+
+/**
+ * @get_allowed_feature_mask: Get allowed feature mask.
+ * &feature_mask: Array to store feature mask.
+ * &num: Elements in &feature_mask.
+ */
 int (*get_allowed_feature_mask)(struct smu_context *smu, uint32_t *feature_mask, uint32_t num);
+
+/**
+ * @get_current_power_state: Get the current power state.
+ *
+ * Return: Current power state on success, negative errno on failure.
+ */
 enum amd_pm_state_type (*get_current_power_state)(struct smu_context *smu);
+
+/**
+ * @set_default_dpm_table: Populate the dpm table with defaults.
+ */
 int (*set_default_dpm_table)(struct smu_context *smu);
+
 int (*set_power_state)(struct smu_context *smu);
+
+/**
+ * @populate_umd_state_clk: Populate the UMD power state table with
+ *                          defaults.
+ */
 int (*populate_umd_state_clk)(struct smu_context *smu);
+
+/**
+ * @print_clk_levels: Print DPM clock levels for a clock domain
+ *                    to buffer. Star current level.
+ *
+ * Used for sysfs interfaces.
+ */
 int (*print_clk_levels)(struct smu_context *smu, enum smu_clk_type clk_type, char *buf);
+
+/**
+ * @force_clk_levels: Set a range of allowed DPM levels for a clock
+ *                    domain.
+ * &clk_type: Clock domain.
+ * &mask: Range of allowed DPM levels.
+ */
 int (*force_clk_levels)(struct smu_context *smu, enum smu_clk_type clk_type, uint32_t mask);
+
+/**
+ * @od_edit_dpm_table: Edit the custom overdrive DPM table.
+ * &type: Type of edit.
+ * &input: Edit parameters.
+ * &size: Size of &input.
+ */
 int (*od_edit_dpm_table)(struct smu_context *smu,
  enum PP_OD_DPM_TABLE_COMMAND type,
  long *input, uint32_t size);
+
+/**
+ * @get_clock_by_type_with_latency: Get the speed and latency of a clock
+ *                                  domain.
+ */
 int (*get_clock_by_type_with_latency)(struct smu_context *smu,
       enum smu_clk_type clk_type,
       struct
       pp_clock_levels_with_latency
       *clocks);
+/**
+ * @get_clock_by_type_with_voltage: Get the speed and voltage of a clock
+ *                                  domain.
+ */
+int (*get_clock_by_type_with_voltage)(struct smu_context *smu,
+      enum amd_pp_clock_type type,
+      struct
+      pp_clock_levels_with_voltage
+      *clocks);
+
+/**
+ * @get_power_profile_mode: Print all power profile modes to
+ *                          buffer. Star current mode.
+ */
 int (*get_power_profile_mode)(struct smu_context *smu, char *buf);
+
+/**
+ * @set_power_profile_mode: Set a power profile mode. Also used to
+ *                          create/set custom power profile modes.
+ * &input: Power profile mode parameters.
+ * &size: Size of &input.
+ */
 int (*set_power_profile_mode)(struct smu_context *smu, long *input, uint32_t size);
+
+/**
+ * @dpm_set_vcn_enable: Enable/disable VCN engine dynamic power
+ *                      management.
+ */
 int (*dpm_set_vcn_enable)(struct smu_context *smu, bool enable);
+
+/**
+ * @dpm_set_jpeg_enable: Enable/disable JPEG engine dynamic power
+ *                       management.
+ */
 int (*dpm_set_jpeg_enable)(struct smu_context *smu, bool enable);
+
+/**
+ * @read_sensor: Read data from a sensor.
+ * &sensor: Sensor to read data from.
+ * &data: Sensor reading.
+ * &size: Size of &data.
+ */
 int (*read_sensor)(struct smu_context *smu, enum amd_pp_sensors sensor,
    void *data, uint32_t *size);
+
+/**
+ * @pre_display_config_changed: Prepare GPU for a display configuration
+ *                              change.
+ *
+ * Disable display tracking and pin memory clock speed to maximum. Used
+ * in display component synchronization.
+ */
 int (*pre_display_config_changed)(struct smu_context *smu);
+
+/**
+ * @display_config_changed: Notify the SMU of the current display
+ *                          configuration.
+ *
+ * Allows SMU to properly track blanking periods for memory clock
+ * adjustment. Used in display component synchronization.
+ */
 int (*display_config_changed)(struct smu_context *smu);
+
 int (*apply_clocks_adjust_rules)(struct smu_context *smu);
+
+/**
+ * @notify_smc_display_config: Applies display requirements to the
+ *                             current power state.
+ *
+ * Optimize deep sleep DCEFclk and mclk for the current display
+ * configuration. Used in display component synchronization.
+ */
 int (*notify_smc_display_config)(struct smu_context *smu);
+
+/**
+ * @is_dpm_running: Check if DPM is running.
+ *
+ * Return: True if DPM is running, false otherwise.
+ */
 bool (*is_dpm_running)(struct smu_context *smu);
+
+/**
+ * @get_fan_speed_rpm: Get the current fan speed in RPM.
+ */
 int (*get_fan_speed_rpm)(struct smu_context *smu, uint32_t *speed);
+
+/**
+ * @set_watermarks_table: Configure and upload the watermarks tables to
+ *                        the SMU.
+ */
 int (*set_watermarks_table)(struct smu_context *smu,
     struct pp_smu_wm_range_sets *clock_ranges);
+
+/**
+ * @get_thermal_temperature_range: Get safe thermal limits in Celcius.
+ */
 int (*get_thermal_temperature_range)(struct smu_context *smu, struct smu_temperature_range *range);
+
+/**
+ * @get_uclk_dpm_states: Get memory clock DPM levels in kHz.
+ * &clocks_in_khz: Array of DPM levels.
+ * &num_states: Elements in &clocks_in_khz.
+ */
 int (*get_uclk_dpm_states)(struct smu_context *smu, uint32_t *clocks_in_khz, uint32_t *num_states);
+
+/**
+ * @set_default_od_settings: Set the overdrive tables to defaults.
+ */
[Quan, Evan] Better to describe this a "retrieve the default overdrive settings from SMU"
 int (*set_default_od_settings)(struct smu_context *smu);
+
+/**
+ * @set_performance_level: Set a performance level.
+ */
 int (*set_performance_level)(struct smu_context *smu, enum amd_dpm_forced_level level);
+
+/**
+ * @display_disable_memory_clock_switch: Enable/disable dynamic memory
+ *                                       clock switching.
+ *
+ * Disabling this feature forces memory clock speed to maximum.
+ * Enabling sets the minimum memory clock capable of driving the
+ * current display configuration.
+ */
 int (*display_disable_memory_clock_switch)(struct smu_context *smu, bool disable_memory_clock_switch);
+
+/**
+ * @dump_pptable: Print the power play table to the system log.
+ */
 void (*dump_pptable)(struct smu_context *smu);
+
+/**
+ * @get_power_limit: Get the device's power limits.
+ */
 int (*get_power_limit)(struct smu_context *smu);
+
+/**
+ * @set_df_cstate: Set data fabric cstate.
+ */
 int (*set_df_cstate)(struct smu_context *smu, enum pp_df_cstate state);
+
+/**
+ * @allow_xgmi_power_down: Enable/disable external global memory
+ *                         interconnect power down.
+ */
 int (*allow_xgmi_power_down)(struct smu_context *smu, bool en);
+
+/**
+ * @update_pcie_parameters: Update and upload the system's PCIe
+ *                          capabilites to the SMU.
+ * &pcie_gen_cap: Maximum allowed PCIe generation.
+ * &pcie_width_cap: Maximum allowed PCIe width.
+ */
 int (*update_pcie_parameters)(struct smu_context *smu, uint32_t pcie_gen_cap, uint32_t pcie_width_cap);
+
+/**
+ * @i2c_init: Initialize i2c.
+ *
+ * The i2c bus is used internally by the SMU voltage regulators and
+ * other devices. The i2c's EEPROM also stores bad page tables on boards
+ * with ECC.
+ */
 int (*i2c_init)(struct smu_context *smu, struct i2c_adapter *control);
+
+/**
+ * @i2c_fini: Tear down i2c.
+ */
 void (*i2c_fini)(struct smu_context *smu, struct i2c_adapter *control);
+
+/**
+ * @get_unique_id: Get the GPU's unique id. Used for asset tracking.
+ */
 void (*get_unique_id)(struct smu_context *smu);
+
+/**
+ * @get_dpm_clock_table: Get a copy of the DPM clock table.
+ *
+ * Used by display component in bandwidth and watermark calculations.
+ */
 int (*get_dpm_clock_table)(struct smu_context *smu, struct dpm_clocks *clock_table);
+
+/**
+ * @init_microcode: Request the SMU's firmware from the kernel.
+ */
 int (*init_microcode)(struct smu_context *smu);
+
+/**
+ * @load_microcode: Load firmware onto the SMU.
+ */
 int (*load_microcode)(struct smu_context *smu);
+
+/**
+ * @fini_microcode: Release the SMU's firmware.
+ */
 void (*fini_microcode)(struct smu_context *smu);
+
+/**
+ * @init_smc_tables: Initialize the SMU tables.
+ */
 int (*init_smc_tables)(struct smu_context *smu);
+
+/**
+ * @fini_smc_tables: Release the SMU tables.
+ */
 int (*fini_smc_tables)(struct smu_context *smu);
+
+/**
+ * @init_power: Initialize the power gate table context.
+ */
 int (*init_power)(struct smu_context *smu);
+
+/**
+ * @fini_power: Release the power gate table context.
+ */
 int (*fini_power)(struct smu_context *smu);
+
+/**
+ * @check_fw_status: Check the SMU's firmware status.
+ *
+ * Return: Zero if check passes, negative errno on failure.
+ */
 int (*check_fw_status)(struct smu_context *smu);
+
+/**
+ * @setup_pptable: Initialize the power play table and populate it with
+ *                 default values.
+ */
 int (*setup_pptable)(struct smu_context *smu);
+
+/**
+ * @get_vbios_bootup_values: Get default boot values from the VBIOS.
+ */
 int (*get_vbios_bootup_values)(struct smu_context *smu);
+
+/**
+ * @check_fw_version: Print driver and SMU interface versions to the
+ *                    system log.
+ *
+ * Interface mismatch is not a critical failure.
+ */
 int (*check_fw_version)(struct smu_context *smu);
+
+/**
+ * @powergate_sdma: Power up/down system direct memory access.
+ */
 int (*powergate_sdma)(struct smu_context *smu, bool gate);
+
+/**
+ * @set_gfx_cgpg: Enable/disable graphics engine course grain power
+ *                gating.
+ */
 int (*set_gfx_cgpg)(struct smu_context *smu, bool enable);
+
+/**
+ * @write_pptable: Write the power play table to the SMU.
+ */
 int (*write_pptable)(struct smu_context *smu);
+
+/**
+ * @set_driver_table_location: Send the location of the driver table to
+ *                             the SMU.
+ */
 int (*set_driver_table_location)(struct smu_context *smu);
+
+/**
+ * @set_tool_table_location: Send the location of the tool table to the
+ *                           SMU.
+ */
 int (*set_tool_table_location)(struct smu_context *smu);
+
+/**
+ * @notify_memory_pool_location: Send the location of the memory pool to
+ *                               the SMU.
+ */
 int (*notify_memory_pool_location)(struct smu_context *smu);
+
+/**
+ * @system_features_control: Enable/disable all SMU features.
+ */
 int (*system_features_control)(struct smu_context *smu, bool en);
+
+/**
+ * @send_smc_msg_with_param: Send a message with a parameter to the SMU.
+ * &msg: Type of message.
+ * &param: Message parameter.
+ * &read_arg: SMU response (optional).
+ */
 int (*send_smc_msg_with_param)(struct smu_context *smu,
        enum smu_message_type msg, uint32_t param, uint32_t *read_arg);
+
+/**
+ * @send_smc_msg: Send a message to the SMU.
+ * &msg: Type of message.
+ * &read_arg: SMU response (optional).
+ */
 int (*send_smc_msg)(struct smu_context *smu,
     enum smu_message_type msg,
     uint32_t *read_arg);
+
+/**
+ * @init_display_count: Notify the SMU of the number of display
+ *                      components in current display configuration.
+ */
 int (*init_display_count)(struct smu_context *smu, uint32_t count);
+
+/**
+ * @set_allowed_mask: Notify the SMU of the features currently allowed
+ *                    by the driver.
+ */
 int (*set_allowed_mask)(struct smu_context *smu);
+
+/**
+ * @get_enabled_mask: Get a mask of features that are currently enabled
+ *                    on the SMU.
+ * &feature_mask: Array representing enabled feature mask.
+ * &num: Elements in &feature_mask.
+ */
 int (*get_enabled_mask)(struct smu_context *smu, uint32_t *feature_mask, uint32_t num);
+
+/**
+ * @feature_is_enabled: Test if a feature is enabled.
+ *
+ * Return: One if enabled, zero if disabled.
+ */
 int (*feature_is_enabled)(struct smu_context *smu, enum smu_feature_mask mask);
+
+/**
+ * @disable_all_features_with_exception: Disable all features with
+ *                                       exception to those in &mask.
+ */
 int (*disable_all_features_with_exception)(struct smu_context *smu, enum smu_feature_mask mask);
+
+/**
+ * @notify_display_change: Enable fast memory clock switching.
+ *
+ * Allows for fine grained memory clock switching but has more stringent
+ * timing requirements.
+ */
 int (*notify_display_change)(struct smu_context *smu);
+
+/**
+ * @set_power_limit: Set power limit in watts.
+ */
 int (*set_power_limit)(struct smu_context *smu, uint32_t n);
+
+/**
+ * @init_max_sustainable_clocks: Populate max sustainable clock speed
+ *                               table with values from the SMU.
+ */
 int (*init_max_sustainable_clocks)(struct smu_context *smu);
+
+/**
+ * @enable_thermal_alert: Enable thermal alert interrupts.
+ */
 int (*enable_thermal_alert)(struct smu_context *smu);
+
+/**
+ * @disable_thermal_alert: Disable thermal alert interrupts.
+ */
 int (*disable_thermal_alert)(struct smu_context *smu);
+
+/**
+ * @set_min_dcef_deep_sleep: Set a minimum display fabric deep sleep
+ *                           clock speed in MHz.
+ */
 int (*set_min_dcef_deep_sleep)(struct smu_context *smu, uint32_t clk);
+
+/**
+ * @display_clock_voltage_request: Set a hard minimum frequency
+ * for a clock domain.
+ */
 int (*display_clock_voltage_request)(struct smu_context *smu, struct
      pp_display_clock_request
      *clock_req);
+
+/**
+ * @get_fan_control_mode: Get the current fan control mode.
+ */
 uint32_t (*get_fan_control_mode)(struct smu_context *smu);
+
+/**
+ * @set_fan_control_mode: Set the fan control mode.
+ */
 int (*set_fan_control_mode)(struct smu_context *smu, uint32_t mode);
+
+/**
+ * @set_fan_speed_rpm: Set a static fan speed in RPM.
+ */
 int (*set_fan_speed_rpm)(struct smu_context *smu, uint32_t speed);
+
+/**
+ * @set_xgmi_pstate: Set inter-chip global memory interconnect pstate.
+ * &pstate: Pstate to set. D0 if Nonzero, D3 otherwise.
+ */
 int (*set_xgmi_pstate)(struct smu_context *smu, uint32_t pstate);
+
+/**
+ * @gfx_off_control: Enable/disable graphics engine poweroff.
+ */
 int (*gfx_off_control)(struct smu_context *smu, bool enable);
+
+
+/**
+ * @get_gfx_off_status: Get graphics engine poweroff status.
+ *
+ * Return:
+ * 0 - GFXOFF(default).
+ * 1 - Transition out of GFX State.
+ * 2 - Not in GFXOFF.
+ * 3 - Transition into GFXOFF.
+ */
 uint32_t (*get_gfx_off_status)(struct smu_context *smu);
+
+/**
+ * @register_irq_handler: Register interupt request handlers.
+ */
 int (*register_irq_handler)(struct smu_context *smu);
+
+/**
+ * @set_azalia_d3_pme: Wake the audio decode engine from d3 sleep.
+ */
 int (*set_azalia_d3_pme)(struct smu_context *smu);
+
+/**
+ * @get_max_sustainable_clocks_by_dc: Get a copy of the max sustainable
+ *                                    clock speeds table.
+ *
+ * Provides a way for the display component (DC) to get the max
+ * sustainable clocks from the SMU.
+ */
 int (*get_max_sustainable_clocks_by_dc)(struct smu_context *smu, struct pp_smu_nv_clock_table *max_clocks);
+
+/**
+ * @baco_is_support: Check if GPU supports BACO (Bus Active, Chip Off).
+ */
 bool (*baco_is_support)(struct smu_context *smu);
+
+/**
+ * @baco_get_state: Get the current BACO state.
+ *
+ * Return: Current BACO state.
+ */
 enum smu_baco_state (*baco_get_state)(struct smu_context *smu);
+
+/**
+ * @baco_set_state: Enter/exit BACO.
+ */
 int (*baco_set_state)(struct smu_context *smu, enum smu_baco_state state);
+
+/**
+ * @baco_enter: Enter BACO.
+ */
 int (*baco_enter)(struct smu_context *smu);
+
+/**
+ * @baco_exit: Exit Baco.
+ */
 int (*baco_exit)(struct smu_context *smu);
+
+/**
+ * @mode1_reset_is_support: Check if GPU supports mode1 reset.
+ */
 bool (*mode1_reset_is_support)(struct smu_context *smu);
+
+/**
+ * @mode1_reset: Perform mode1 reset.
+ *
+ * Complete GPU reset.
+ */
 int (*mode1_reset)(struct smu_context *smu);
+
+/**
+ * @mode2_reset: Perform mode2 reset.
+ *
+ * Mode2 reset generally does not reset as many IPs as mode1 reset. The
+ * IPs reset varies by asic.
+ */
 int (*mode2_reset)(struct smu_context *smu);
+
+/**
+ * @get_dpm_ultimate_freq: Get the hard frequency range of a clock
+ *                         domain in MHz.
+ */
 int (*get_dpm_ultimate_freq)(struct smu_context *smu, enum smu_clk_type clk_type, uint32_t *min, uint32_t *max);
+
+/**
+ * @set_soft_freq_limited_range: Set the soft frequency range of a clock
+ *                               domain in MHz.
+ */
 int (*set_soft_freq_limited_range)(struct smu_context *smu, enum smu_clk_type clk_type, uint32_t min, uint32_t max);
+
+/**
+ * @set_power_source: Notify the SMU of the current power source.
+ */
 int (*set_power_source)(struct smu_context *smu, enum smu_power_src_type power_src);
+
+/**
+ * @log_thermal_throttling_event: Print a thermal throttling warning to
+ *                                the system's log.
+ */
 void (*log_thermal_throttling_event)(struct smu_context *smu);
+
+/**
+ * @get_pp_feature_mask: Print a human readable table of enabled
+ *                       features to buffer.
+ */
 size_t (*get_pp_feature_mask)(struct smu_context *smu, char *buf);
+
+/**
+ * @set_pp_feature_mask: Request the SMU enable/disable features to
+ *                       match those enabled in &new_mask.
+ */
 int (*set_pp_feature_mask)(struct smu_context *smu, uint64_t new_mask);
+
+/**
+ * @get_gpu_metrics: Get a copy of the GPU metrics table from the SMU.
+ *
+ * Return: Size of &table
+ */
 ssize_t (*get_gpu_metrics)(struct smu_context *smu, void **table);
+
+/**
+ * @enable_mgpu_fan_boost: Enable multi-GPU fan boost.
+ */
 int (*enable_mgpu_fan_boost)(struct smu_context *smu);
+
+/**
+ * @gfx_ulv_control: Enable/disable ultra low voltage.
+ */
 int (*gfx_ulv_control)(struct smu_context *smu, bool enablement);
+
+/**
+ * @deep_sleep_control: Enable/disable deep sleep.
+ */
 int (*deep_sleep_control)(struct smu_context *smu, bool enablement);
+
+/**
+ * @get_fan_parameters: Get fan parameters.
+ *
+ * Get maximum fan speed from the power play table.
+ */
 int (*get_fan_parameters)(struct smu_context *smu);
+
+/**
+ * @post_init: Helper function for asic specific workarounds.
+ */
 int (*post_init)(struct smu_context *smu);
+
+/**
+ * @interrupt_work: Work task scheduled from SMU interrupt handler.
+ */
 void (*interrupt_work)(struct smu_context *smu);
+
+/**
+ * @gpo_control: Enable/disable graphics power optimization if supported.
+ */
 int (*gpo_control)(struct smu_context *smu, bool enablement);
+
+/**
+ * @gfx_state_change_set: Send the current graphics state to the SMU.
+ */
 int (*gfx_state_change_set)(struct smu_context *smu, uint32_t state);
+
+/**
+ * @set_fine_grain_gfx_freq_parameters: Set fine grain graphics clock
+ *                                      parameters to defaults.
+ */
 int (*set_fine_grain_gfx_freq_parameters)(struct smu_context *smu);
 };

--
2.29.2

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&amp;data=04%7C01%7Cevan.quan%40amd.com%7C0bbf4131dabb4c0fd7c808d8a2bf6872%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637438290272670635%7CUnknown%7CTWFpbGZsb3d8eyJWIjoiMC4wLjAwMDAiLCJQIjoiV2luMzIiLCJBTiI6Ik1haWwiLCJXVCI6Mn0%3D%7C1000&amp;sdata=oTQTMp8%2FkTmH8LL%2FUhE%2B%2Bnm4Q1pM1wLKK%2FRLJX%2FSTA8%3D&amp;reserved=0
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
