
goodkook@GoodKook-Skull:~/ETRI050_DesignKit/Ref_Design/CPU_6502/layout$ ../../../scripts/drc_core.sh cpu_LVS_annealed_Stacked_DRC
************************************************************************
* DRC for the Core
************************************************************************

Magic 8.3 revision 462 - Compiled on Wed Feb 28 06:26:48 KST 2024.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Input style lambda=0.30(p): scaleFactor=30, multiplier=1
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
Contact size value ignored (using GDS generation rules).
The following types are not handled by extraction and will be treated as non-electrical types:
    n_field_implant p_field_implant nselect pselect glass filln filla fillb xp m1p m2p m3p comment bb
2 Magic internal units = 1 Lambda
Using technology "scmos", version 2001a
Root cell box:
           width x height  (   llx,  lly  ), (   urx,  ury  )

microns:   0.000 x 0.000   ( 0.000,  0.000), ( 0.000,  0.000)
lambda:     0.00 x 0.00    (  0.00,  0.00 ), (  0.00,  0.00 )
internal:      0 x 0       (     0,  0    ), (     0,  0    )
Cell cpu_LVS_annealed_Stacked_DRC read from current working directory
cpu_LVS_annealed_Stacked_DRC: 10000 rects
cpu_LVS_annealed_Stacked_DRC: 20000 rects
cpu_LVS_annealed_Stacked_DRC: 30000 rects
cpu_LVS_annealed_Stacked_DRC: 40000 rects
Root cell box:
           width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)

microns:  1719.900 x 1690.050  (-9.450, -3.600), ( 1710.450,  1686.450)  2906717.250
lambda:   5733.00 x 5633.50  (-31.50, -12.00), ( 5701.50,  5621.50)  32296856.00
internal:  11466 x 11267   (   -63, -24   ), ( 11403,  11243)  129187422
Cell FILL read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Scaled magic input cell FILL geometry by factor of 2
Cell NAND2X1 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Scaled magic input cell NAND2X1 geometry by factor of 2
Cell NOR2X1 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Cell INVX1 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Cell DFFSR read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Scaled magic input cell DFFSR geometry by factor of 2
Cell AND2X2 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Scaled magic input cell AND2X2 geometry by factor of 2
Cell NAND3X1 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Scaled magic input cell NAND3X1 geometry by factor of 2
Cell OR2X2 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Cell NOR3X1 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Scaled magic input cell NOR3X1 geometry by factor of 2
Cell OAI21X1 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Cell AOI22X1 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Scaled magic input cell AOI22X1 geometry by factor of 2
Cell INVX2 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Scaled magic input cell INVX2 geometry by factor of 2
Cell OAI22X1 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Scaled magic input cell OAI22X1 geometry by factor of 2
Cell CLKBUF1 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Scaled magic input cell CLKBUF1 geometry by factor of 2
Cell AOI21X1 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Scaled magic input cell AOI21X1 geometry by factor of 2
Cell BUFX2 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Cell INVX4 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Cell XOR2X1 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Scaled magic input cell XOR2X1 geometry by factor of 2
Cell INVX8 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Scaled magic input cell INVX8 geometry by factor of 2
Cell MUX2X1 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Scaled magic input cell MUX2X1 geometry by factor of 2
Cell DFFPOSX1 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Cell XNOR2X1 read from path /home/goodkook/ETRI050_DesignKit/devel/Ref_Design/CPU_6502/layout/digital_ETRI
Scaled magic input cell XNOR2X1 geometry by factor of 2
Cell cpu_LVS_annealed_Stacked_DRC has 44 error tiles.
Total DRC errors found: 0
This layer can't abut or partially overlap between subcells
Cell cpu_LVS_annealed_Stacked_DRC has 44 error tiles.
Total DRC errors found: 0
No errors found.
Design-rule checker statistics (recent/total):
    Squares processed: 0/0
    Tiles processed: 1370546/1370546
    Edges pieces processed: 2780642/2780642
    Constraint areas checked: 13554200/13554200
    Multi-tile constraints: 9795372/9795372
    Interaction areas processed: 512/512
    Tiles processed for interactions: 1370546/1370546
    Tiles processed for arrays: 0/0

