// Seed: 2046620182
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input wor id_2,
    input wire id_3,
    input tri0 id_4,
    output uwire id_5,
    output uwire id_6
);
  logic id_8;
  wire id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  localparam id_16 = -1;
  assign id_15 = id_9;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    input uwire id_2
    , id_12,
    input uwire id_3,
    output wor id_4,
    output logic id_5,
    input uwire id_6,
    input wand id_7,
    input tri id_8,
    output logic id_9,
    output wand id_10
);
  always @(-1, posedge -1)
    if (1 !== -1) begin : LABEL_0
      id_5 <= -1;
      if (1) id_5 <= id_1;
      else @(1 or -1'b0) deassign id_4;
    end else id_9 <= id_1;
  xor primCall (id_5, id_3, id_12, id_8, id_7, id_2, id_1, id_6);
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8,
      id_8,
      id_6,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
