[{"name": "\u90ed\u5b8f\u6e90", "email": "hykuo@tsint.edu.tw", "latestUpdate": "2017-09-13 08:42:42", "objective": "\u6700\u4f73\u5316\u7d44\u5408\u908f\u8f2f\u4e4b\u6f14\u7b97\u6cd5\uff0c\u53ef\u898f\u5283\u908f\u8f2f\u5143\u4ef6\uff0c\u7d44\u5408\u908f\u8f2f\u4e4bVLSI\u8a2d\u8a08\uff0c\u4f7f\u7528MSI\u8207\u6a19\u6e96\u96fb\u8def\u5143\u4ef6\u8a2d\u8a08\u591a\u5c64\u908f\u8f2f\uff0c\u4f7f\u7528\u9598\u9663\u5217\u8a2d\u8a08\uff0c\u5faa\u5e8f\u908f\u8f2f\u4e4b\u5143\u4ef6\uff0c\u5faa\u5e8f\u908f\u8f2f\u4e4b\u5206\u6790\u8207\u5408\u6210\uff0cVLSI\u4e4b\u8a2d\u8a08\u8207\u6e2c\u8a66\u6280\u5de7\uff0c\u5404\u7a2eCALD\u8edf\u9ad4\u5de5\u5177\u4ecb\u7d39\u3002", "schedule": "1. Review of Logic Design Fundamentals\r\n2. Combinational Logic\r\n3. Designing with NAND and NOR Gates\r\n4. Mealy/Moore Sequential Circuit Design\r\n5. Sequential Circuit Timing\r\n6. Hardware Description Languages\r\n7. VHDL Modules\r\n8. Modeling Flip-Flops\r\n9. Midterm Examination\r\n10. Simple Synthesis Examples\r\n11. Variables, Signals, and Constants\r\n12. Brief Overview of Programmable Logic Devices\r\n13. Field-Programmable Gate Arrays (FPGAs)\r\n14. BCD to 7-Segmcnt Display Decoder\r\n15. Traffic Light Controller\r\n16. Synchronization and Debouncing\r\n17. SM Charts and Microprogramming\r\n18. Final Examination", "scorePolicy": "\u5e73\u6642: 20%\r\n\u671f\u4e2d\u8003: 40%\r\n\u671f\u672b\u8003: 40%", "materials": "1. Digital Systems Design Using VHDL 2/e, Charles Roth, 2008/2, ISBN\uff1a9780495244707, Cengage\r\n2. Fundamentals of Digital Logic with VHDL Design 3/e , Stephen Brown, 2009/3, ISBN\uff1a9780071287654, Mc Graw Hill", "foreignLanguageTextbooks": true}]