From f0fc8972212979b29ac86d2f14107490e79efab1 Mon Sep 17 00:00:00 2001
From: Chang Rebecca Swee Fun <rebecca.swee.fun.chang@intel.com>
Date: Thu, 13 Aug 2020 16:46:53 +0800
Subject: [PATCH] socfpga_arria10_socdk: include reference design dtsi

Signed-off-by: Chang Rebecca Swee Fun <rebecca.swee.fun.chang@intel.com>
---
 arch/arm/boot/dts/socfpga_arria10_ghrd.dtsi  | 153 +++++++++++++++++++
 arch/arm/boot/dts/socfpga_arria10_pcie.dtsi  | 141 +++++++++++++++++
 arch/arm/boot/dts/socfpga_arria10_sgmii.dtsi |  84 ++++++++++
 arch/arm/boot/dts/socfpga_arria10_socdk.dtsi |   4 +
 arch/arm/boot/dts/socfpga_arria10_tse.dtsi   | 149 ++++++++++++++++++
 5 files changed, 531 insertions(+)
 create mode 100644 arch/arm/boot/dts/socfpga_arria10_ghrd.dtsi
 create mode 100644 arch/arm/boot/dts/socfpga_arria10_pcie.dtsi
 create mode 100644 arch/arm/boot/dts/socfpga_arria10_sgmii.dtsi
 create mode 100644 arch/arm/boot/dts/socfpga_arria10_tse.dtsi

diff --git a/arch/arm/boot/dts/socfpga_arria10_ghrd.dtsi b/arch/arm/boot/dts/socfpga_arria10_ghrd.dtsi
new file mode 100644
index 000000000000..9e296ac40275
--- /dev/null
+++ b/arch/arm/boot/dts/socfpga_arria10_ghrd.dtsi
@@ -0,0 +1,153 @@
+/*
+* Add this piece of dtsi fragment as #include "socfpga_arria10_ghrd.dtsi"
+* in the file socfpga_arria10_socdk.dtsi. Compile it in the kernel along with
+* socfpga_arria10.dtsi.
+*/
+
+/{
+	soc {
+		clkmgr@ffd04000 {
+			clocks {
+				clk_100: clk_100 {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <100000000>;  /* 100.00 MHz */
+					clock-output-names = "clk_100-out_clk";
+				};
+
+				dp_0_clk_16: dp_0_clk_16 {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <16000000>;   /* 16.00 MHz */
+					clock-output-names = "dp_0_clk_16-out_clk";
+				};
+
+				dp_0_clk_vip: dp_0_clk_vip {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <74250000>;   /* 74.25 MHz */
+					clock-output-names = "dp_0_clk_vip-out_clk";
+				};
+
+				dp_0_dp_clk_100: dp_0_dp_clk_100 {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <100000000>;  /* 100.00 MHz */
+					clock-output-names = "dp_0_dp_clk_100-out_clk";
+				};
+			}; //end clocks
+		};
+
+		led_pio: gpio@0x100000010 {
+				compatible = "altr,pio-1.0";
+				reg = <0xff200010 0x10>;
+				altr,gpio-bank-width = <4>;
+				#gpio-cells = <2>;
+				gpio-controller;
+				resetvalue = <0>;
+		};
+
+		button_pio: gpio@0x100000020 {
+				compatible = "altr,pio-1.0";
+				reg = <0xff200020 0x10>;
+				interrupt-parent = <&intc>;
+				interrupts = <0 19 1>;
+				altr,gpio-bank-width = <4>;
+				altr,interrupt-type = <2>;
+				altr,interrupt_type = <2>;
+				edge_type = <1>;
+				level_trigger = <0>;
+				resetvalue = <0>;
+				#gpio-cells = <2>;
+				gpio-controller;
+		};
+
+		dipsw_pio: gpio@0x100000030 {
+				compatible = "altr,pio-1.0";
+				reg = <0xff200030 0x10>;
+				interrupt-parent = <&intc>;
+				interrupts = <0 20 1>;
+				altr,gpio-bank-width = <4>;
+				altr,interrupt-type = <3>;
+				altr,interrupt_type = <3>;
+				edge_type = <2>;
+				level_trigger = <0>;
+				resetvalue = <0>;
+				#gpio-cells = <2>;
+				gpio-controller;
+		};
+
+		trigger_pio: gpio@0x100000040 {
+				compatible = "altr,pio-1.0";
+				reg = <0xf9001040 0x20>;
+				altr,gpio-bank-width = <4>;
+				#gpio-cells = <2>;
+				gpio-controller;
+				resetvalue = <0>;
+		};
+
+		soc_leds: leds {
+			compatible = "gpio-leds";
+
+			led_fpga0: fpga0 {
+					label = "fpga_led0";
+					gpios = <&led_pio 0 1>;
+			}; //end fpga0 (led_fpga0)
+
+			led_fpga1: fpga1 {
+					label = "fpga_led1";
+					gpios = <&led_pio 1 1>;
+			}; //end fpga1 (led_fpga1)
+
+			led_fpga2: fpga2 {
+					label = "fpga_led2";
+					gpios = <&led_pio 2 1>;
+			}; //end fpga2 (led_fpga2)
+
+			led_fpga3: fpga3 {
+					label = "fpga_led3";
+					gpios = <&led_pio 3 1>;
+			}; //end fpga3 (led_fpga3)
+		};
+
+		dp_0_frame_buf: vip@0x100000280 {
+			compatible = "altr,vip-19.1", "altr,vip-frame-buffer-2.0";
+			reg = <0xff200280 0x00000040>;
+			interrupt-parent = <&intc>;
+			interrupts = <0 25 4>;
+			clocks = <&dp_0_clk_vip>;
+			altr,bits-per-symbol = <8>;
+			altr,max-height = <720>;
+			altr,max-width = <1280>;
+			altr,mem-port-width = <128>;
+		};
+
+		dp_0_bitec_dp_0: unknown@0x100002000 {
+			compatible = "unknown,unknown-19.1";
+			reg = <0xff202000 0x00000800>;
+			clocks = <&dp_0_dp_clk_100 &dp_0_clk_16 &dp_0_dp_clk_100>;
+			clock-names = "clk", "aux_clk", "xcvr_mgmt_clk";
+		};
+
+		ILC: ilc@0x100000100 {
+			compatible = "altr,altera_ilc-19.1", "altr,ilc-1.0";
+			reg = <0xff200100 0x00000100>;
+			interrupt-parent = <&intc>;
+			interrupts = <0 19 1 0 20 1>;
+			interrupt-names = "button_pio", "dipsw_pio";
+			interrupt-controller;
+			#interrupt-cells = <1>;
+			clocks = <&clk_100>;
+			altr,sw-fifo-depth = <32>;
+		};
+
+		sys_id: sysid@0x100000000 {
+			compatible = "altr,sysid-19.1", "altr,sysid-1.0";
+			reg = <0xff200000 0x00000008>;
+			clocks = <&clk_100>;
+			id = "-1073194496";
+			timestamp = <0>;
+		};
+
+	};
+};
diff --git a/arch/arm/boot/dts/socfpga_arria10_pcie.dtsi b/arch/arm/boot/dts/socfpga_arria10_pcie.dtsi
new file mode 100644
index 000000000000..03fdb99c6775
--- /dev/null
+++ b/arch/arm/boot/dts/socfpga_arria10_pcie.dtsi
@@ -0,0 +1,141 @@
+/*
+* Add this piece of dtsi fragment as #include "socfpga_arria10_pcie.dtsi"
+* in the file socfpga_arria10_socdk.dtsi. Compile it in the kernel along with
+* socfpga_arria10.dtsi.
+*/
+
+/{
+	soc {
+		clkmgr@ffd04000 {
+			clocks {
+				clk_100: clk_100 {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <100000000>;  /* 100.00 MHz */
+					clock-output-names = "clk_100-out_clk";
+				}; //end clk_100 (clk_100)
+
+				pcie_0_coreclk_fan: pcie_0_coreclk_fan {
+					compatible = "fixed-clock";
+						#clock-cells = <0>;
+					clock-frequency = <125000000>;  /* 125.00 MHz */
+					clock-output-names = "pcie_0_coreclk_fan-out_clk";
+				}; //end pcie_0_coreclk_fan (pcie_0_coreclk_fan)
+
+				pcie_0_coreclk_out: pcie_0_coreclk_out {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <125000000>;  /* 125.00 MHz */
+					clock-output-names = "pcie_0_coreclk_out-out_clk";
+				}; //end pcie_0_coreclk_out (pcie_0_coreclk_out)
+
+				pcie_0_pcie_clk_100: pcie_0_pcie_clk_100 {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <100000000>;  /* 100.00 MHz */
+					clock-output-names = "pcie_0_pcie_clk_100-out_clk";
+				}; //end pcie_0_pcie_clk_100 (pcie_0_pcie_clk_100)
+
+				pcie_0_pcie_clk_125: pcie_0_pcie_clk_125 {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <125000000>;  /* 125.00 MHz */
+					clock-output-names = "pcie_0_pcie_clk_125-out_clk";
+				}; //end pcie_0_pcie_clk_125 (pcie_0_pcie_clk_125)
+
+				iopll_0: iopll_0 {
+					compatible = "altr,altera_iopll-19.1";
+					#clock-cells = <1>;
+
+					iopll_0_outclk0: iopll_0_outclk0 {
+						compatible = "fixed-clock";
+						#clock-cells = <0>;
+						clock-frequency = <220000000>;  /* 220.00 MHz */
+						clock-output-names = "iopll_0-outclk0";
+					}; //end iopll_0_outclk0 (iopll_0_outclk0)
+
+					iopll_0_outclk1: iopll_0_outclk1 {
+						compatible = "fixed-clock";
+						#clock-cells = <0>;
+						clock-frequency = <125714286>;  /* 125.71 MHz */
+						clock-output-names = "iopll_0-outclk1";
+					}; //end iopll_0_outclk1 (iopll_0_outclk1)
+				}; //end iopll_0 (iopll_0)
+			};
+		};
+
+		a10_hps_bridges: bridge@0xc0000000 {
+			compatible = "altr,bridge-19.1", "simple-bus";
+			reg = <0xc0000000 0x20000000>,
+				<0xff200000 0x00200000>;
+			reg-names = "axi_h2f", "axi_h2f_lw";
+			clocks = <&iopll_0 1 &clk_100 &clk_100 &iopll_0 0>;
+			clock-names = "h2f_axi_clock", "h2f_lw_axi_clock", "f2sdram0_clock", "f2sdram2_clock";
+			#address-cells = <2>;
+			#size-cells = <1>;
+			ranges = <0x00000000 0x00000000 0xc0000000 0x00040000>,
+				<0x00000000 0x10000000 0xd0000000 0x10000000>,
+				<0x00000001 0x00000100 0xff200100 0x00000100>,
+				<0x00000001 0x00000000 0xff200000 0x00000008>,
+				<0x00000001 0x00000010 0xff200010 0x00000010>,
+				<0x00000001 0x00000020 0xff200020 0x00000010>,
+				<0x00000001 0x00000030 0xff200030 0x00000010>,
+				<0x00000001 0x000140a0 0xff2140a0 0x00000020>,
+				<0x00000001 0x00010000 0xff210000 0x00004000>,
+				<0x00000001 0x000140c0 0xff2140c0 0x00000020>,
+				<0x00000001 0x00014080 0xff214080 0x00000010>,
+				<0x00000001 0x000140e0 0xff2140e0 0x00000010>,
+				<0x00000001 0x00014000 0xff214000 0x00000080>;
+
+			pcie_0_pcie_a10: pcie@0x010000000 {
+				compatible = "altr,pcie-root-port-19.1", "altr,pcie-root-port-1.0";
+				reg = <0x00000000 0x10000000 0x10000000>,
+					<0x00000001 0x00010000 0x00004000>;
+				reg-names = "Txs", "Cra";
+				interrupt-parent = <&intc>;
+				interrupts = <0 24 4>;
+				interrupt-controller;
+				#interrupt-cells = <1>;
+				device_type = "pci";    /* embeddedsw.dts.params.device_type type STRING */
+				bus-range = <0x00000000 0x000000ff>;
+				ranges = <0x82000000 0x00000000 0x00000000 0x00000000 0x10000000 0x00000000 0x10000000>;
+				msi-parent = <&pcie_0_msi_irq>;
+				#address-cells = <3>;
+				#size-cells = <2>;
+				interrupt-map-mask = <0 0 0 7>;
+				interrupt-map = <0 0 0 1 &pcie_0_pcie_a10 1>,
+					<0 0 0 2 &pcie_0_pcie_a10 2>,
+					<0 0 0 3 &pcie_0_pcie_a10 3>,
+					<0 0 0 4 &pcie_0_pcie_a10 4>;
+			}; //end pcie@0x010000000 (pcie_0_pcie_a10)
+
+			pcie_0_perf_cnt_0: perf_counter@0x1000140a0 {
+				compatible = "ALTR,perf-counter-19.1", "ALTR,perf-counter-1.0";
+				reg = <0x00000001 0x000140a0 0x00000020>;
+				clocks = <&pcie_0_pcie_clk_100>;
+			}; //end perf_counter@0x1000140a0 (pcie_0_perf_cnt_0)
+
+			pcie_0_msgdma_0: msgdma@0x1000140c0 {
+				compatible = "altr,msgdma-19.1", "altr,msgdma-1.0";
+				reg = <0x00000001 0x000140c0 0x00000020>,
+					<0x00000001 0x000140e0 0x00000010>;
+				reg-names = "csr", "descriptor_slave";
+				interrupt-parent = <&intc>;
+				interrupts = <0 23 4>;
+				clocks = <&pcie_0_pcie_clk_125>;
+			}; //end msgdma@0x1000140c0 (pcie_0_msgdma_0)
+
+			pcie_0_msi_irq: msi@0x100014080 {
+				compatible = "altr,msi-1.0", "altr,msi-1.0";
+				reg = <0x00000001 0x00014080 0x00000010>,
+					<0x00000001 0x00014000 0x00000080>;
+				reg-names = "csr", "vector_slave";
+				interrupt-parent = <&intc>;
+				interrupts = <0 22 4>;
+				clocks = <&pcie_0_pcie_clk_100>;
+				msi-controller = <1>;   /* embeddedsw.dts.params.msi-controller type NUMBER */
+				num-vectors = <32>;     /* embeddedsw.dts.params.num-vectors type NUMBER */
+			}; //end msi@0x100014080 (pcie_0_msi_irq)
+		}; //end bridge@0xc0000000 (a10_hps_bridges)
+	};
+};
diff --git a/arch/arm/boot/dts/socfpga_arria10_sgmii.dtsi b/arch/arm/boot/dts/socfpga_arria10_sgmii.dtsi
new file mode 100644
index 000000000000..d5bf9ad48e1c
--- /dev/null
+++ b/arch/arm/boot/dts/socfpga_arria10_sgmii.dtsi
@@ -0,0 +1,84 @@
+/*
+* Add this piece of dtsi fragment as #include "socfpga_arria10_sgmii.dtsi"
+* in the file socfpga_arria10_socdk.dtsi. Compile it in the kernel along with
+* socfpga_arria10.dtsi.
+*/
+
+/{
+	aliases {
+                ethernet1 = &gmac1;
+		ethernet2 = &gmac2;
+	};
+
+	soc {
+		clkmgr@ffd04000 {
+			clocks {
+				sgmii_1_clk_0: sgmii_1_clk_0 {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <100000000>;  /* 100.00 MHz */
+					clock-output-names = "sgmii_1_clk_0-clk";
+				}; //end sgmii_1_clk_0 (sgmii_1_clk_0)
+
+				sgmii_1_clk_125: sgmii_1_clk_125 {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <125000000>;  /* 125.00 MHz */
+					clock-output-names = "sgmii_1_clk_125-clk";
+				}; //end sgmii_1_clk_125 (sgmii_1_clk_125)
+
+				sgmii_2_clk_0: sgmii_2_clk_0 {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <100000000>;  /* 100.00 MHz */
+					clock-output-names = "sgmii_2_clk_0-clk";
+				}; //end sgmii_2_clk_0 (sgmii_2_clk_0)
+
+				sgmii_2_clk_125: sgmii_2_clk_125 {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <125000000>;  /* 125.00 MHz */
+					clock-output-names = "sgmii_2_clk_125-clk";
+				}; //end sgmii_2_clk_125 (sgmii_2_clk_125)
+			};
+		};
+
+		sgmii_1_gmii_to_sgmii_converter_0: phy@0xff200240 {
+			compatible = "altr,gmii-to-sgmii-2.0";
+			reg = <0xff200240 0x00000008>,
+				<0xff200200 0x00000040>;
+			reg-names = "gmii_to_sgmii_adapter_avalon_slave", "eth_tse_control_port";
+			//clocks = <&sgmii_1_clk_0>, <&gmac1 1>, <&sgmii_1_clk_125>, <&sgmii_1_clk_125>;
+			//clock-names = "clock_in", "emac_gtx_clk", "tse_pcs_ref_clk_clock_connection", "tse_rx_cdr_refclk";
+		};
+
+		sgmii_2_gmii_to_sgmii_converter_0: phy@0xff200440 {
+			compatible = "altr,gmii-to-sgmii-2.0";
+			reg = <0xff200440 0x00000008>,
+				<0xff200400 0x00000040>;
+			reg-names = "gmii_to_sgmii_adapter_avalon_slave", "eth_tse_control_port";
+			//clocks = <&sgmii_2_clk_0>, <&gmac2 1>, <&sgmii_2_clk_125>, <&sgmii_2_clk_125>;
+			//clock-names = "clock_in", "emac_gtx_clk", "tse_pcs_ref_clk_clock_connection", "tse_rx_cdr_refclk";
+		};
+	};
+};
+
+&gmac1 {
+	address-bits = <48>;
+	max-frame-size = <1518>;
+	local-mac-address = [00 00 00 00 00 00];
+	altr,gmii-to-sgmii-converter = <&sgmii_1_gmii_to_sgmii_converter_0>;
+	altr,gmii_to_sgmii_converter = <&sgmii_1_gmii_to_sgmii_converter_0>;
+	phy-mode = "sgmii";
+	status = "okay";
+};
+
+&gmac2 {
+	address-bits = <48>;
+	max-frame-size = <1518>;
+	local-mac-address = [00 00 00 00 00 00];
+	altr,gmii-to-sgmii-converter = <&sgmii_2_gmii_to_sgmii_converter_0>;
+	altr,gmii_to_sgmii_converter = <&sgmii_2_gmii_to_sgmii_converter_0>;
+	phy-mode = "sgmii";
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi b/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi
index 1ff37b89b109..3f9cf4d7aa07 100644
--- a/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi
+++ b/arch/arm/boot/dts/socfpga_arria10_socdk.dtsi
@@ -3,6 +3,10 @@
  * Copyright (C) 2015 Altera Corporation <www.altera.com>
  */
 #include "socfpga_arria10.dtsi"
+#include "socfpga_arria10_ghrd.dtsi"
+#include "socfpga_arria10_pcie.dtsi"
+#include "socfpga_arria10_sgmii.dtsi"
+#include "socfpga_arria10_tse.dtsi"
 
 / {
 	model = "Altera SOCFPGA Arria 10";
diff --git a/arch/arm/boot/dts/socfpga_arria10_tse.dtsi b/arch/arm/boot/dts/socfpga_arria10_tse.dtsi
new file mode 100644
index 000000000000..c3a9ed98119f
--- /dev/null
+++ b/arch/arm/boot/dts/socfpga_arria10_tse.dtsi
@@ -0,0 +1,149 @@
+/*
+* Add this piece of dtsi fragment as #include "socfpga_arria10_tse.dtsi"
+* in the file socfpga_arria10_socdk.dtsi. Compile it in the kernel along with
+* socfpga_arria10.dtsi.
+*/
+
+/{
+	soc {
+		clkmgr@ffd04000 {
+			clocks {
+				clk_100: clk_100 {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <100000000>;  /* 100.00 MHz */
+					clock-output-names = "clk_100-out_clk";
+				}; //end clk_100 (clk_100)
+
+				tse_0_refclk_125: tse_0_refclk_125 {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <125000000>;  /* 125.00 MHz */
+					clock-output-names = "tse_0_refclk_125-out_clk";
+				}; //end tse_0_refclk_125 (tse_0_refclk_125)
+
+				tse_0_tse_clk: tse_0_tse_clk {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <100000000>;  /* 100.00 MHz */
+					clock-output-names = "tse_0_tse_clk-out_clk";
+				}; //end tse_0_tse_clk (tse_0_tse_clk)
+
+				tse_1_refclk_125: tse_1_refclk_125 {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <125000000>;  /* 125.00 MHz */
+					clock-output-names = "tse_1_refclk_125-out_clk";
+				}; //end tse_1_refclk_125 (tse_1_refclk_125)
+
+				tse_1_tse_clk: tse_1_tse_clk {
+					compatible = "fixed-clock";
+					#clock-cells = <0>;
+					clock-frequency = <100000000>;  /* 100.00 MHz */
+					clock-output-names = "tse_1_tse_clk-out_clk";
+				}; //end tse_1_tse_clk (tse_1_tse_clk)
+			};
+		};
+
+		a10_hps_bridges: bridge@0xc0000000 {
+			compatible = "altr,bridge-19.1", "simple-bus";
+			reg = <0xc0000000 0x20000000>,
+				<0xff200000 0x00200000>;
+			reg-names = "axi_h2f", "axi_h2f_lw";
+			clocks = <&clk_100 &clk_100 &clk_100 &clk_100>;
+			clock-names = "h2f_axi_clock", "h2f_lw_axi_clock", "f2sdram0_clock", "f2sdram2_clock";
+			#address-cells = <2>;
+			#size-cells = <1>;
+			ranges = <0x00000001 0x00001000 0xff201000 0x00000400>,
+				<0x00000001 0x00001460 0xff201460 0x00000020>,
+				<0x00000001 0x00001400 0xff201400 0x00000020>,
+				<0x00000001 0x00001480 0xff201480 0x00000020>,
+				<0x00000001 0x00001420 0xff201420 0x00000020>,
+				<0x00000001 0x00001440 0xff201440 0x00000008>,
+				<0x00000001 0x00001800 0xff201800 0x00000400>,
+				<0x00000001 0x00001c60 0xff201c60 0x00000020>,
+				<0x00000001 0x00001c00 0xff201c00 0x00000020>,
+				<0x00000001 0x00001c80 0xff201c80 0x00000020>,
+				<0x00000001 0x00001c20 0xff201c20 0x00000020>,
+				<0x00000001 0x00001c40 0xff201c40 0x00000008>;
+
+			tse_0_tse: ethernet@0x100001000 {
+				compatible = "altr,tse-msgdma-19.1", "altr,tse-msgdma-1.0", "altr,tse-1.0";
+				reg = <0x00000001 0x00001000 0x00000400>,
+					<0x00000001 0x00001400 0x00000020>,
+					<0x00000001 0x00001420 0x00000020>,
+					<0x00000001 0x00001440 0x00000008>,
+					<0x00000001 0x00001460 0x00000020>,
+					<0x00000001 0x00001480 0x00000020>;
+				reg-names = "control_port", "rx_csr", "rx_desc", "rx_resp", "tx_csr", "tx_desc";
+				interrupt-parent = <&intc>;
+				interrupts = <0 21 4 0 22 4>;
+				interrupt-names = "rx_irq", "tx_irq";
+				clocks = <&tse_0_tse_clk &tse_0_tse_clk &tse_0_tse_clk &tse_0_refclk_125 &tse_0_refclk_125>;
+				clock-names = "transmit_clock_connection", "receive_clock_connection", "control_port_clock_connection", "pcs_ref_clk_clock_connection", "rx_cdr_refclk";
+				ALTR,rx-fifo-depth = <2048>;    /* embeddedsw.dts.params.ALTR,rx-fifo-depth type NUMBER */
+				ALTR,tx-fifo-depth = <2048>;    /* embeddedsw.dts.params.ALTR,tx-fifo-depth type NUMBER */
+				phy-mode = "sgmii";     /* embeddedsw.dts.params.phy-mode type STRING */
+				rx-fifo-depth = <8192>; /* embeddedsw.dts.params.rx-fifo-depth type NUMBER */
+				tx-fifo-depth = <8192>; /* embeddedsw.dts.params.tx-fifo-depth type NUMBER */
+				address-bits = <48>;
+				max-frame-size = <1518>;
+				local-mac-address = [00 00 00 00 00 00];
+				altr,enable-sup-addr = <0>;
+				altr,enable-hash = <0>;
+				phy-addr = <0>;
+				ALTR,phy-addr = <0>;
+
+				tse_0_tse_mdio: mdio {
+					compatible = "altr,tse-mdio";
+					#address-cells = <1>;
+					#size-cells = <0>;
+					phy-handle = <&tse_0_tse_phy>;
+
+					tse_0_tse_phy: phy {
+						reg = <0x00000000>;
+					}; //end phy (tse_0_tse_phy)
+				}; //end mdio (tse_0_tse_mdio)
+			}; //end ethernet@0x100001000 (tse_0_tse)
+
+			tse_1_tse: ethernet@0x100001800 {
+				compatible = "altr,tse-msgdma-19.1", "altr,tse-msgdma-1.0", "altr,tse-1.0";
+				reg = <0x00000001 0x00001800 0x00000400>,
+					<0x00000001 0x00001c00 0x00000020>,
+					<0x00000001 0x00001c20 0x00000020>,
+					<0x00000001 0x00001c40 0x00000008>,
+					<0x00000001 0x00001c60 0x00000020>,
+					<0x00000001 0x00001c80 0x00000020>;
+				reg-names = "control_port", "rx_csr", "rx_desc", "rx_resp", "tx_csr", "tx_desc";
+				interrupt-parent = <&intc>;
+				interrupts = <0 23 4 0 24 4>;
+				interrupt-names = "rx_irq", "tx_irq";
+				clocks = <&tse_1_tse_clk &tse_1_tse_clk &tse_1_tse_clk &tse_1_refclk_125 &tse_1_refclk_125>;
+				clock-names = "transmit_clock_connection", "receive_clock_connection", "control_port_clock_connection", "pcs_ref_clk_clock_connection", "rx_cdr_refclk";
+				ALTR,rx-fifo-depth = <2048>;    /* embeddedsw.dts.params.ALTR,rx-fifo-depth type NUMBER */
+				ALTR,tx-fifo-depth = <2048>;    /* embeddedsw.dts.params.ALTR,tx-fifo-depth type NUMBER */
+				phy-mode = "sgmii";     /* embeddedsw.dts.params.phy-mode type STRING */
+				rx-fifo-depth = <8192>; /* embeddedsw.dts.params.rx-fifo-depth type NUMBER */
+				tx-fifo-depth = <8192>; /* embeddedsw.dts.params.tx-fifo-depth type NUMBER */
+				address-bits = <48>;
+				max-frame-size = <1518>;
+				local-mac-address = [00 00 00 00 00 00];
+				altr,enable-sup-addr = <0>;
+				altr,enable-hash = <0>;
+				phy-addr = <0>;
+				ALTR,phy-addr = <0>;
+
+				tse_1_tse_mdio: mdio {
+					compatible = "altr,tse-mdio";
+					#address-cells = <1>;
+					#size-cells = <0>;
+					phy-handle = <&tse_1_tse_phy>;
+
+					tse_1_tse_phy: phy {
+						reg = <0x00000000>;
+					}; //end phy (tse_1_tse_phy)
+				}; //end mdio (tse_1_tse_mdio)
+			}; //end ethernet@0x100001800 (tse_1_tse)
+		}; //end bridge@0xc0000000 (a10_hps_bridges)
+	};
+};
-- 
2.17.1

