$date
	Sun Jan 12 18:24:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sign_extend_tb $end
$var wire 32 ! out [31:0] $end
$var reg 3 " inst_type [2:0] $end
$var reg 32 # instruction [31:0] $end
$scope module dut $end
$var wire 3 $ inst_type [2:0] $end
$var wire 32 % instruction [31:0] $end
$var reg 32 & out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111011111100000 &
b11111111111100000000000000010011 %
b0 $
b11111111111100000000000000010011 #
b0 "
b11111111111111111111011111100000 !
$end
#10
b100 !
b100 &
b1 "
b1 $
b10000001000000000100011 #
b10000001000000000100011 %
#20
b11111111111111111111111111101101 !
b11111111111111111111111111101101 &
b10 "
b10 $
b11111110000000000000011011100011 #
b11111110000000000000011011100011 %
#30
b1000000000000 !
b1000000000000 &
b11 "
b11 $
b1000000110111 #
b1000000110111 %
#40
b100 !
b100 &
b100 "
b100 $
b10000000000000001101111 #
b10000000000000001101111 %
#50
