INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Education/year3/term1/HW_SYS_LAB/TermProject/VivadoProject/VivadoProject.srcs/sources_1/new/calculatorSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculatorSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Education/year3/term1/HW_SYS_LAB/TermProject/VivadoProject/VivadoProject.srcs/calculateSystem_sim/new/calculateSysten_tester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculateSysten_tester
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Education/year3/term1/HW_SYS_LAB/TermProject/VivadoProject/VivadoProject.sim/calculateSystem_sim/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
