digraph "/home/ubuntu/S32_SDK_S32K1xx_RTM_4.0.2/platform/drivers/src/mpu/mpu_driver.c.235t.optimized" {
overlap=false;
subgraph "cluster_MPU_DRV_Deinit" {
	style="dashed";
	color="black";
	label="MPU_DRV_Deinit ()";
	subgraph cluster_7_2 {
	style="filled";
	color="darkgreen";
	fillcolor="grey88";
	label="loop 2";
	labeljust=l;
	penwidth=2;
	fn_7_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:954449105\<bb\ 3\>:\l\
|#\ ivtmp.28_26\ =\ PHI\ \<0(2),\ ivtmp.28_25(3)\>\l\
|_24\ =\ (unsigned\ char)\ ivtmp.28_26;\l\
|MPU_InitRegion\ (1073795072B,\ _24);\l\
|ivtmp.28_25\ =\ ivtmp.28_26\ +\ 1;\l\
|if\ (ivtmp.28_25\ !=\ 8)\l\
\ \ goto\ \<bb\ 3\>;\ [87.50%]\l\
else\l\
\ \ goto\ \<bb\ 4\>;\ [12.50%]\l\
}"];

	}
	fn_7_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_7_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_7_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:119292720\<bb\ 2\>:\l\
|_9\ =\{v\}\ MEM[(struct\ MPU_Type\ *)1073795072B].CESR;\l\
|_10\ =\ _9\ &\ 4294967294;\l\
|MEM[(struct\ MPU_Type\ *)1073795072B].CESR\ =\{v\}\ _10;\l\
|_22\ =\{v\}\ MEM[(struct\ MPU_Type\ *)1073795072B].CESR;\l\
|_23\ =\ _22\ &\ 268435455;\l\
|_28\ =\ _23\ \|\ 2147483648;\l\
|MEM[(struct\ MPU_Type\ *)1073795072B].CESR\ =\{v\}\ _28;\l\
|_33\ =\{v\}\ MEM[(struct\ MPU_Type\ *)1073795072B].CESR;\l\
|_34\ =\ _33\ &\ 268435455;\l\
|_39\ =\ _34\ \|\ 1073741824;\l\
|MEM[(struct\ MPU_Type\ *)1073795072B].CESR\ =\{v\}\ _39;\l\
|_44\ =\{v\}\ MEM[(struct\ MPU_Type\ *)1073795072B].CESR;\l\
|_45\ =\ _44\ &\ 268435455;\l\
|_50\ =\ _45\ \|\ 536870912;\l\
|MEM[(struct\ MPU_Type\ *)1073795072B].CESR\ =\{v\}\ _50;\l\
|_55\ =\{v\}\ MEM[(struct\ MPU_Type\ *)1073795072B].CESR;\l\
|_56\ =\ _55\ &\ 268435455;\l\
|_61\ =\ _56\ \|\ 268435456;\l\
|MEM[(struct\ MPU_Type\ *)1073795072B].CESR\ =\{v\}\ _61;\l\
}"];

	fn_7_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:119292720\<bb\ 4\>:\l\
|return;\l\
}"];

	fn_7_basic_block_0:s -> fn_7_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_7_basic_block_2:s -> fn_7_basic_block_3:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_7_basic_block_3:s -> fn_7_basic_block_3:n [style="dotted,bold",color=blue,weight=10,constraint=false,label="[87%]"];
	fn_7_basic_block_3:s -> fn_7_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[12%]"];
	fn_7_basic_block_4:s -> fn_7_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_7_basic_block_0:s -> fn_7_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_MPU_DRV_SetRegionAddr" {
	style="dashed";
	color="black";
	label="MPU_DRV_SetRegionAddr ()";
	fn_8_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_8_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_8_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|MPU_SetRegionAddr\ (1073795072B,\ regionNum_2(D),\ startAddr_3(D),\ endAddr_4(D));\l\
|_6\ =\ (int)\ regionNum_2(D);\l\
|_7\ =\{v\}\ MEM[(struct\ MPU_Type\ *)1073795072B].RGD[_6].WORD3;\l\
|_8\ =\ _7\ &\ 4294967294;\l\
|_9\ =\ _8\ \|\ 1;\l\
|MEM[(struct\ MPU_Type\ *)1073795072B].RGD[_6].WORD3\ =\{v\}\ _9;\l\
|return;\l\
}"];

	fn_8_basic_block_0:s -> fn_8_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_8_basic_block_2:s -> fn_8_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_8_basic_block_0:s -> fn_8_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_MPU_DRV_SetRegionConfig" {
	style="dashed";
	color="black";
	label="MPU_DRV_SetRegionConfig ()";
	subgraph cluster_9_1 {
	style="filled";
	color="darkgreen";
	fillcolor="grey88";
	label="loop 1";
	labeljust=l;
	penwidth=2;
	fn_9_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:805306369\<bb\ 3\>:\l\
|#\ ivtmp.47_45\ =\ PHI\ \<0(2),\ ivtmp.47_11(4)\>\l\
|_1\ =\ userConfigPtr_13(D)-\>masterAccRight;\l\
|_4\ =\ _1\ +\ ivtmp.47_45;\l\
|_5\ =\ _4-\>masterNum;\l\
|if\ (_5\ \<=\ 7)\l\
\ \ goto\ \<bb\ 4\>;\ [94.50%]\l\
else\l\
\ \ goto\ \<bb\ 6\>;\ [5.50%]\l\
}"];

	fn_9_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:761014520\<bb\ 4\>:\l\
|MPU_SetMasterAccessRight\ (1073795072B,\ regionNum_14(D),\ _4);\l\
|ivtmp.47_11\ =\ ivtmp.47_45\ +\ 3;\l\
|if\ (ivtmp.47_11\ !=\ 9)\l\
\ \ goto\ \<bb\ 3\>;\ [64.73%]\l\
else\l\
\ \ goto\ \<bb\ 7\>;\ [35.27%]\l\
}"];

	}
	fn_9_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_9_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_9_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:312727306\<bb\ 2\>:\l\
}"];

	fn_9_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:51600005\<bb\ 5\>:\l\
|_17\ =\ userConfigPtr_13(D)-\>startAddr;\l\
|_18\ =\ userConfigPtr_13(D)-\>endAddr;\l\
|MPU_SetRegionAddr\ (1073795072B,\ regionNum_14(D),\ _17,\ _18);\l\
|_19\ =\ userConfigPtr_13(D)-\>processIdentifier;\l\
|_20\ =\ (int)\ regionNum_14(D);\l\
|_21\ =\{v\}\ MEM[(struct\ MPU_Type\ *)1073795072B].RGD[_20].WORD3;\l\
|_22\ =\ _21\ &\ 16777215;\l\
|_23\ =\ (long\ unsigned\ int)\ _19;\l\
|_24\ =\ _23\ \<\<\ 24;\l\
|_25\ =\ _22\ \|\ _24;\l\
|MEM[(struct\ MPU_Type\ *)1073795072B].RGD[_20].WORD3\ =\{v\}\ _25;\l\
|_26\ =\ userConfigPtr_13(D)-\>processIdMask;\l\
|_27\ =\{v\}\ MEM[(struct\ MPU_Type\ *)1073795072B].RGD[_20].WORD3;\l\
|_28\ =\ _27\ &\ 4278255615;\l\
|_29\ =\ (long\ unsigned\ int)\ _26;\l\
|_30\ =\ _29\ \<\<\ 16;\l\
|_31\ =\ _28\ \|\ _30;\l\
|MEM[(struct\ MPU_Type\ *)1073795072B].RGD[_20].WORD3\ =\{v\}\ _31;\l\
|_32\ =\{v\}\ MEM[(struct\ MPU_Type\ *)1073795072B].RGD[_20].WORD3;\l\
|_33\ =\ _32\ &\ 4294967294;\l\
|_34\ =\ _33\ \|\ 1;\l\
|MEM[(struct\ MPU_Type\ *)1073795072B].RGD[_20].WORD3\ =\{v\}\ _34;\l\
}"];

	fn_9_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:312727306\<bb\ 6\>:\l\
|#\ returnCode_50\ =\ PHI\ \<1(3),\ 0(5),\ 0(7)\>\l\
|return\ returnCode_50;\l\
}"];

	fn_9_basic_block_7 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:268435456\<bb\ 7\>:\l\
|if\ (regionNum_14(D)\ !=\ 0)\l\
\ \ goto\ \<bb\ 5\>;\ [19.22%]\l\
else\l\
\ \ goto\ \<bb\ 6\>;\ [80.78%]\l\
}"];

	fn_9_basic_block_0:s -> fn_9_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_9_basic_block_2:s -> fn_9_basic_block_3:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_9_basic_block_3:s -> fn_9_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[94%]"];
	fn_9_basic_block_3:s -> fn_9_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[5%]"];
	fn_9_basic_block_4:s -> fn_9_basic_block_3:n [style="dotted,bold",color=blue,weight=10,constraint=false,label="[64%]"];
	fn_9_basic_block_4:s -> fn_9_basic_block_7:n [style="solid,bold",color=black,weight=10,constraint=true,label="[35%]"];
	fn_9_basic_block_5:s -> fn_9_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_9_basic_block_6:s -> fn_9_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_9_basic_block_7:s -> fn_9_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[19%]"];
	fn_9_basic_block_7:s -> fn_9_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[80%]"];
	fn_9_basic_block_0:s -> fn_9_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_MPU_DRV_Init" {
	style="dashed";
	color="black";
	label="MPU_DRV_Init ()";
	subgraph cluster_6_1 {
	style="filled";
	color="darkgreen";
	fillcolor="grey88";
	label="loop 1";
	labeljust=l;
	penwidth=2;
	fn_6_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1014686026\<bb\ 4\>:\l\
|#\ regionNum_26\ =\ PHI\ \<0(3),\ regionNum_17(5)\>\l\
|#\ ivtmp.55_8\ =\ PHI\ \<ivtmp.55_6(3),\ ivtmp.55_7(5)\>\l\
|_3\ =\ (const\ struct\ mpu_user_config_t\ *)\ ivtmp.55_8;\l\
|retStatus_16\ =\ MPU_DRV_SetRegionConfig\ (instance_11(D),\ regionNum_26,\ _3);\l\
|if\ (retStatus_16\ !=\ 0)\l\
\ \ goto\ \<bb\ 6\>;\ [5.50%]\l\
else\l\
\ \ goto\ \<bb\ 5\>;\ [94.50%]\l\
}"];

	fn_6_basic_block_5 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:958878296\<bb\ 5\>:\l\
|regionNum_17\ =\ regionNum_26\ +\ 1;\l\
|ivtmp.55_7\ =\ ivtmp.55_8\ +\ 16;\l\
|if\ (regionCnt_13(D)\ !=\ regionNum_17)\l\
\ \ goto\ \<bb\ 4\>;\ [94.50%]\l\
else\l\
\ \ goto\ \<bb\ 7\>;\ [5.50%]\l\
}"];

	}
	fn_6_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_6_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_6_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:114863530\<bb\ 2\>:\l\
|MPU_DRV_Deinit\ (instance_11(D));\l\
|if\ (regionCnt_13(D)\ !=\ 0)\l\
\ \ goto\ \<bb\ 3\>;\ [94.50%]\l\
else\l\
\ \ goto\ \<bb\ 7\>;\ [5.50%]\l\
}"];

	fn_6_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:108546036\<bb\ 3\>:\l\
|ivtmp.55_6\ =\ (unsigned\ int)\ userConfigArr_14(D);\l\
}"];

	fn_6_basic_block_6 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:114863531\<bb\ 6\>:\l\
|#\ retStatus_29\ =\ PHI\ \<0(7),\ retStatus_16(4)\>\l\
|return\ retStatus_29;\l\
}"];

	fn_6_basic_block_7 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:59055800\<bb\ 7\>:\l\
|_18\ =\{v\}\ MEM[(struct\ MPU_Type\ *)1073795072B].CESR;\l\
|_19\ =\ _18\ &\ 4294967294;\l\
|_20\ =\ _19\ \|\ 1;\l\
|MEM[(struct\ MPU_Type\ *)1073795072B].CESR\ =\{v\}\ _20;\l\
goto\ \<bb\ 6\>;\ [100.00%]\l\
}"];

	fn_6_basic_block_0:s -> fn_6_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_6_basic_block_2:s -> fn_6_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[94%]"];
	fn_6_basic_block_2:s -> fn_6_basic_block_7:n [style="solid,bold",color=black,weight=10,constraint=true,label="[5%]"];
	fn_6_basic_block_3:s -> fn_6_basic_block_4:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_6_basic_block_4:s -> fn_6_basic_block_6:n [style="solid,bold",color=black,weight=10,constraint=true,label="[5%]"];
	fn_6_basic_block_4:s -> fn_6_basic_block_5:n [style="solid,bold",color=black,weight=10,constraint=true,label="[94%]"];
	fn_6_basic_block_5:s -> fn_6_basic_block_4:n [style="dotted,bold",color=blue,weight=10,constraint=false,label="[94%]"];
	fn_6_basic_block_5:s -> fn_6_basic_block_7:n [style="solid,bold",color=black,weight=10,constraint=true,label="[5%]"];
	fn_6_basic_block_6:s -> fn_6_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_6_basic_block_7:s -> fn_6_basic_block_6:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_6_basic_block_0:s -> fn_6_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_MPU_DRV_SetMasterAccessRights" {
	style="dashed";
	color="black";
	label="MPU_DRV_SetMasterAccessRights ()";
	fn_10_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_10_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_10_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|_1\ =\ accessRightsPtr_5(D)-\>masterNum;\l\
|if\ (_1\ \<=\ 7)\l\
\ \ goto\ \<bb\ 3\>;\ [33.00%]\l\
else\l\
\ \ goto\ \<bb\ 4\>;\ [67.00%]\l\
}"];

	fn_10_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:354334800\<bb\ 3\>:\l\
|MPU_SetMasterAccessRight\ (1073795072B,\ regionNum_6(D),\ accessRightsPtr_5(D));\l\
}"];

	fn_10_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 4\>:\l\
|#\ returnCode_2\ =\ PHI\ \<0(3),\ 1(2)\>\l\
|return\ returnCode_2;\l\
}"];

	fn_10_basic_block_0:s -> fn_10_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_10_basic_block_2:s -> fn_10_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[33%]"];
	fn_10_basic_block_2:s -> fn_10_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[67%]"];
	fn_10_basic_block_3:s -> fn_10_basic_block_4:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_10_basic_block_4:s -> fn_10_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_10_basic_block_0:s -> fn_10_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_MPU_DRV_GetDetailErrorAccessInfo" {
	style="dashed";
	color="black";
	label="MPU_DRV_GetDetailErrorAccessInfo ()";
	fn_11_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_11_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_11_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|_6\ =\{v\}\ MEM[(const\ struct\ MPU_Type\ *)1073795072B].CESR;\l\
|_7\ =\ (unsigned\ int)\ slavePortNum_2(D);\l\
|_8\ =\ 3\ -\ _7;\l\
|_9\ =\ 1\ \<\<\ _8;\l\
|_10\ =\ _9\ \<\<\ 28;\l\
|_11\ =\ _6\ &\ _10;\l\
|_12\ =\ _11\ !=\ 0;\l\
|if\ (_11\ !=\ 0)\l\
\ \ goto\ \<bb\ 3\>;\ [33.00%]\l\
else\l\
\ \ goto\ \<bb\ 4\>;\ [67.00%]\l\
}"];

	fn_11_basic_block_3 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:354334800\<bb\ 3\>:\l\
|MPU_GetErrorInfo\ (1073795072B,\ slavePortNum_2(D),\ errInfoPtr_4(D));\l\
|_13\ =\{v\}\ MEM[(struct\ MPU_Type\ *)1073795072B].CESR;\l\
|_14\ =\ _13\ &\ 268435455;\l\
|_15\ =\ _10\ \|\ _14;\l\
|MEM[(struct\ MPU_Type\ *)1073795072B].CESR\ =\{v\}\ _15;\l\
}"];

	fn_11_basic_block_4 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 4\>:\l\
|return\ _12;\l\
}"];

	fn_11_basic_block_0:s -> fn_11_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_11_basic_block_2:s -> fn_11_basic_block_3:n [style="solid,bold",color=black,weight=10,constraint=true,label="[33%]"];
	fn_11_basic_block_2:s -> fn_11_basic_block_4:n [style="solid,bold",color=black,weight=10,constraint=true,label="[67%]"];
	fn_11_basic_block_3:s -> fn_11_basic_block_4:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_11_basic_block_4:s -> fn_11_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_11_basic_block_0:s -> fn_11_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_MPU_DRV_GetDefaultRegionConfig" {
	style="dashed";
	color="black";
	label="MPU_DRV_GetDefaultRegionConfig ()";
	fn_12_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_12_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_12_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:268435458\<bb\ 2\>:\l\
|MPU_GetDefaultMasterAccRight\ (0,\ masterAccRight_10(D));\l\
|_40\ =\ masterAccRight_10(D)\ +\ 3;\l\
|MPU_GetDefaultMasterAccRight\ (1,\ _40);\l\
|_5\ =\ masterAccRight_10(D)\ +\ 6;\l\
|MPU_GetDefaultMasterAccRight\ (2,\ _5);\l\
|\<retval\>.startAddr\ =\ 0;\l\
|\<retval\>.endAddr\ =\ 4294967295;\l\
|\<retval\>.masterAccRight\ =\ masterAccRight_10(D);\l\
|MEM\ \<unsigned\ short\>\ [(unsigned\ char\ *)&\<retval\>\ +\ 12B]\ =\ 0;\l\
|return\ \<retval\>;\l\
}"];

	fn_12_basic_block_0:s -> fn_12_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_12_basic_block_2:s -> fn_12_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_12_basic_block_0:s -> fn_12_basic_block_1:n [style="invis",constraint=true];
}
subgraph "cluster_MPU_DRV_EnableRegion" {
	style="dashed";
	color="black";
	label="MPU_DRV_EnableRegion ()";
	fn_13_basic_block_0 [shape=Mdiamond,style=filled,fillcolor=white,label="ENTRY"];

	fn_13_basic_block_1 [shape=Mdiamond,style=filled,fillcolor=white,label="EXIT"];

	fn_13_basic_block_2 [shape=record,style=filled,fillcolor=lightgrey,label="{COUNT:1073741824\<bb\ 2\>:\l\
|_4\ =\ (int)\ regionNum_2(D);\l\
|_5\ =\{v\}\ MEM[(struct\ MPU_Type\ *)1073795072B].RGD[_4].WORD3;\l\
|_6\ =\ _5\ &\ 4294967294;\l\
|_10\ =\ (long\ unsigned\ int)\ enable_3(D);\l\
|_8\ =\ _6\ \|\ _10;\l\
|MEM[(struct\ MPU_Type\ *)1073795072B].RGD[_4].WORD3\ =\{v\}\ _8;\l\
|return;\l\
}"];

	fn_13_basic_block_0:s -> fn_13_basic_block_2:n [style="solid,bold",color=blue,weight=100,constraint=true,label="[100%]"];
	fn_13_basic_block_2:s -> fn_13_basic_block_1:n [style="solid,bold",color=black,weight=10,constraint=true,label="[100%]"];
	fn_13_basic_block_0:s -> fn_13_basic_block_1:n [style="invis",constraint=true];
}
}
