// Seed: 617884347
module module_0;
  wire [-1  !=  ~  -1 : 1] id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd82,
    parameter id_8 = 32'd58
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire _id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
  logic [id_3 : -1] _id_8;
  ;
  assign id_1 = id_8;
  module_0 modCall_1 ();
  logic id_9;
  assign id_7 = id_8;
  logic [id_3  -  id_8  &  1 'b0 : 'b0] id_10;
endmodule
