This is the backup of project till the complete of BTP-I i.e. till DEC-2019.
Tiva code is run using Code Composer Studio with TIVAWARE Peripheral Driver Library installed.
The FPGA code is build for Nexys 4 DDR board on Vivado.
The AA code is build using the Ahir Flow provided by Professor Madhav Desai at Electrical, IIT Bombay.