<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2256" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2256{left:562px;bottom:68px;letter-spacing:0.11px;}
#t2_2256{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2256{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_2256{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_2256{left:69px;bottom:1083px;letter-spacing:0.17px;}
#t6_2256{left:359px;bottom:886px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2256{left:69px;bottom:797px;letter-spacing:0.13px;}
#t8_2256{left:69px;bottom:773px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_2256{left:69px;bottom:756px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_2256{left:69px;bottom:739px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_2256{left:69px;bottom:723px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tc_2256{left:69px;bottom:698px;letter-spacing:-0.16px;word-spacing:-0.72px;}
#td_2256{left:614px;bottom:705px;}
#te_2256{left:629px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tf_2256{left:69px;bottom:681px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tg_2256{left:69px;bottom:664px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#th_2256{left:474px;bottom:671px;}
#ti_2256{left:489px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_2256{left:69px;bottom:648px;letter-spacing:-0.21px;word-spacing:-0.36px;}
#tk_2256{left:69px;bottom:623px;letter-spacing:-0.2px;word-spacing:-1.36px;}
#tl_2256{left:391px;bottom:630px;}
#tm_2256{left:405px;bottom:623px;letter-spacing:-0.16px;word-spacing:-1.41px;}
#tn_2256{left:69px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#to_2256{left:69px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tp_2256{left:69px;bottom:563px;}
#tq_2256{left:95px;bottom:567px;letter-spacing:-0.16px;word-spacing:-1.22px;}
#tr_2256{left:95px;bottom:550px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_2256{left:69px;bottom:524px;}
#tt_2256{left:95px;bottom:527px;letter-spacing:-0.17px;word-spacing:-0.79px;}
#tu_2256{left:334px;bottom:527px;}
#tv_2256{left:342px;bottom:527px;letter-spacing:-0.13px;word-spacing:-0.84px;}
#tw_2256{left:432px;bottom:527px;}
#tx_2256{left:436px;bottom:527px;letter-spacing:-0.15px;word-spacing:-0.58px;}
#ty_2256{left:564px;bottom:527px;}
#tz_2256{left:568px;bottom:527px;letter-spacing:-0.08px;word-spacing:-0.5px;}
#t10_2256{left:608px;bottom:534px;}
#t11_2256{left:619px;bottom:527px;letter-spacing:-0.14px;word-spacing:-0.8px;}
#t12_2256{left:95px;bottom:510px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t13_2256{left:95px;bottom:493px;letter-spacing:-0.14px;word-spacing:-1.5px;}
#t14_2256{left:285px;bottom:500px;}
#t15_2256{left:300px;bottom:493px;letter-spacing:-0.15px;word-spacing:-1.51px;}
#t16_2256{left:95px;bottom:477px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t17_2256{left:556px;bottom:477px;}
#t18_2256{left:564px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.26px;}
#t19_2256{left:722px;bottom:477px;}
#t1a_2256{left:730px;bottom:477px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1b_2256{left:95px;bottom:460px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1c_2256{left:95px;bottom:443px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1d_2256{left:95px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1e_2256{left:69px;bottom:400px;}
#t1f_2256{left:95px;bottom:403px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#t1g_2256{left:95px;bottom:386px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1h_2256{left:327px;bottom:393px;}
#t1i_2256{left:342px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1j_2256{left:69px;bottom:360px;}
#t1k_2256{left:95px;bottom:364px;letter-spacing:-0.2px;word-spacing:-0.87px;}
#t1l_2256{left:837px;bottom:370px;}
#t1m_2256{left:95px;bottom:347px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1n_2256{left:95px;bottom:330px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1o_2256{left:292px;bottom:330px;}
#t1p_2256{left:296px;bottom:330px;letter-spacing:-0.24px;word-spacing:-0.28px;}
#t1q_2256{left:550px;bottom:330px;}
#t1r_2256{left:554px;bottom:330px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1s_2256{left:743px;bottom:330px;}
#t1t_2256{left:747px;bottom:330px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1u_2256{left:822px;bottom:330px;}
#t1v_2256{left:826px;bottom:330px;letter-spacing:4.71px;}
#t1w_2256{left:95px;bottom:313px;letter-spacing:-0.23px;word-spacing:-0.44px;}
#t1x_2256{left:322px;bottom:313px;}
#t1y_2256{left:326px;bottom:313px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1z_2256{left:95px;bottom:296px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t20_2256{left:69px;bottom:270px;}
#t21_2256{left:95px;bottom:273px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t22_2256{left:95px;bottom:257px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t23_2256{left:402px;bottom:263px;}
#t24_2256{left:417px;bottom:257px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t25_2256{left:95px;bottom:240px;letter-spacing:-0.22px;word-spacing:-0.44px;}
#t26_2256{left:69px;bottom:215px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t27_2256{left:69px;bottom:199px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t28_2256{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#t29_2256{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#t2a_2256{left:386px;bottom:1065px;letter-spacing:-0.09px;}
#t2b_2256{left:386px;bottom:1050px;letter-spacing:-0.18px;}
#t2c_2256{left:424px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.07px;}
#t2d_2256{left:424px;bottom:1050px;letter-spacing:-0.14px;}
#t2e_2256{left:424px;bottom:1034px;letter-spacing:-0.13px;}
#t2f_2256{left:497px;bottom:1065px;letter-spacing:-0.12px;}
#t2g_2256{left:497px;bottom:1050px;letter-spacing:-0.12px;}
#t2h_2256{left:497px;bottom:1034px;letter-spacing:-0.12px;}
#t2i_2256{left:571px;bottom:1065px;letter-spacing:-0.13px;}
#t2j_2256{left:74px;bottom:1011px;letter-spacing:-0.13px;}
#t2k_2256{left:74px;bottom:990px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2l_2256{left:386px;bottom:1011px;}
#t2m_2256{left:424px;bottom:1011px;letter-spacing:-0.17px;}
#t2n_2256{left:497px;bottom:1011px;letter-spacing:-0.17px;}
#t2o_2256{left:571px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2p_2256{left:571px;bottom:995px;letter-spacing:-0.11px;}
#t2q_2256{left:74px;bottom:967px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_2256{left:74px;bottom:946px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2s_2256{left:386px;bottom:967px;}
#t2t_2256{left:424px;bottom:967px;letter-spacing:-0.17px;}
#t2u_2256{left:497px;bottom:967px;letter-spacing:-0.17px;}
#t2v_2256{left:571px;bottom:967px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2w_2256{left:571px;bottom:950px;letter-spacing:-0.11px;}
#t2x_2256{left:87px;bottom:865px;letter-spacing:-0.14px;}
#t2y_2256{left:202px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2z_2256{left:380px;bottom:865px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t30_2256{left:553px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t31_2256{left:729px;bottom:865px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t32_2256{left:101px;bottom:840px;}
#t33_2256{left:185px;bottom:840px;letter-spacing:-0.12px;}
#t34_2256{left:401px;bottom:840px;letter-spacing:-0.12px;}
#t35_2256{left:574px;bottom:840px;letter-spacing:-0.13px;}
#t36_2256{left:750px;bottom:840px;letter-spacing:-0.17px;}
#t37_2256{left:69px;bottom:133px;letter-spacing:-0.14px;}
#t38_2256{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t39_2256{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_2256{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2256{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2256{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2256{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2256{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_2256{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s7_2256{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s8_2256{font-size:14px;font-family:Verdana-Italic_5ki;color:#000;}
.s9_2256{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.sa_2256{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2256" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_5ki;
	src: url("fonts/Verdana-Italic_5ki.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2256Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2256" style="-webkit-user-select: none;"><object width="935" height="1210" data="2256/2256.svg" type="image/svg+xml" id="pdf2256" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2256" class="t s1_2256">XSAVEOPT—Save Processor Extended States Optimized </span>
<span id="t2_2256" class="t s2_2256">INSTRUCTION SET REFERENCE, W-Z </span>
<span id="t3_2256" class="t s1_2256">6-60 </span><span id="t4_2256" class="t s1_2256">Vol. 2D </span>
<span id="t5_2256" class="t s3_2256">XSAVEOPT—Save Processor Extended States Optimized </span>
<span id="t6_2256" class="t s4_2256">Instruction Operand Encoding </span>
<span id="t7_2256" class="t s4_2256">Description </span>
<span id="t8_2256" class="t s5_2256">Performs a full or partial save of processor state components to the XSAVE area located at the memory address </span>
<span id="t9_2256" class="t s5_2256">specified by the destination operand. The implicit EDX:EAX register pair specifies a 64-bit instruction mask. The </span>
<span id="ta_2256" class="t s5_2256">specific state components saved correspond to the bits set in the requested-feature bitmap (RFBM), which is the </span>
<span id="tb_2256" class="t s5_2256">logical-AND of EDX:EAX and XCR0. </span>
<span id="tc_2256" class="t s5_2256">The format of the XSAVE area is detailed in Section 13.4, “XSAVE Area,” of Intel </span>
<span id="td_2256" class="t s6_2256">® </span>
<span id="te_2256" class="t s5_2256">64 and IA-32 Architectures Soft- </span>
<span id="tf_2256" class="t s5_2256">ware Developer’s Manual, Volume 1. Like FXRSTOR and FXSAVE, the memory format used for x87 state depends </span>
<span id="tg_2256" class="t s5_2256">on a REX.W prefix; see Section 13.5.1, “x87 State” of Intel </span>
<span id="th_2256" class="t s6_2256">® </span>
<span id="ti_2256" class="t s5_2256">64 and IA-32 Architectures Software Developer’s </span>
<span id="tj_2256" class="t s5_2256">Manual, Volume 1. </span>
<span id="tk_2256" class="t s5_2256">Section 13.9, “Operation of XSAVEOPT,” of Intel </span>
<span id="tl_2256" class="t s6_2256">® </span>
<span id="tm_2256" class="t s5_2256">64 and IA-32 Architectures Software Developer’s Manual, Volume </span>
<span id="tn_2256" class="t s5_2256">1 provides a detailed description of the operation of the XSAVEOPT instruction. The following items provide a high- </span>
<span id="to_2256" class="t s5_2256">level outline: </span>
<span id="tp_2256" class="t s7_2256">• </span><span id="tq_2256" class="t s5_2256">Execution of XSAVEOPT is similar to that of XSAVE. XSAVEOPT differs from XSAVE in that it may use the init and </span>
<span id="tr_2256" class="t s5_2256">modified optimizations. The performance of XSAVEOPT will be equal to or better than that of XSAVE. </span>
<span id="ts_2256" class="t s7_2256">• </span><span id="tt_2256" class="t s5_2256">XSAVEOPT saves state component </span><span id="tu_2256" class="t s8_2256">i </span><span id="tv_2256" class="t s5_2256">only if RFBM[</span><span id="tw_2256" class="t s8_2256">i</span><span id="tx_2256" class="t s5_2256">] = 1 and XINUSE[</span><span id="ty_2256" class="t s8_2256">i</span><span id="tz_2256" class="t s5_2256">] = 1. </span>
<span id="t10_2256" class="t s6_2256">1 </span>
<span id="t11_2256" class="t s5_2256">(XINUSE is a bitmap by which the </span>
<span id="t12_2256" class="t s5_2256">processor tracks the status of various state components. See Section 13.6, “Processor Tracking of XSAVE- </span>
<span id="t13_2256" class="t s5_2256">Managed State,” of the Intel </span>
<span id="t14_2256" class="t s6_2256">® </span>
<span id="t15_2256" class="t s5_2256">64 and IA-32 Architectures Software Developer’s Manual, Volume 1.) Even if both </span>
<span id="t16_2256" class="t s5_2256">bits are 1, XSAVEOPT may optimize and not save state component </span><span id="t17_2256" class="t s8_2256">i </span><span id="t18_2256" class="t s5_2256">if (1) state component </span><span id="t19_2256" class="t s8_2256">i </span><span id="t1a_2256" class="t s5_2256">has not been </span>
<span id="t1b_2256" class="t s5_2256">modified since the last execution of XRSTOR or XRSTORS; and (2) this execution of XSAVES corresponds to </span>
<span id="t1c_2256" class="t s5_2256">that last execution of XRSTOR or XRSTORS as determined by the internal value XRSTOR_INFO (see the </span>
<span id="t1d_2256" class="t s5_2256">Operation section below). </span>
<span id="t1e_2256" class="t s7_2256">• </span><span id="t1f_2256" class="t s5_2256">XSAVEOPT does not modify bytes 511:464 of the legacy region of the XSAVE area (see Section 13.4.1, “Legacy </span>
<span id="t1g_2256" class="t s5_2256">Region of an XSAVE Area” of Intel </span>
<span id="t1h_2256" class="t s6_2256">® </span>
<span id="t1i_2256" class="t s5_2256">64 and IA-32 Architectures Software Developer’s Manual, Volume 1). </span>
<span id="t1j_2256" class="t s7_2256">• </span><span id="t1k_2256" class="t s5_2256">XSAVEOPT reads the XSTATE_BV field of the XSAVE header (see Section 13.4.2, “XSAVE Header,” of the Intel </span>
<span id="t1l_2256" class="t s6_2256">® </span>
<span id="t1m_2256" class="t s5_2256">64 and IA-32 Architectures Software Developer’s Manual, Volume 1) and writes a modified value back to </span>
<span id="t1n_2256" class="t s5_2256">memory as follows. If RFBM[</span><span id="t1o_2256" class="t s8_2256">i</span><span id="t1p_2256" class="t s5_2256">] = 1, XSAVEOPT writes XSTATE_BV[</span><span id="t1q_2256" class="t s8_2256">i</span><span id="t1r_2256" class="t s5_2256">] with the value of XINUSE[</span><span id="t1s_2256" class="t s8_2256">i</span><span id="t1t_2256" class="t s5_2256">]. If RFBM[</span><span id="t1u_2256" class="t s8_2256">i</span><span id="t1v_2256" class="t s5_2256">]= </span>
<span id="t1w_2256" class="t s5_2256">0, XSAVEOPT writes XSTATE_BV[</span><span id="t1x_2256" class="t s8_2256">i</span><span id="t1y_2256" class="t s5_2256">] with the value that it read from memory (it does not modify the bit). </span>
<span id="t1z_2256" class="t s5_2256">XSAVEOPT does not write to any part of the XSAVE header other than the XSTATE_BV field. </span>
<span id="t20_2256" class="t s7_2256">• </span><span id="t21_2256" class="t s5_2256">XSAVEOPT always uses the standard format of the extended region of the XSAVE area (see Section 13.4.3, </span>
<span id="t22_2256" class="t s5_2256">“Extended Region of an XSAVE Area” of Intel </span>
<span id="t23_2256" class="t s6_2256">® </span>
<span id="t24_2256" class="t s5_2256">64 and IA-32 Architectures Software Developer’s Manual, </span>
<span id="t25_2256" class="t s5_2256">Volume 1). </span>
<span id="t26_2256" class="t s5_2256">Use of a destination operand not aligned to 64-byte boundary (in either 64-bit or 32-bit modes) will result in a </span>
<span id="t27_2256" class="t s5_2256">general-protection (#GP) exception. In 64-bit mode, the upper 32 bits of RDX and RAX are ignored. </span>
<span id="t28_2256" class="t s9_2256">Opcode/ </span>
<span id="t29_2256" class="t s9_2256">Instruction </span>
<span id="t2a_2256" class="t s9_2256">Op/ </span>
<span id="t2b_2256" class="t s9_2256">En </span>
<span id="t2c_2256" class="t s9_2256">64/32 bit </span>
<span id="t2d_2256" class="t s9_2256">Mode </span>
<span id="t2e_2256" class="t s9_2256">Support </span>
<span id="t2f_2256" class="t s9_2256">CPUID </span>
<span id="t2g_2256" class="t s9_2256">Feature </span>
<span id="t2h_2256" class="t s9_2256">Flag </span>
<span id="t2i_2256" class="t s9_2256">Description </span>
<span id="t2j_2256" class="t sa_2256">NP 0F AE /6 </span>
<span id="t2k_2256" class="t sa_2256">XSAVEOPT mem </span>
<span id="t2l_2256" class="t sa_2256">M </span><span id="t2m_2256" class="t sa_2256">V/V </span><span id="t2n_2256" class="t sa_2256">XSAVEOPT </span><span id="t2o_2256" class="t sa_2256">Save state components specified by EDX:EAX </span>
<span id="t2p_2256" class="t sa_2256">to mem, optimizing if possible. </span>
<span id="t2q_2256" class="t sa_2256">NP REX.W + 0F AE /6 </span>
<span id="t2r_2256" class="t sa_2256">XSAVEOPT64 mem </span>
<span id="t2s_2256" class="t sa_2256">M </span><span id="t2t_2256" class="t sa_2256">V/V </span><span id="t2u_2256" class="t sa_2256">XSAVEOPT </span><span id="t2v_2256" class="t sa_2256">Save state components specified by EDX:EAX </span>
<span id="t2w_2256" class="t sa_2256">to mem, optimizing if possible. </span>
<span id="t2x_2256" class="t s9_2256">Op/En </span><span id="t2y_2256" class="t s9_2256">Operand 1 </span><span id="t2z_2256" class="t s9_2256">Operand 2 </span><span id="t30_2256" class="t s9_2256">Operand 3 </span><span id="t31_2256" class="t s9_2256">Operand 4 </span>
<span id="t32_2256" class="t sa_2256">M </span><span id="t33_2256" class="t sa_2256">ModRM:r/m (r, w) </span><span id="t34_2256" class="t sa_2256">N/A </span><span id="t35_2256" class="t sa_2256">N/A </span><span id="t36_2256" class="t sa_2256">N/A </span>
<span id="t37_2256" class="t sa_2256">1. </span><span id="t38_2256" class="t sa_2256">There is an exception made for MXCSR and MXCSR_MASK, which belong to state component 1 — SSE. XSAVEOPT always saves </span>
<span id="t39_2256" class="t sa_2256">these to memory if RFBM[1] = 1 or RFBM[2] = 1, regardless of the value of XINUSE. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
