# This is the QIP file for DSP Builder for Intel FPGAs system 'ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain'

set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/ca_interp_rtl/ca_interp/ca_interp_DUT_safe_path_ver.sv
set_global_assignment -name VHDL_FILE ../../rtl/ca_interp_rtl/ca_interp/ca_interp_DUT_safe_path.vhd
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/ca_interp_rtl/ca_interp/ca_interp_DUT_Summer_DUC_Summer_Carrier_Aggregation_and_Gain.sv
