#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May  4 03:49:40 2020
# Process ID: 82096
# Current directory: C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.runs/synth_1
# Command line: vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.runs/synth_1/top_level.vds
# Journal file: C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 74804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 393.359 ; gain = 98.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/top_level.vhd:20]
INFO: [Synth 8-638] synthesizing module 'input_interface' [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/input_interface.vhd:15]
	Parameter clk_freq bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/debounce.vhd:15]
	Parameter clk_freq bound to: 100000000 - type: integer 
	Parameter stable_time bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (1#1) [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/debounce.vhd:15]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/edge_detector.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (2#1) [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/edge_detector.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'input_interface' (3#1) [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/input_interface.vhd:15]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/controller.vhd:17]
	Parameter G_CLOCK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter G_SAMPLE_FREQ bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'controller' (4#1) [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/controller.vhd:17]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/datapath.vhd:15]
	Parameter G_CLOCK_FREQUENCY_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sample_rate_generator' [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/sample_rate_generator.vhd:43]
	Parameter G_CLOCK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter G_SAMPLE_FREQ bound to: 44100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sample_rate_generator' (5#1) [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/sample_rate_generator.vhd:43]
WARNING: [Synth 8-614] signal 'sample_rate' is read in the process but is not in the sensitivity list [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/datapath.vhd:45]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.runs/synth_1/.Xil/Vivado-82096-MUKHTSA1-WL1/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'U_BRAM' of component 'blk_mem_gen_0' [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/datapath.vhd:58]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.runs/synth_1/.Xil/Vivado-82096-MUKHTSA1-WL1/realtime/blk_mem_gen_0_stub.vhdl:17]
INFO: [Synth 8-638] synthesizing module 'volume_level_shifter' [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/volume_level_shifter.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'volume_level_shifter' (6#1) [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/volume_level_shifter.vhd:13]
INFO: [Synth 8-638] synthesizing module 'pwm_gen' [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/pwm_gen.vhd:13]
	Parameter pwm_resolution bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm_gen' (7#1) [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/pwm_gen.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'datapath' (8#1) [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/datapath.vhd:15]
WARNING: [Synth 8-3848] Net SEG7_CATH in module/entity top_level does not have driver. [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/top_level.vhd:14]
WARNING: [Synth 8-3848] Net AN in module/entity top_level does not have driver. [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/top_level.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'top_level' (9#1) [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/top_level.vhd:20]
WARNING: [Synth 8-3331] design controller has unconnected port clk
WARNING: [Synth 8-3331] design controller has unconnected port reset
WARNING: [Synth 8-3331] design controller has unconnected port SW[5]
WARNING: [Synth 8-3331] design controller has unconnected port SW[4]
WARNING: [Synth 8-3331] design controller has unconnected port SW[3]
WARNING: [Synth 8-3331] design controller has unconnected port SW[2]
WARNING: [Synth 8-3331] design controller has unconnected port SW[1]
WARNING: [Synth 8-3331] design controller has unconnected port SW[0]
WARNING: [Synth 8-3331] design top_level has unconnected port SEG7_CATH[7]
WARNING: [Synth 8-3331] design top_level has unconnected port SEG7_CATH[6]
WARNING: [Synth 8-3331] design top_level has unconnected port SEG7_CATH[5]
WARNING: [Synth 8-3331] design top_level has unconnected port SEG7_CATH[4]
WARNING: [Synth 8-3331] design top_level has unconnected port SEG7_CATH[3]
WARNING: [Synth 8-3331] design top_level has unconnected port SEG7_CATH[2]
WARNING: [Synth 8-3331] design top_level has unconnected port SEG7_CATH[1]
WARNING: [Synth 8-3331] design top_level has unconnected port SEG7_CATH[0]
WARNING: [Synth 8-3331] design top_level has unconnected port AN[7]
WARNING: [Synth 8-3331] design top_level has unconnected port AN[6]
WARNING: [Synth 8-3331] design top_level has unconnected port AN[5]
WARNING: [Synth 8-3331] design top_level has unconnected port AN[4]
WARNING: [Synth 8-3331] design top_level has unconnected port AN[3]
WARNING: [Synth 8-3331] design top_level has unconnected port AN[2]
WARNING: [Synth 8-3331] design top_level has unconnected port AN[1]
WARNING: [Synth 8-3331] design top_level has unconnected port AN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 448.164 ; gain = 153.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 448.164 ; gain = 153.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 448.164 ; gain = 153.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'U_DATAPATH/U_BRAM'
Finished Parsing XDC File [c:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'U_DATAPATH/U_BRAM'
Parsing XDC File [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/constrs_1/imports/new/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/constrs_1/imports/new/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/constrs_1/imports/new/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 799.219 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U_DATAPATH/U_BRAM' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:01:16 . Memory (MB): peak = 800.535 ; gain = 506.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:01:16 . Memory (MB): peak = 800.535 ; gain = 506.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U_DATAPATH/U_BRAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:01:16 . Memory (MB): peak = 800.535 ; gain = 506.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:01:17 . Memory (MB): peak = 800.535 ; gain = 506.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sample_rate_generator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module volume_level_shifter 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module pwm_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[0].SW_DEBOUNCE/output_reg was removed.  [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/debounce.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[1].SW_DEBOUNCE/output_reg was removed.  [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/debounce.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[2].SW_DEBOUNCE/output_reg was removed.  [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/debounce.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[6].SW_DEBOUNCE/output_reg was removed.  [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/debounce.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[7].SW_DEBOUNCE/output_reg was removed.  [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/debounce.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[8].SW_DEBOUNCE/output_reg was removed.  [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/debounce.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[9].SW_DEBOUNCE/output_reg was removed.  [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/debounce.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[10].SW_DEBOUNCE/output_reg was removed.  [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/debounce.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[11].SW_DEBOUNCE/output_reg was removed.  [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/debounce.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[12].SW_DEBOUNCE/output_reg was removed.  [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/debounce.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[13].SW_DEBOUNCE/output_reg was removed.  [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/debounce.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[14].SW_DEBOUNCE/output_reg was removed.  [C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.srcs/sources_1/imports/new/debounce.vhd:27]
WARNING: [Synth 8-3331] design top_level has unconnected port SEG7_CATH[7]
WARNING: [Synth 8-3331] design top_level has unconnected port SEG7_CATH[6]
WARNING: [Synth 8-3331] design top_level has unconnected port SEG7_CATH[5]
WARNING: [Synth 8-3331] design top_level has unconnected port SEG7_CATH[4]
WARNING: [Synth 8-3331] design top_level has unconnected port SEG7_CATH[3]
WARNING: [Synth 8-3331] design top_level has unconnected port SEG7_CATH[2]
WARNING: [Synth 8-3331] design top_level has unconnected port SEG7_CATH[1]
WARNING: [Synth 8-3331] design top_level has unconnected port SEG7_CATH[0]
WARNING: [Synth 8-3331] design top_level has unconnected port AN[7]
WARNING: [Synth 8-3331] design top_level has unconnected port AN[6]
WARNING: [Synth 8-3331] design top_level has unconnected port AN[5]
WARNING: [Synth 8-3331] design top_level has unconnected port AN[4]
WARNING: [Synth 8-3331] design top_level has unconnected port AN[3]
WARNING: [Synth 8-3331] design top_level has unconnected port AN[2]
WARNING: [Synth 8-3331] design top_level has unconnected port AN[1]
WARNING: [Synth 8-3331] design top_level has unconnected port AN[0]
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[0].SW_DEBOUNCE/flipflops_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[0].SW_DEBOUNCE/flipflops_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[1].SW_DEBOUNCE/flipflops_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[1].SW_DEBOUNCE/flipflops_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[2].SW_DEBOUNCE/flipflops_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[2].SW_DEBOUNCE/flipflops_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[6].SW_DEBOUNCE/flipflops_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[6].SW_DEBOUNCE/flipflops_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[7].SW_DEBOUNCE/flipflops_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[7].SW_DEBOUNCE/flipflops_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[8].SW_DEBOUNCE/flipflops_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[8].SW_DEBOUNCE/flipflops_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[9].SW_DEBOUNCE/flipflops_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[9].SW_DEBOUNCE/flipflops_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[10].SW_DEBOUNCE/flipflops_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[10].SW_DEBOUNCE/flipflops_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[11].SW_DEBOUNCE/flipflops_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[11].SW_DEBOUNCE/flipflops_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[12].SW_DEBOUNCE/flipflops_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[12].SW_DEBOUNCE/flipflops_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[13].SW_DEBOUNCE/flipflops_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[13].SW_DEBOUNCE/flipflops_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[14].SW_DEBOUNCE/flipflops_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_INPUT_INTERFACE/GEN_SW_DEBOUNCE[14].SW_DEBOUNCE/flipflops_reg[0]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_DATAPATH/U_VOLUME_LEVEL_SHIFTER/sine_shifted_reg[5]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_DATAPATH/U_VOLUME_LEVEL_SHIFTER/sine_shifted_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_DATAPATH/U_VOLUME_LEVEL_SHIFTER/sine_shifted_reg[3]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_DATAPATH/U_VOLUME_LEVEL_SHIFTER/sine_shifted_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_DATAPATH/U_VOLUME_LEVEL_SHIFTER/sine_shifted_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (U_DATAPATH/U_VOLUME_LEVEL_SHIFTER/sine_shifted_reg[0]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:20 . Memory (MB): peak = 800.535 ; gain = 506.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:35 . Memory (MB): peak = 800.535 ; gain = 506.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:35 . Memory (MB): peak = 801.516 ; gain = 507.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:01:35 . Memory (MB): peak = 811.406 ; gain = 517.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:36 . Memory (MB): peak = 811.406 ; gain = 517.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:36 . Memory (MB): peak = 811.406 ; gain = 517.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:36 . Memory (MB): peak = 811.406 ; gain = 517.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:36 . Memory (MB): peak = 811.406 ; gain = 517.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:37 . Memory (MB): peak = 811.406 ; gain = 517.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:37 . Memory (MB): peak = 811.406 ; gain = 517.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |blk_mem_gen_0_bbox_0 |     1|
|2     |BUFG                 |     1|
|3     |CARRY4               |    44|
|4     |LUT1                 |     6|
|5     |LUT2                 |    71|
|6     |LUT3                 |     9|
|7     |LUT4                 |    21|
|8     |LUT5                 |    29|
|9     |LUT6                 |    22|
|10    |FDCE                 |    72|
|11    |FDRE                 |   118|
|12    |IBUF                 |     6|
|13    |OBUF                 |     2|
|14    |OBUFT                |    16|
+------+---------------------+------+

Report Instance Areas: 
+------+--------------------------------------+----------------------+------+
|      |Instance                              |Module                |Cells |
+------+--------------------------------------+----------------------+------+
|1     |top                                   |                      |   433|
|2     |  U_DATAPATH                          |datapath              |   231|
|3     |    U_PWM_GENERATOR                   |pwm_gen               |    34|
|4     |    U_SAMPLE_RATE_GENERATOR           |sample_rate_generator |   107|
|5     |    U_VOLUME_LEVEL_SHIFTER            |volume_level_shifter  |    25|
|6     |  U_INPUT_INTERFACE                   |input_interface       |   177|
|7     |    BTN_DEBOUNCE                      |debounce              |    34|
|8     |    BTN_RED                           |edge_detector         |     5|
|9     |    \GEN_SW_DEBOUNCE[15].SW_DEBOUNCE  |debounce_0            |    34|
|10    |    \GEN_SW_DEBOUNCE[3].SW_DEBOUNCE   |debounce_1            |    35|
|11    |    \GEN_SW_DEBOUNCE[4].SW_DEBOUNCE   |debounce_2            |    35|
|12    |    \GEN_SW_DEBOUNCE[5].SW_DEBOUNCE   |debounce_3            |    34|
+------+--------------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:37 . Memory (MB): peak = 811.406 ; gain = 517.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 811.406 ; gain = 164.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:01:37 . Memory (MB): peak = 811.406 ; gain = 517.035
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:40 . Memory (MB): peak = 815.063 ; gain = 532.160
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mukhtsa1/Desktop/New folder/Spring2020/project_8/project_8.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.343 . Memory (MB): peak = 815.063 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May  4 03:51:29 2020...
