

================================================================
== Vitis HLS Report for 'applyMixer_hls_3_Pipeline_VITIS_LOOP_134_5'
================================================================
* Date:           Thu Nov 20 16:57:54 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.206 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      514|      514|  5.140 us|  5.140 us|  513|  513|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_134_5  |      512|      512|         2|          1|          1|   512|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     91|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     36|    -|
|Register         |        -|   -|     49|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     49|    127|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln134_fu_146_p2   |         +|   0|  0|  13|          10|           1|
    |icmp_ln134_fu_140_p2  |      icmp|   0|  0|  12|          10|          11|
    |empty_60_fu_174_p3    |    select|   0|  0|  32|           1|          32|
    |empty_fu_165_p3       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  91|          23|          78|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_2     |   9|          2|   10|         20|
    |k_fu_48                  |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |bufA_im_addr_reg_221     |   9|   0|    9|          0|
    |bufA_re_addr_reg_215     |   9|   0|    9|          0|
    |bufB_im_addr_reg_209     |   9|   0|    9|          0|
    |bufB_re_addr_reg_203     |   9|   0|    9|          0|
    |k_fu_48                  |  10|   0|   10|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  49|   0|   49|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_134_5|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_134_5|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_134_5|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_134_5|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_134_5|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  applyMixer_hls<3>_Pipeline_VITIS_LOOP_134_5|  return value|
|bufB_re_address0   |  out|    9|   ap_memory|                                      bufB_re|         array|
|bufB_re_ce0        |  out|    1|   ap_memory|                                      bufB_re|         array|
|bufB_re_q0         |   in|   32|   ap_memory|                                      bufB_re|         array|
|bufB_re_address1   |  out|    9|   ap_memory|                                      bufB_re|         array|
|bufB_re_ce1        |  out|    1|   ap_memory|                                      bufB_re|         array|
|bufB_re_we1        |  out|    1|   ap_memory|                                      bufB_re|         array|
|bufB_re_d1         |  out|   32|   ap_memory|                                      bufB_re|         array|
|bufB_im_address0   |  out|    9|   ap_memory|                                      bufB_im|         array|
|bufB_im_ce0        |  out|    1|   ap_memory|                                      bufB_im|         array|
|bufB_im_q0         |   in|   32|   ap_memory|                                      bufB_im|         array|
|bufB_im_address1   |  out|    9|   ap_memory|                                      bufB_im|         array|
|bufB_im_ce1        |  out|    1|   ap_memory|                                      bufB_im|         array|
|bufB_im_we1        |  out|    1|   ap_memory|                                      bufB_im|         array|
|bufB_im_d1         |  out|   32|   ap_memory|                                      bufB_im|         array|
|bufA_re_address0   |  out|    9|   ap_memory|                                      bufA_re|         array|
|bufA_re_ce0        |  out|    1|   ap_memory|                                      bufA_re|         array|
|bufA_re_q0         |   in|   32|   ap_memory|                                      bufA_re|         array|
|bufA_re_address1   |  out|    9|   ap_memory|                                      bufA_re|         array|
|bufA_re_ce1        |  out|    1|   ap_memory|                                      bufA_re|         array|
|bufA_re_we1        |  out|    1|   ap_memory|                                      bufA_re|         array|
|bufA_re_d1         |  out|   32|   ap_memory|                                      bufA_re|         array|
|bufA_im_address0   |  out|    9|   ap_memory|                                      bufA_im|         array|
|bufA_im_ce0        |  out|    1|   ap_memory|                                      bufA_im|         array|
|bufA_im_q0         |   in|   32|   ap_memory|                                      bufA_im|         array|
|bufA_im_address1   |  out|    9|   ap_memory|                                      bufA_im|         array|
|bufA_im_ce1        |  out|    1|   ap_memory|                                      bufA_im|         array|
|bufA_im_we1        |  out|    1|   ap_memory|                                      bufA_im|         array|
|bufA_im_d1         |  out|   32|   ap_memory|                                      bufA_im|         array|
|state_cur_223131   |   in|    1|     ap_none|                             state_cur_223131|        scalar|
|state_next_222129  |   in|    1|     ap_none|                            state_next_222129|        scalar|
+-------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.90>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufB_im, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufB_re, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufA_im, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %bufA_re, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_next_222129_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %state_next_222129"   --->   Operation 10 'read' 'state_next_222129_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_cur_223131_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %state_cur_223131"   --->   Operation 11 'read' 'state_cur_223131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln134 = store i10 0, i10 %k" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 12 'store' 'store_ln134' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc37"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_2 = load i10 %k" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 14 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%icmp_ln134 = icmp_eq  i10 %k_2, i10 512" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 15 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln134 = add i10 %k_2, i10 1" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 16 'add' 'add_ln134' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %for.inc37.split_ifconv, void %VITIS_LOOP_140_6.exitStub" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 17 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i10 %k_2" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 18 'zext' 'zext_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bufB_re_addr = getelementptr i32 %bufB_re, i64 0, i64 %zext_ln134" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 19 'getelementptr' 'bufB_re_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%bufB_re_load = load i9 %bufB_re_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 20 'load' 'bufB_re_load' <Predicate = (!icmp_ln134 & state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bufB_im_addr = getelementptr i32 %bufB_im, i64 0, i64 %zext_ln134" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 21 'getelementptr' 'bufB_im_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%bufB_im_load = load i9 %bufB_im_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 22 'load' 'bufB_im_load' <Predicate = (!icmp_ln134 & state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bufA_re_addr = getelementptr i32 %bufA_re, i64 0, i64 %zext_ln134" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 23 'getelementptr' 'bufA_re_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%bufA_re_load = load i9 %bufA_re_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 24 'load' 'bufA_re_load' <Predicate = (!icmp_ln134 & !state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bufA_im_addr = getelementptr i32 %bufA_im, i64 0, i64 %zext_ln134" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 25 'getelementptr' 'bufA_im_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%bufA_im_load = load i9 %bufA_im_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 26 'load' 'bufA_im_load' <Predicate = (!icmp_ln134 & !state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %state_next_222129_read, void, void" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 27 'br' 'br_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln134 = store i10 %add_ln134, i10 %k" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 28 'store' 'store_ln134' <Predicate = (!icmp_ln134)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln134 = br void %for.inc37" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 29 'br' 'br_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln134)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.20>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln134 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 30 'specpipeline' 'specpipeline_ln134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln134 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 32 'specloopname' 'specloopname_ln134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/2] ( I:3.25ns O:3.25ns )   --->   "%bufB_re_load = load i9 %bufB_re_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 33 'load' 'bufB_re_load' <Predicate = (state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 34 [1/2] ( I:3.25ns O:3.25ns )   --->   "%bufB_im_load = load i9 %bufB_im_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 34 'load' 'bufB_im_load' <Predicate = (state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 35 [1/2] ( I:3.25ns O:3.25ns )   --->   "%bufA_re_load = load i9 %bufA_re_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 35 'load' 'bufA_re_load' <Predicate = (!state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 36 [1/2] ( I:3.25ns O:3.25ns )   --->   "%bufA_im_load = load i9 %bufA_im_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 36 'load' 'bufA_im_load' <Predicate = (!state_cur_223131_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 37 [1/1] (0.69ns)   --->   "%empty = select i1 %state_cur_223131_read, i32 %bufB_re_load, i32 %bufA_re_load" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 37 'select' 'empty' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.69ns)   --->   "%empty_60 = select i1 %state_cur_223131_read, i32 %bufB_im_load, i32 %bufA_im_load" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 38 'select' 'empty_60' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln134 = store i32 %empty, i9 %bufA_re_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 39 'store' 'store_ln134' <Predicate = (!state_next_222129_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 40 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln134 = store i32 %empty_60, i9 %bufA_im_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 40 'store' 'store_ln134' <Predicate = (!state_next_222129_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln134 = br void" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 41 'br' 'br_ln134' <Predicate = (!state_next_222129_read)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln134 = store i32 %empty, i9 %bufB_re_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 42 'store' 'store_ln134' <Predicate = (state_next_222129_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 43 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln134 = store i32 %empty_60, i9 %bufB_im_addr" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 43 'store' 'store_ln134' <Predicate = (state_next_222129_read)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln134 = br void" [/home/master25/mae26/s.kim/RP/QAOA-TSP-supaero-mae-reasearch/qaoa.cpp:134]   --->   Operation 44 'br' 'br_ln134' <Predicate = (state_next_222129_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bufB_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ bufB_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ bufA_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ bufA_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ state_cur_223131]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_next_222129]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                       (alloca           ) [ 010]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
specmemcore_ln0         (specmemcore      ) [ 000]
state_next_222129_read  (read             ) [ 011]
state_cur_223131_read   (read             ) [ 011]
store_ln134             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
k_2                     (load             ) [ 000]
icmp_ln134              (icmp             ) [ 010]
add_ln134               (add              ) [ 000]
br_ln134                (br               ) [ 000]
zext_ln134              (zext             ) [ 000]
bufB_re_addr            (getelementptr    ) [ 011]
bufB_im_addr            (getelementptr    ) [ 011]
bufA_re_addr            (getelementptr    ) [ 011]
bufA_im_addr            (getelementptr    ) [ 011]
br_ln134                (br               ) [ 000]
store_ln134             (store            ) [ 000]
br_ln134                (br               ) [ 000]
specpipeline_ln134      (specpipeline     ) [ 000]
speclooptripcount_ln134 (speclooptripcount) [ 000]
specloopname_ln134      (specloopname     ) [ 000]
bufB_re_load            (load             ) [ 000]
bufB_im_load            (load             ) [ 000]
bufA_re_load            (load             ) [ 000]
bufA_im_load            (load             ) [ 000]
empty                   (select           ) [ 000]
empty_60                (select           ) [ 000]
store_ln134             (store            ) [ 000]
store_ln134             (store            ) [ 000]
br_ln134                (br               ) [ 000]
store_ln134             (store            ) [ 000]
store_ln134             (store            ) [ 000]
br_ln134                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bufB_re">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufB_re"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bufB_im">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufB_im"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bufA_re">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufA_re"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bufA_im">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bufA_im"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="state_cur_223131">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_cur_223131"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="state_next_222129">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_next_222129"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="k_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="state_next_222129_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_next_222129_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="state_cur_223131_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="state_cur_223131_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="bufB_re_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="10" slack="0"/>
<pin id="68" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufB_re_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="9" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="1"/>
<pin id="124" dir="0" index="4" bw="9" slack="0"/>
<pin id="125" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
<pin id="127" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bufB_re_load/1 store_ln134/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="bufB_im_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="10" slack="0"/>
<pin id="81" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufB_im_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="9" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="1"/>
<pin id="128" dir="0" index="4" bw="9" slack="0"/>
<pin id="129" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
<pin id="131" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bufB_im_load/1 store_ln134/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="bufA_re_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="10" slack="0"/>
<pin id="94" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufA_re_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="9" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="1"/>
<pin id="116" dir="0" index="4" bw="9" slack="0"/>
<pin id="117" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="0"/>
<pin id="119" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bufA_re_load/1 store_ln134/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="bufA_im_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="10" slack="0"/>
<pin id="107" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bufA_im_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="1"/>
<pin id="120" dir="0" index="4" bw="9" slack="0"/>
<pin id="121" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
<pin id="123" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bufA_im_load/1 store_ln134/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln134_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="10" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="k_2_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln134_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="10" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="add_ln134_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln134_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln134_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="0" index="1" bw="10" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="empty_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="empty_60_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="32" slack="0"/>
<pin id="178" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_60/2 "/>
</bind>
</comp>

<comp id="183" class="1005" name="k_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="190" class="1005" name="state_next_222129_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="state_next_222129_read "/>
</bind>
</comp>

<comp id="194" class="1005" name="state_cur_223131_read_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="state_cur_223131_read "/>
</bind>
</comp>

<comp id="203" class="1005" name="bufB_re_addr_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="1"/>
<pin id="205" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bufB_re_addr "/>
</bind>
</comp>

<comp id="209" class="1005" name="bufB_im_addr_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="1"/>
<pin id="211" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bufB_im_addr "/>
</bind>
</comp>

<comp id="215" class="1005" name="bufA_re_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="1"/>
<pin id="217" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bufA_re_addr "/>
</bind>
</comp>

<comp id="221" class="1005" name="bufA_im_addr_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="1"/>
<pin id="223" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="bufA_im_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="30" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="30" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="137" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="137" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="164"><net_src comp="146" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="71" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="97" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="97" pin=4"/></net>

<net id="173"><net_src comp="165" pin="3"/><net_sink comp="71" pin=4"/></net>

<net id="179"><net_src comp="84" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="180"><net_src comp="110" pin="3"/><net_sink comp="174" pin=2"/></net>

<net id="181"><net_src comp="174" pin="3"/><net_sink comp="110" pin=4"/></net>

<net id="182"><net_src comp="174" pin="3"/><net_sink comp="84" pin=4"/></net>

<net id="186"><net_src comp="48" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="193"><net_src comp="52" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="58" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="206"><net_src comp="64" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="212"><net_src comp="77" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="218"><net_src comp="90" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="220"><net_src comp="215" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="224"><net_src comp="103" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="110" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bufB_re | {2 }
	Port: bufB_im | {2 }
	Port: bufA_re | {2 }
	Port: bufA_im | {2 }
 - Input state : 
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_134_5 : bufB_re | {1 2 }
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_134_5 : bufB_im | {1 2 }
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_134_5 : bufA_re | {1 2 }
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_134_5 : bufA_im | {1 2 }
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_134_5 : state_cur_223131 | {1 }
	Port: applyMixer_hls<3>_Pipeline_VITIS_LOOP_134_5 : state_next_222129 | {1 }
  - Chain level:
	State 1
		store_ln134 : 1
		k_2 : 1
		icmp_ln134 : 2
		add_ln134 : 2
		br_ln134 : 3
		zext_ln134 : 2
		bufB_re_addr : 3
		bufB_re_load : 4
		bufB_im_addr : 3
		bufB_im_load : 4
		bufA_re_addr : 3
		bufA_re_load : 4
		bufA_im_addr : 3
		bufA_im_load : 4
		store_ln134 : 3
	State 2
		empty : 1
		empty_60 : 1
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2
		store_ln134 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|  select  |            empty_fu_165           |    0    |    32   |
|          |          empty_60_fu_174          |    0    |    32   |
|----------|-----------------------------------|---------|---------|
|   icmp   |         icmp_ln134_fu_140         |    0    |    13   |
|----------|-----------------------------------|---------|---------|
|    add   |          add_ln134_fu_146         |    0    |    13   |
|----------|-----------------------------------|---------|---------|
|   read   | state_next_222129_read_read_fu_52 |    0    |    0    |
|          |  state_cur_223131_read_read_fu_58 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   zext   |         zext_ln134_fu_152         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    90   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     bufA_im_addr_reg_221     |    9   |
|     bufA_re_addr_reg_215     |    9   |
|     bufB_im_addr_reg_209     |    9   |
|     bufB_re_addr_reg_203     |    9   |
|           k_reg_183          |   10   |
| state_cur_223131_read_reg_194|    1   |
|state_next_222129_read_reg_190|    1   |
+------------------------------+--------+
|             Total            |   48   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_71 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|  grp_access_fu_84 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|  grp_access_fu_97 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
| grp_access_fu_110 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   72   ||  6.352  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   90   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   36   |
|  Register |    -   |   48   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   48   |   126  |
+-----------+--------+--------+--------+
