<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Mips/Relocation.txt File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">lib/Target/Mips/Relocation.txt File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aefb20e79892db4d9cb014ca15af255d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64MCAsmInfo_8cpp.html#ad9974102ac4ab550bae0600eca728899a9683fc965be285edded4502f972f9d19">Generic</a> address <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> are <a class="el" href="README-SSE_8txt.html#a10b70cdd8ae9a200f1682767e2229b8b">lowered</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> some combination <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> target independent <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> machine specific&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Relocation_8txt.html#aefb20e79892db4d9cb014ca15af255d6">SDNodes</a> (<a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> example:MipsISD::{Highest, Higher, Hi, Lo}) depending upon relocation <a class="el" href="README-SSE_8txt.html#a22e7866be85852a21786d1c32d5999a6">model</a></td></tr>
<tr class="separator:aefb20e79892db4d9cb014ca15af255d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68313176186aa4c2f15836f8c0d7ec38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64MCAsmInfo_8cpp.html#ad9974102ac4ab550bae0600eca728899a9683fc965be285edded4502f972f9d19">Generic</a> address <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> are <a class="el" href="README-SSE_8txt.html#a10b70cdd8ae9a200f1682767e2229b8b">lowered</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> some combination <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> target independent <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> machine specific <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> compilation <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a66652c299f245556eed274c04512f7a0">options</a> The choice <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> specific <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> are <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="README-SSE_8txt.html#aae2d2977835e891eef9c1569d44462d7">used</a> <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> delegated <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> ISel which <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> turn relies on TableGen patterns <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> choose subtarget specific <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> For <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> the <a class="el" href="RISCVExpandPseudoInsts_8cpp.html#aaf994d4589bcfc68408e1adccd544c48">pseudo</a> <a class="el" href="README-SSE_8txt.html#a84740f511eaec348a97ee88246e8ad09">code</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#ad0a666df390b6bb23e152cd3805fe429">generated</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Relocation_8txt.html#a68313176186aa4c2f15836f8c0d7ec38">got</a> (sym))</td></tr>
<tr class="separator:a68313176186aa4c2f15836f8c0d7ec38"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ad0265f082d0dc86496888b7cec1b717d"><td class="memItemLeft" align="right" valign="top">MIPS Relocation Principles In&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Relocation_8txt.html#ad0265f082d0dc86496888b7cec1b717d">LLVM</a></td></tr>
<tr class="separator:ad0265f082d0dc86496888b7cec1b717d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61b6168b967005eed1e27cee703df0d"><td class="memItemLeft" align="right" valign="top">MIPS Relocation Principles In there are several <a class="el" href="README-SSE_8txt.html#a18d36b4a92c6ff6f001363ae248165d6">elements</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a> enum <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> deal with addresses <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a4976fed4d1888eba31d38bbe9fb9397b">or</a> relocations These are defined <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> <a class="el" href="lib_2Testing_2Support_2CMakeLists_8txt.html#ad028cbcd31a298ff4fa02f8b3135d415">include</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a40fd04ade65fadaaac0dabc049ae46c8">llvm</a> Target TargetSelectionDAG <a class="el" href="lib_2Target_2X86_2README_8txt.html#a1b0f9b510ec52cc3cbaa14e6e6211168">td</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Relocation_8txt.html#ad61b6168b967005eed1e27cee703df0d">namely</a></td></tr>
<tr class="separator:ad61b6168b967005eed1e27cee703df0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b893fdb20cb6e198a275620b93fa138"><td class="memItemLeft" align="right" valign="top">MIPS Relocation Principles In there are several <a class="el" href="README-SSE_8txt.html#a18d36b4a92c6ff6f001363ae248165d6">elements</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a> enum <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> deal with addresses <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a4976fed4d1888eba31d38bbe9fb9397b">or</a> relocations These are defined <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> <a class="el" href="lib_2Testing_2Support_2CMakeLists_8txt.html#ad028cbcd31a298ff4fa02f8b3135d415">include</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a40fd04ade65fadaaac0dabc049ae46c8">llvm</a> Target TargetSelectionDAG <a class="el" href="lib_2Target_2X86_2README_8txt.html#a1b0f9b510ec52cc3cbaa14e6e6211168">td</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Relocation_8txt.html#a2b893fdb20cb6e198a275620b93fa138">GlobalTLSAddress</a></td></tr>
<tr class="separator:a2b893fdb20cb6e198a275620b93fa138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1be10f7c91239ede3800a93ecb136a94"><td class="memItemLeft" align="right" valign="top">MIPS Relocation Principles In there are several <a class="el" href="README-SSE_8txt.html#a18d36b4a92c6ff6f001363ae248165d6">elements</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a> enum <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> deal with addresses <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a4976fed4d1888eba31d38bbe9fb9397b">or</a> relocations These are defined <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> <a class="el" href="lib_2Testing_2Support_2CMakeLists_8txt.html#ad028cbcd31a298ff4fa02f8b3135d415">include</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a40fd04ade65fadaaac0dabc049ae46c8">llvm</a> Target TargetSelectionDAG <a class="el" href="lib_2Target_2X86_2README_8txt.html#a1b0f9b510ec52cc3cbaa14e6e6211168">td</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Relocation_8txt.html#a1be10f7c91239ede3800a93ecb136a94">JumpTable</a></td></tr>
<tr class="separator:a1be10f7c91239ede3800a93ecb136a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6837a23f15afcf10e8fbee3970ab6e9a"><td class="memItemLeft" align="right" valign="top">MIPS Relocation Principles In there are several <a class="el" href="README-SSE_8txt.html#a18d36b4a92c6ff6f001363ae248165d6">elements</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a> enum <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> deal with addresses <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a4976fed4d1888eba31d38bbe9fb9397b">or</a> relocations These are defined <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> <a class="el" href="lib_2Testing_2Support_2CMakeLists_8txt.html#ad028cbcd31a298ff4fa02f8b3135d415">include</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a40fd04ade65fadaaac0dabc049ae46c8">llvm</a> Target TargetSelectionDAG <a class="el" href="lib_2Target_2X86_2README_8txt.html#a1b0f9b510ec52cc3cbaa14e6e6211168">td</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Relocation_8txt.html#a6837a23f15afcf10e8fbee3970ab6e9a">ConstantPool</a></td></tr>
<tr class="separator:a6837a23f15afcf10e8fbee3970ab6e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a7813479b137764d7863425659892ce"><td class="memItemLeft" align="right" valign="top">MIPS Relocation Principles In there are several <a class="el" href="README-SSE_8txt.html#a18d36b4a92c6ff6f001363ae248165d6">elements</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a> enum <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> deal with addresses <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a4976fed4d1888eba31d38bbe9fb9397b">or</a> relocations These are defined <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> <a class="el" href="lib_2Testing_2Support_2CMakeLists_8txt.html#ad028cbcd31a298ff4fa02f8b3135d415">include</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a40fd04ade65fadaaac0dabc049ae46c8">llvm</a> Target TargetSelectionDAG <a class="el" href="lib_2Target_2X86_2README_8txt.html#a1b0f9b510ec52cc3cbaa14e6e6211168">td</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Relocation_8txt.html#a7a7813479b137764d7863425659892ce">ExternalSymbol</a></td></tr>
<tr class="separator:a7a7813479b137764d7863425659892ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03acc3827fab07a0f6215a99ce86d43a"><td class="memItemLeft" align="right" valign="top">MIPS Relocation Principles In there are several <a class="el" href="README-SSE_8txt.html#a18d36b4a92c6ff6f001363ae248165d6">elements</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a> enum <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> deal with addresses <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a4976fed4d1888eba31d38bbe9fb9397b">or</a> relocations These are defined <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> <a class="el" href="lib_2Testing_2Support_2CMakeLists_8txt.html#ad028cbcd31a298ff4fa02f8b3135d415">include</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a40fd04ade65fadaaac0dabc049ae46c8">llvm</a> Target TargetSelectionDAG <a class="el" href="lib_2Target_2X86_2README_8txt.html#a1b0f9b510ec52cc3cbaa14e6e6211168">td</a> BlockAddress The MIPS backend <a class="el" href="README-SSE_8txt.html#a0cd314eb6ec4d97be014a36348d9dff0">uses</a> several principles <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2README_8txt.html#a7d7452607c1ef42f1fccbb83ac7cba6d">handle</a> these Code <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> <a class="el" href="X86FlagsCopyLowering_8cpp.html#af025e51670ec405b39bed17ccaefcb5b">lowering</a> addresses references <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> machine dependent <a class="el" href="README-SSE_8txt.html#a84740f511eaec348a97ee88246e8ad09">code</a> <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> factored <a class="el" href="lib_2Target_2X86_2README_8txt.html#a99d2d4c575544c5ccbfd6a3bab361c3e">into</a> common <a class="el" href="README-SSE_8txt.html#a84740f511eaec348a97ee88246e8ad09">code</a> <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> generating <a class="el" href="MSA_8txt.html#ab70729ff3a9bdbe2abf0403e90e4a02c">different</a> address forms <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#ae9a0b74d51072a063c998e1cee0b856d">called</a> by the relocation <a class="el" href="README-SSE_8txt.html#a22e7866be85852a21786d1c32d5999a6">model</a> specific <a class="el" href="X86FlagsCopyLowering_8cpp.html#af025e51670ec405b39bed17ccaefcb5b">lowering</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Relocation_8txt.html#a03acc3827fab07a0f6215a99ce86d43a">function</a></td></tr>
<tr class="separator:a03acc3827fab07a0f6215a99ce86d43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d6a42b5e611ba278973ae2d22527175"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64MCAsmInfo_8cpp.html#ad9974102ac4ab550bae0600eca728899a9683fc965be285edded4502f972f9d19">Generic</a> address <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> are <a class="el" href="README-SSE_8txt.html#a10b70cdd8ae9a200f1682767e2229b8b">lowered</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> some combination <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> target independent <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> machine specific&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Relocation_8txt.html#a7d6a42b5e611ba278973ae2d22527175">ABI</a></td></tr>
<tr class="separator:a7d6a42b5e611ba278973ae2d22527175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a212ca05f84fc8c724e6ab18ed754fc98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64MCAsmInfo_8cpp.html#ad9974102ac4ab550bae0600eca728899a9683fc965be285edded4502f972f9d19">Generic</a> address <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> are <a class="el" href="README-SSE_8txt.html#a10b70cdd8ae9a200f1682767e2229b8b">lowered</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> some combination <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> target independent <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> machine specific <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> compilation <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a66652c299f245556eed274c04512f7a0">options</a> The choice <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> specific <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> are <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="README-SSE_8txt.html#aae2d2977835e891eef9c1569d44462d7">used</a> <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> delegated <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> ISel which <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> turn relies on TableGen patterns <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> choose subtarget specific <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> For&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Relocation_8txt.html#a212ca05f84fc8c724e6ab18ed754fc98">example</a></td></tr>
<tr class="separator:a212ca05f84fc8c724e6ab18ed754fc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd51ad9539417b33a01d76e587b9918"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64MCAsmInfo_8cpp.html#ad9974102ac4ab550bae0600eca728899a9683fc965be285edded4502f972f9d19">Generic</a> address <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> are <a class="el" href="README-SSE_8txt.html#a10b70cdd8ae9a200f1682767e2229b8b">lowered</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> some combination <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> target independent <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> machine specific <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> compilation <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a66652c299f245556eed274c04512f7a0">options</a> The choice <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> specific <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> are <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="README-SSE_8txt.html#aae2d2977835e891eef9c1569d44462d7">used</a> <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> delegated <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> ISel which <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> turn relies on TableGen patterns <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> choose subtarget specific <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> For <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Relocation_8txt.html#a9bd51ad9539417b33a01d76e587b9918">getAddrLocal</a></td></tr>
<tr class="separator:a9bd51ad9539417b33a01d76e587b9918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1599b30bd7b82fcaec4e2d002d4c8e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64MCAsmInfo_8cpp.html#ad9974102ac4ab550bae0600eca728899a9683fc965be285edded4502f972f9d19">Generic</a> address <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> are <a class="el" href="README-SSE_8txt.html#a10b70cdd8ae9a200f1682767e2229b8b">lowered</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> some combination <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> target independent <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> machine specific <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> compilation <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a66652c299f245556eed274c04512f7a0">options</a> The choice <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> specific <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> are <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="README-SSE_8txt.html#aae2d2977835e891eef9c1569d44462d7">used</a> is delegated <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> ISel which <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> turn relies on TableGen patterns <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> choose subtarget specific <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> For <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> the <a class="el" href="RISCVExpandPseudoInsts_8cpp.html#aaf994d4589bcfc68408e1adccd544c48">pseudo</a> <a class="el" href="README-SSE_8txt.html#a84740f511eaec348a97ee88246e8ad09">code</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#ad0a666df390b6bb23e152cd3805fe429">generated</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="Relocation_8txt.html#af1599b30bd7b82fcaec4e2d002d4c8e9">is</a></td></tr>
<tr class="separator:af1599b30bd7b82fcaec4e2d002d4c8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="a68313176186aa4c2f15836f8c0d7ec38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68313176186aa4c2f15836f8c0d7ec38">&#9670;&nbsp;</a></span>got()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64MCAsmInfo_8cpp.html#ad9974102ac4ab550bae0600eca728899a9683fc965be285edded4502f972f9d19">Generic</a> address <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> are <a class="el" href="README-SSE_8txt.html#a10b70cdd8ae9a200f1682767e2229b8b">lowered</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> some combination <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> target independent <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> machine specific <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> compilation <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a66652c299f245556eed274c04512f7a0">options</a> The choice <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> specific <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> are <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="README-SSE_8txt.html#aae2d2977835e891eef9c1569d44462d7">used</a> <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> delegated <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> ISel which <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> turn relies on TableGen patterns <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> choose subtarget specific <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> For <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> the <a class="el" href="RISCVExpandPseudoInsts_8cpp.html#aaf994d4589bcfc68408e1adccd544c48">pseudo</a> <a class="el" href="README-SSE_8txt.html#a84740f511eaec348a97ee88246e8ad09">code</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#ad0a666df390b6bb23e152cd3805fe429">generated</a> got </td>
          <td>(</td>
          <td class="paramtype">sym&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefb20e79892db4d9cb014ca15af255d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefb20e79892db4d9cb014ca15af255d6">&#9670;&nbsp;</a></span>SDNodes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64MCAsmInfo_8cpp.html#ad9974102ac4ab550bae0600eca728899a9683fc965be285edded4502f972f9d19">Generic</a> address <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> are <a class="el" href="README-SSE_8txt.html#a10b70cdd8ae9a200f1682767e2229b8b">lowered</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> some combination <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> target independent <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> machine specific SDNodes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> example:MipsISD::{Highest, Higher, Hi, Lo}&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a7d6a42b5e611ba278973ae2d22527175"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d6a42b5e611ba278973ae2d22527175">&#9670;&nbsp;</a></span>ABI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64MCAsmInfo_8cpp.html#ad9974102ac4ab550bae0600eca728899a9683fc965be285edded4502f972f9d19">Generic</a> address <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> are <a class="el" href="README-SSE_8txt.html#a10b70cdd8ae9a200f1682767e2229b8b">lowered</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> some combination <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> target independent <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> machine specific ABI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Relocation_8txt_source.html#l00034">34</a> of file <a class="el" href="Relocation_8txt_source.html">Relocation.txt</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00589">llvm::MipsSEInstrInfo::adjustStackPtr()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l02651">llvm::LoongArchTargetLowering::CanLowerReturn()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l13146">llvm::RISCVTargetLowering::CanLowerReturn()</a>, <a class="el" href="LoongArchISelLowering_8cpp_source.html#l01887">CC_LoongArch()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l12017">CC_RISCV()</a>, <a class="el" href="ARMTargetMachine_8cpp_source.html#l00142">computeDataLayout()</a>, <a class="el" href="MipsAsmBackend_8cpp_source.html#l00598">llvm::createMipsAsmBackend()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00861">llvm::MipsSEFrameLowering::determineCalleeSaves()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00688">llvm::MipsSEFrameLowering::emitEpilogue()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00772">llvm::MipsAsmPrinter::emitStartOfAsmFile()</a>, <a class="el" href="LoongArchELFStreamer_8cpp_source.html#l00037">llvm::LoongArchTargetELFStreamer::finish()</a>, <a class="el" href="RISCVELFStreamer_8cpp_source.html#l00150">llvm::RISCVTargetELFStreamer::finish()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00779">llvm::MipsSEFrameLowering::getFrameIndexReference()</a>, <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00047">llvm::MipsRegisterInfo::getPointerRegClass()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00069">llvm::MipsFunctionInfo::initGlobalBaseReg()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00445">llvm::MipsCallLowering::lowerCall()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00358">llvm::MipsCallLowering::lowerFormalArguments()</a>, <a class="el" href="MipsMCAsmInfo_8cpp_source.html#l00021">llvm::MipsMCAsmInfo::MipsMCAsmInfo()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l00074">llvm::RISCVTargetLowering::RISCVTargetLowering()</a>, <a class="el" href="LoongArchTargetStreamer_8cpp_source.html#l00020">llvm::LoongArchTargetStreamer::setTargetABI()</a>, <a class="el" href="RISCVTargetStreamer_8cpp_source.html#l00044">llvm::RISCVTargetStreamer::setTargetABI()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l14041">llvm::RISCVTargetLowering::shouldExtendTypeInLibCall()</a>, and <a class="el" href="EPCIndirectionUtils_8cpp_source.html#l00294">llvm::orc::EPCIndirectionUtils::writeResolverBlock()</a>.</p>

</div>
</div>
<a id="a6837a23f15afcf10e8fbee3970ab6e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6837a23f15afcf10e8fbee3970ab6e9a">&#9670;&nbsp;</a></span>ConstantPool</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">MIPS Relocation Principles In there are several <a class="el" href="README-SSE_8txt.html#a18d36b4a92c6ff6f001363ae248165d6">elements</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a> enum <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> deal with addresses <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a4976fed4d1888eba31d38bbe9fb9397b">or</a> relocations These are defined <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> <a class="el" href="lib_2Testing_2Support_2CMakeLists_8txt.html#ad028cbcd31a298ff4fa02f8b3135d415">include</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a40fd04ade65fadaaac0dabc049ae46c8">llvm</a> Target TargetSelectionDAG <a class="el" href="lib_2Target_2X86_2README_8txt.html#a1b0f9b510ec52cc3cbaa14e6e6211168">td</a> ConstantPool</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Relocation_8txt_source.html#l00006">6</a> of file <a class="el" href="Relocation_8txt_source.html">Relocation.txt</a>.</p>

<p class="reference">Referenced by <a class="el" href="SimplifyCFG_8cpp_source.html#l05667">getCaseResults()</a>, and <a class="el" href="MachineFunction_8h_source.html#l00704">llvm::MachineFunction::getConstantPool()</a>.</p>

</div>
</div>
<a id="a212ca05f84fc8c724e6ab18ed754fc98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a212ca05f84fc8c724e6ab18ed754fc98">&#9670;&nbsp;</a></span>example</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64MCAsmInfo_8cpp.html#ad9974102ac4ab550bae0600eca728899a9683fc965be285edded4502f972f9d19">Generic</a> address <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> are <a class="el" href="README-SSE_8txt.html#a10b70cdd8ae9a200f1682767e2229b8b">lowered</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> some combination <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> target independent <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> machine specific <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> compilation <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a66652c299f245556eed274c04512f7a0">options</a> The choice <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> specific <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> are <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="README-SSE_8txt.html#aae2d2977835e891eef9c1569d44462d7">used</a> <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> delegated <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> ISel which <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> turn relies on TableGen patterns <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> choose subtarget specific <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> For example</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Relocation_8txt_source.html#l00038">38</a> of file <a class="el" href="Relocation_8txt_source.html">Relocation.txt</a>.</p>

</div>
</div>
<a id="a7a7813479b137764d7863425659892ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a7813479b137764d7863425659892ce">&#9670;&nbsp;</a></span>ExternalSymbol</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">MIPS Relocation Principles In there are several <a class="el" href="README-SSE_8txt.html#a18d36b4a92c6ff6f001363ae248165d6">elements</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a> enum <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> deal with addresses <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a4976fed4d1888eba31d38bbe9fb9397b">or</a> relocations These are defined <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> <a class="el" href="lib_2Testing_2Support_2CMakeLists_8txt.html#ad028cbcd31a298ff4fa02f8b3135d415">include</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a40fd04ade65fadaaac0dabc049ae46c8">llvm</a> Target TargetSelectionDAG <a class="el" href="lib_2Target_2X86_2README_8txt.html#a1b0f9b510ec52cc3cbaa14e6e6211168">td</a> ExternalSymbol</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Relocation_8txt_source.html#l00007">7</a> of file <a class="el" href="Relocation_8txt_source.html">Relocation.txt</a>.</p>

</div>
</div>
<a id="a03acc3827fab07a0f6215a99ce86d43a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03acc3827fab07a0f6215a99ce86d43a">&#9670;&nbsp;</a></span>function</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">MIPS Relocation Principles In there are several <a class="el" href="README-SSE_8txt.html#a18d36b4a92c6ff6f001363ae248165d6">elements</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a> enum <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> deal with addresses <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a4976fed4d1888eba31d38bbe9fb9397b">or</a> relocations These are defined <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> <a class="el" href="lib_2Testing_2Support_2CMakeLists_8txt.html#ad028cbcd31a298ff4fa02f8b3135d415">include</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a40fd04ade65fadaaac0dabc049ae46c8">llvm</a> Target TargetSelectionDAG <a class="el" href="lib_2Target_2X86_2README_8txt.html#a1b0f9b510ec52cc3cbaa14e6e6211168">td</a> BlockAddress The MIPS backend <a class="el" href="README-SSE_8txt.html#a0cd314eb6ec4d97be014a36348d9dff0">uses</a> several principles <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2README_8txt.html#a7d7452607c1ef42f1fccbb83ac7cba6d">handle</a> these Code <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> <a class="el" href="X86FlagsCopyLowering_8cpp.html#af025e51670ec405b39bed17ccaefcb5b">lowering</a> addresses references <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> machine dependent <a class="el" href="README-SSE_8txt.html#a84740f511eaec348a97ee88246e8ad09">code</a> <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> factored <a class="el" href="lib_2Target_2X86_2README_8txt.html#a99d2d4c575544c5ccbfd6a3bab361c3e">into</a> common <a class="el" href="README-SSE_8txt.html#a84740f511eaec348a97ee88246e8ad09">code</a> <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> generating <a class="el" href="MSA_8txt.html#ab70729ff3a9bdbe2abf0403e90e4a02c">different</a> address forms <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#ae9a0b74d51072a063c998e1cee0b856d">called</a> by the relocation <a class="el" href="README-SSE_8txt.html#a22e7866be85852a21786d1c32d5999a6">model</a> specific <a class="el" href="X86FlagsCopyLowering_8cpp.html#af025e51670ec405b39bed17ccaefcb5b">lowering</a> function</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Relocation_8txt_source.html#l00012">12</a> of file <a class="el" href="Relocation_8txt_source.html">Relocation.txt</a>.</p>

</div>
</div>
<a id="a9bd51ad9539417b33a01d76e587b9918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd51ad9539417b33a01d76e587b9918">&#9670;&nbsp;</a></span>getAddrLocal</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64MCAsmInfo_8cpp.html#ad9974102ac4ab550bae0600eca728899a9683fc965be285edded4502f972f9d19">Generic</a> address <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> are <a class="el" href="README-SSE_8txt.html#a10b70cdd8ae9a200f1682767e2229b8b">lowered</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> some combination <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> target independent <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> machine specific <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> compilation <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a66652c299f245556eed274c04512f7a0">options</a> The choice <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> specific <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> are <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="README-SSE_8txt.html#aae2d2977835e891eef9c1569d44462d7">used</a> <a class="el" href="lib_2Target_2README_8txt.html#a4f99048689bc4c3542fe6cbeac67b6b9">is</a> delegated <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> ISel which <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> turn relies on TableGen patterns <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> choose subtarget specific <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> For <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> getAddrLocal</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Relocation_8txt_source.html#l00038">38</a> of file <a class="el" href="Relocation_8txt_source.html">Relocation.txt</a>.</p>

</div>
</div>
<a id="a2b893fdb20cb6e198a275620b93fa138"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b893fdb20cb6e198a275620b93fa138">&#9670;&nbsp;</a></span>GlobalTLSAddress</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">MIPS Relocation Principles In there are several <a class="el" href="README-SSE_8txt.html#a18d36b4a92c6ff6f001363ae248165d6">elements</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a> enum <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> deal with addresses <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a4976fed4d1888eba31d38bbe9fb9397b">or</a> relocations These are defined <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> <a class="el" href="lib_2Testing_2Support_2CMakeLists_8txt.html#ad028cbcd31a298ff4fa02f8b3135d415">include</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a40fd04ade65fadaaac0dabc049ae46c8">llvm</a> Target TargetSelectionDAG <a class="el" href="lib_2Target_2X86_2README_8txt.html#a1b0f9b510ec52cc3cbaa14e6e6211168">td</a> GlobalTLSAddress</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Relocation_8txt_source.html#l00006">6</a> of file <a class="el" href="Relocation_8txt_source.html">Relocation.txt</a>.</p>

</div>
</div>
<a id="af1599b30bd7b82fcaec4e2d002d4c8e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1599b30bd7b82fcaec4e2d002d4c8e9">&#9670;&nbsp;</a></span>is</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64MCAsmInfo_8cpp.html#ad9974102ac4ab550bae0600eca728899a9683fc965be285edded4502f972f9d19">Generic</a> address <a class="el" href="AMDGPUUnifyDivergentExitNodes_8cpp.html#aaa253dd3e56c37edd403113782c0ef94">nodes</a> are <a class="el" href="README-SSE_8txt.html#a10b70cdd8ae9a200f1682767e2229b8b">lowered</a> <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> some combination <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> target independent <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> machine specific <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> compilation <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a66652c299f245556eed274c04512f7a0">options</a> The choice <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> specific <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> are <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#afda262d311525ed01d2d1c103db4006d">be</a> <a class="el" href="README-SSE_8txt.html#aae2d2977835e891eef9c1569d44462d7">used</a> is delegated <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> ISel which <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> turn relies on TableGen patterns <a class="el" href="README-SSE_8txt.html#ae9588f3d15320340263af4bd4ee56416">to</a> choose subtarget specific <a class="el" href="SpeculativeExecution_8cpp.html#a5ad2b8cae90135bb646105469cc02f55">instructions</a> For <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> the <a class="el" href="RISCVExpandPseudoInsts_8cpp.html#aaf994d4589bcfc68408e1adccd544c48">pseudo</a> <a class="el" href="README-SSE_8txt.html#a84740f511eaec348a97ee88246e8ad09">code</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#ad0a666df390b6bb23e152cd3805fe429">generated</a> is</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Relocation_8txt_source.html#l00041">41</a> of file <a class="el" href="Relocation_8txt_source.html">Relocation.txt</a>.</p>

</div>
</div>
<a id="a1be10f7c91239ede3800a93ecb136a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1be10f7c91239ede3800a93ecb136a94">&#9670;&nbsp;</a></span>JumpTable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">MIPS Relocation Principles In there are several <a class="el" href="README-SSE_8txt.html#a18d36b4a92c6ff6f001363ae248165d6">elements</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a> enum <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> deal with addresses <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a4976fed4d1888eba31d38bbe9fb9397b">or</a> relocations These are defined <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> <a class="el" href="lib_2Testing_2Support_2CMakeLists_8txt.html#ad028cbcd31a298ff4fa02f8b3135d415">include</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a40fd04ade65fadaaac0dabc049ae46c8">llvm</a> Target TargetSelectionDAG <a class="el" href="lib_2Target_2X86_2README_8txt.html#a1b0f9b510ec52cc3cbaa14e6e6211168">td</a> JumpTable</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Relocation_8txt_source.html#l00006">6</a> of file <a class="el" href="Relocation_8txt_source.html">Relocation.txt</a>.</p>

<p class="reference">Referenced by <a class="el" href="BitcodeReader_8cpp_source.html#l01899">getAttrFromCode()</a>, <a class="el" href="DXILBitcodeWriter_8cpp_source.html#l00616">llvm::dxil::DXILBitcodeWriter::getAttrKindEncoding()</a>, <a class="el" href="BitcodeWriter_8cpp_source.html#l00642">getAttrKindEncoding()</a>, and <a class="el" href="BitcodeReader_8cpp_source.html#l01687">getRawAttributeMask()</a>.</p>

</div>
</div>
<a id="ad0265f082d0dc86496888b7cec1b717d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0265f082d0dc86496888b7cec1b717d">&#9670;&nbsp;</a></span>LLVM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">MIPS Relocation Principles In LLVM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Relocation_8txt_source.html#l00003">3</a> of file <a class="el" href="Relocation_8txt_source.html">Relocation.txt</a>.</p>

</div>
</div>
<a id="ad61b6168b967005eed1e27cee703df0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61b6168b967005eed1e27cee703df0d">&#9670;&nbsp;</a></span>namely</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">MIPS Relocation Principles In there are several <a class="el" href="README-SSE_8txt.html#a18d36b4a92c6ff6f001363ae248165d6">elements</a> <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> the <a class="el" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a> enum <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> deal with addresses <a class="el" href="lib_2Target_2X86_2README_8txt.html#a0aa3d83b100058ffd7399364d6b76b5d">and</a> <a class="el" href="include_2llvm_2Demangle_2README_8txt.html#a4976fed4d1888eba31d38bbe9fb9397b">or</a> relocations These are defined <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#ad0f7d198414c3f3cf72769a0f58e5914">in</a> <a class="el" href="lib_2Testing_2Support_2CMakeLists_8txt.html#ad028cbcd31a298ff4fa02f8b3135d415">include</a> <a class="el" href="lib_2Target_2X86_2README_8txt.html#a40fd04ade65fadaaac0dabc049ae46c8">llvm</a> Target TargetSelectionDAG <a class="el" href="lib_2Target_2X86_2README_8txt.html#a1b0f9b510ec52cc3cbaa14e6e6211168">td</a> namely</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Relocation_8txt_source.html#l00003">3</a> of file <a class="el" href="Relocation_8txt_source.html">Relocation.txt</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:56 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
