prop_clock_divisor_clk_wiz.v,verilog,xil_defaultlib,../../../../agc_clock.srcs/sources_1/ip/prop_clock_divisor/prop_clock_divisor_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
prop_clock_divisor.v,verilog,xil_defaultlib,../../../../agc_clock.srcs/sources_1/ip/prop_clock_divisor/prop_clock_divisor.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
