
First-look.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007768  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001144  08007908  08007908  00008908  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a4c  08008a4c  0000a820  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008a4c  08008a4c  00009a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a54  08008a54  0000a820  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a54  08008a54  00009a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008a58  08008a58  00009a58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000820  20000000  08008a5c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a0  20000820  0800927c  0000a820  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ac0  0800927c  0000aac0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a820  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000edeb  00000000  00000000  0000a850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002316  00000000  00000000  0001963b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f88  00000000  00000000  0001b958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bfb  00000000  00000000  0001c8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017f83  00000000  00000000  0001d4db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011e61  00000000  00000000  0003545e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092150  00000000  00000000  000472bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d940f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005278  00000000  00000000  000d9454  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000de6cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000820 	.word	0x20000820
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080078f0 	.word	0x080078f0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000824 	.word	0x20000824
 80001dc:	080078f0 	.word	0x080078f0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <accelerometer_init>:
#define ADXL345_DEVICE_ADDR (0x53 << 1)
#define ADXL345_REG_DEVID 0x00
#define ADXL345_REG_POWER_CTL 0x2D
#define ADXL345_REG_DATAX0 0x32

uint8_t accelerometer_init(void) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b086      	sub	sp, #24
 8000ee8:	af04      	add	r7, sp, #16
    uint8_t device_id;

    // 1. Check if a device is present at the address.
    if (HAL_I2C_IsDeviceReady(&hi2c1, ADXL345_DEVICE_ADDR, 2, 100) != HAL_OK) {
 8000eea:	2364      	movs	r3, #100	@ 0x64
 8000eec:	2202      	movs	r2, #2
 8000eee:	21a6      	movs	r1, #166	@ 0xa6
 8000ef0:	481c      	ldr	r0, [pc, #112]	@ (8000f64 <accelerometer_init+0x80>)
 8000ef2:	f001 ff07 	bl	8002d04 <HAL_I2C_IsDeviceReady>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <accelerometer_init+0x1c>
        return ACCELEROMETER_ERROR_NO_DEVICE;
 8000efc:	2301      	movs	r3, #1
 8000efe:	e02d      	b.n	8000f5c <accelerometer_init+0x78>
    }

    // 2. Try to read the Device ID register.
    HAL_StatusTypeDef status = HAL_I2C_Mem_Read(&hi2c1, ADXL345_DEVICE_ADDR, ADXL345_REG_DEVID, 1, &device_id, 1, 100);
 8000f00:	2364      	movs	r3, #100	@ 0x64
 8000f02:	9302      	str	r3, [sp, #8]
 8000f04:	2301      	movs	r3, #1
 8000f06:	9301      	str	r3, [sp, #4]
 8000f08:	1dbb      	adds	r3, r7, #6
 8000f0a:	9300      	str	r3, [sp, #0]
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	2200      	movs	r2, #0
 8000f10:	21a6      	movs	r1, #166	@ 0xa6
 8000f12:	4814      	ldr	r0, [pc, #80]	@ (8000f64 <accelerometer_init+0x80>)
 8000f14:	f001 fcc4 	bl	80028a0 <HAL_I2C_Mem_Read>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) {
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <accelerometer_init+0x42>
        return ACCELEROMETER_ERROR_READ_FAIL;
 8000f22:	2303      	movs	r3, #3
 8000f24:	e01a      	b.n	8000f5c <accelerometer_init+0x78>
    }

    // 3. Check if the device ID is the correct one for the ADXL345 (0xE5).
    if (device_id != 0xE5) {
 8000f26:	79bb      	ldrb	r3, [r7, #6]
 8000f28:	2be5      	cmp	r3, #229	@ 0xe5
 8000f2a:	d001      	beq.n	8000f30 <accelerometer_init+0x4c>
        return ACCELEROMETER_ERROR_WRONG_ID;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	e015      	b.n	8000f5c <accelerometer_init+0x78>
    }

    // 4. Set the POWER_CTL register to 0x08 to enable measurement mode.
    uint8_t power_ctl_data = 0x08;
 8000f30:	2308      	movs	r3, #8
 8000f32:	717b      	strb	r3, [r7, #5]
    status = HAL_I2C_Mem_Write(&hi2c1, ADXL345_DEVICE_ADDR, ADXL345_REG_POWER_CTL, 1, &power_ctl_data, 1, 100);
 8000f34:	2364      	movs	r3, #100	@ 0x64
 8000f36:	9302      	str	r3, [sp, #8]
 8000f38:	2301      	movs	r3, #1
 8000f3a:	9301      	str	r3, [sp, #4]
 8000f3c:	1d7b      	adds	r3, r7, #5
 8000f3e:	9300      	str	r3, [sp, #0]
 8000f40:	2301      	movs	r3, #1
 8000f42:	222d      	movs	r2, #45	@ 0x2d
 8000f44:	21a6      	movs	r1, #166	@ 0xa6
 8000f46:	4807      	ldr	r0, [pc, #28]	@ (8000f64 <accelerometer_init+0x80>)
 8000f48:	f001 fbb0 	bl	80026ac <HAL_I2C_Mem_Write>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK) {
 8000f50:	79fb      	ldrb	r3, [r7, #7]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <accelerometer_init+0x76>
        return ACCELEROMETER_ERROR_WRITE_FAIL;
 8000f56:	2304      	movs	r3, #4
 8000f58:	e000      	b.n	8000f5c <accelerometer_init+0x78>
    }

    return ACCELEROMETER_OK;
 8000f5a:	2300      	movs	r3, #0
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	2000083c 	.word	0x2000083c

08000f68 <accelerometer_read_XYZ>:


void accelerometer_read_XYZ(int16_t* x, int16_t* y, int16_t* z) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b08a      	sub	sp, #40	@ 0x28
 8000f6c:	af04      	add	r7, sp, #16
 8000f6e:	60f8      	str	r0, [r7, #12]
 8000f70:	60b9      	str	r1, [r7, #8]
 8000f72:	607a      	str	r2, [r7, #4]
    uint8_t data_rec[6];

    // Read 6 bytes of data starting from the DATAX0 register.
    HAL_I2C_Mem_Read(&hi2c1, ADXL345_DEVICE_ADDR, ADXL345_REG_DATAX0, 1, data_rec, 6, 100);
 8000f74:	2364      	movs	r3, #100	@ 0x64
 8000f76:	9302      	str	r3, [sp, #8]
 8000f78:	2306      	movs	r3, #6
 8000f7a:	9301      	str	r3, [sp, #4]
 8000f7c:	f107 0310 	add.w	r3, r7, #16
 8000f80:	9300      	str	r3, [sp, #0]
 8000f82:	2301      	movs	r3, #1
 8000f84:	2232      	movs	r2, #50	@ 0x32
 8000f86:	21a6      	movs	r1, #166	@ 0xa6
 8000f88:	4812      	ldr	r0, [pc, #72]	@ (8000fd4 <accelerometer_read_XYZ+0x6c>)
 8000f8a:	f001 fc89 	bl	80028a0 <HAL_I2C_Mem_Read>

    // Combine the two bytes for each axis.
    *x = (data_rec[1] << 8) | data_rec[0];
 8000f8e:	7c7b      	ldrb	r3, [r7, #17]
 8000f90:	b21b      	sxth	r3, r3
 8000f92:	021b      	lsls	r3, r3, #8
 8000f94:	b21a      	sxth	r2, r3
 8000f96:	7c3b      	ldrb	r3, [r7, #16]
 8000f98:	b21b      	sxth	r3, r3
 8000f9a:	4313      	orrs	r3, r2
 8000f9c:	b21a      	sxth	r2, r3
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	801a      	strh	r2, [r3, #0]
    *y = (data_rec[3] << 8) | data_rec[2];
 8000fa2:	7cfb      	ldrb	r3, [r7, #19]
 8000fa4:	b21b      	sxth	r3, r3
 8000fa6:	021b      	lsls	r3, r3, #8
 8000fa8:	b21a      	sxth	r2, r3
 8000faa:	7cbb      	ldrb	r3, [r7, #18]
 8000fac:	b21b      	sxth	r3, r3
 8000fae:	4313      	orrs	r3, r2
 8000fb0:	b21a      	sxth	r2, r3
 8000fb2:	68bb      	ldr	r3, [r7, #8]
 8000fb4:	801a      	strh	r2, [r3, #0]
    *z = (data_rec[5] << 8) | data_rec[4];
 8000fb6:	7d7b      	ldrb	r3, [r7, #21]
 8000fb8:	b21b      	sxth	r3, r3
 8000fba:	021b      	lsls	r3, r3, #8
 8000fbc:	b21a      	sxth	r2, r3
 8000fbe:	7d3b      	ldrb	r3, [r7, #20]
 8000fc0:	b21b      	sxth	r3, r3
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	b21a      	sxth	r2, r3
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	801a      	strh	r2, [r3, #0]
}
 8000fca:	bf00      	nop
 8000fcc:	3718      	adds	r7, #24
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	2000083c 	.word	0x2000083c

08000fd8 <display_writeCommand>:
#define min(a,b) ((a) < (b) ? (a) : (b))


extern SPI_HandleTypeDef hspi2;

void display_writeCommand(uint8_t cmd) {
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	4603      	mov	r3, r0
 8000fe0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(Display_DC_GPIO_Port, Display_DC_Pin, 0);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000fe8:	4806      	ldr	r0, [pc, #24]	@ (8001004 <display_writeCommand+0x2c>)
 8000fea:	f001 fa01 	bl	80023f0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &cmd, 1, HAL_MAX_DELAY);
 8000fee:	1df9      	adds	r1, r7, #7
 8000ff0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	4804      	ldr	r0, [pc, #16]	@ (8001008 <display_writeCommand+0x30>)
 8000ff8:	f003 f833 	bl	8004062 <HAL_SPI_Transmit>
}
 8000ffc:	bf00      	nop
 8000ffe:	3708      	adds	r7, #8
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	40020400 	.word	0x40020400
 8001008:	20000890 	.word	0x20000890

0800100c <display_writeData>:


void display_writeData(uint8_t* data, size_t len) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(Display_DC_GPIO_Port, Display_DC_Pin, 1);
 8001016:	2201      	movs	r2, #1
 8001018:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800101c:	4807      	ldr	r0, [pc, #28]	@ (800103c <display_writeData+0x30>)
 800101e:	f001 f9e7 	bl	80023f0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, data, len, HAL_MAX_DELAY);
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	b29a      	uxth	r2, r3
 8001026:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800102a:	6879      	ldr	r1, [r7, #4]
 800102c:	4804      	ldr	r0, [pc, #16]	@ (8001040 <display_writeData+0x34>)
 800102e:	f003 f818 	bl	8004062 <HAL_SPI_Transmit>
}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40020400 	.word	0x40020400
 8001040:	20000890 	.word	0x20000890

08001044 <display_reset>:


void display_reset(void) {
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(Display_Res_GPIO_Port, Display_Res_Pin, 0);
 8001048:	2200      	movs	r2, #0
 800104a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800104e:	4808      	ldr	r0, [pc, #32]	@ (8001070 <display_reset+0x2c>)
 8001050:	f001 f9ce 	bl	80023f0 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001054:	200a      	movs	r0, #10
 8001056:	f000 ff11 	bl	8001e7c <HAL_Delay>
    HAL_GPIO_WritePin(Display_Res_GPIO_Port, Display_Res_Pin, 1);
 800105a:	2201      	movs	r2, #1
 800105c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001060:	4803      	ldr	r0, [pc, #12]	@ (8001070 <display_reset+0x2c>)
 8001062:	f001 f9c5 	bl	80023f0 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8001066:	2064      	movs	r0, #100	@ 0x64
 8001068:	f000 ff08 	bl	8001e7c <HAL_Delay>
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40020400 	.word	0x40020400

08001074 <display_setAddressWindow>:


void display_setAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8001074:	b590      	push	{r4, r7, lr}
 8001076:	b085      	sub	sp, #20
 8001078:	af00      	add	r7, sp, #0
 800107a:	4604      	mov	r4, r0
 800107c:	4608      	mov	r0, r1
 800107e:	4611      	mov	r1, r2
 8001080:	461a      	mov	r2, r3
 8001082:	4623      	mov	r3, r4
 8001084:	80fb      	strh	r3, [r7, #6]
 8001086:	4603      	mov	r3, r0
 8001088:	80bb      	strh	r3, [r7, #4]
 800108a:	460b      	mov	r3, r1
 800108c:	807b      	strh	r3, [r7, #2]
 800108e:	4613      	mov	r3, r2
 8001090:	803b      	strh	r3, [r7, #0]
    uint8_t data[4];

    // Column Address Set
    display_writeCommand(ST7789_CASET);
 8001092:	202a      	movs	r0, #42	@ 0x2a
 8001094:	f7ff ffa0 	bl	8000fd8 <display_writeCommand>
    data[0] = (x0 >> 8) & 0xFF;
 8001098:	88fb      	ldrh	r3, [r7, #6]
 800109a:	0a1b      	lsrs	r3, r3, #8
 800109c:	b29b      	uxth	r3, r3
 800109e:	b2db      	uxtb	r3, r3
 80010a0:	733b      	strb	r3, [r7, #12]
    data[1] = x0 & 0xFF;
 80010a2:	88fb      	ldrh	r3, [r7, #6]
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	737b      	strb	r3, [r7, #13]
    data[2] = (x1 >> 8) & 0xFF;
 80010a8:	887b      	ldrh	r3, [r7, #2]
 80010aa:	0a1b      	lsrs	r3, r3, #8
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	73bb      	strb	r3, [r7, #14]
    data[3] = x1 & 0xFF;
 80010b2:	887b      	ldrh	r3, [r7, #2]
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	73fb      	strb	r3, [r7, #15]
    display_writeData(data, 4);
 80010b8:	f107 030c 	add.w	r3, r7, #12
 80010bc:	2104      	movs	r1, #4
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff ffa4 	bl	800100c <display_writeData>

    // Row Address Set
    display_writeCommand(ST7789_RASET);
 80010c4:	202b      	movs	r0, #43	@ 0x2b
 80010c6:	f7ff ff87 	bl	8000fd8 <display_writeCommand>
    data[0] = (y0 >> 8) & 0xFF;
 80010ca:	88bb      	ldrh	r3, [r7, #4]
 80010cc:	0a1b      	lsrs	r3, r3, #8
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	733b      	strb	r3, [r7, #12]
    data[1] = y0 & 0xFF;
 80010d4:	88bb      	ldrh	r3, [r7, #4]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	737b      	strb	r3, [r7, #13]
    data[2] = (y1 >> 8) & 0xFF;
 80010da:	883b      	ldrh	r3, [r7, #0]
 80010dc:	0a1b      	lsrs	r3, r3, #8
 80010de:	b29b      	uxth	r3, r3
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	73bb      	strb	r3, [r7, #14]
    data[3] = y1 & 0xFF;
 80010e4:	883b      	ldrh	r3, [r7, #0]
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	73fb      	strb	r3, [r7, #15]
    display_writeData(data, 4);
 80010ea:	f107 030c 	add.w	r3, r7, #12
 80010ee:	2104      	movs	r1, #4
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff ff8b 	bl	800100c <display_writeData>

    // Write to RAM
    display_writeCommand(ST7789_RAMWR);
 80010f6:	202c      	movs	r0, #44	@ 0x2c
 80010f8:	f7ff ff6e 	bl	8000fd8 <display_writeCommand>
}
 80010fc:	bf00      	nop
 80010fe:	3714      	adds	r7, #20
 8001100:	46bd      	mov	sp, r7
 8001102:	bd90      	pop	{r4, r7, pc}

08001104 <display_init>:


void display_init(void) {
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
	display_reset();
 800110a:	f7ff ff9b 	bl	8001044 <display_reset>

	display_writeCommand(ST7789_SWRESET); // 1: Software reset
 800110e:	2001      	movs	r0, #1
 8001110:	f7ff ff62 	bl	8000fd8 <display_writeCommand>
    HAL_Delay(150);
 8001114:	2096      	movs	r0, #150	@ 0x96
 8001116:	f000 feb1 	bl	8001e7c <HAL_Delay>

    display_writeCommand(ST7789_SLPOUT); // 2: Out of sleep mode
 800111a:	2011      	movs	r0, #17
 800111c:	f7ff ff5c 	bl	8000fd8 <display_writeCommand>
    HAL_Delay(255);
 8001120:	20ff      	movs	r0, #255	@ 0xff
 8001122:	f000 feab 	bl	8001e7c <HAL_Delay>

    uint8_t data;
    data = 0x55; // 16 bits per pixel
 8001126:	2355      	movs	r3, #85	@ 0x55
 8001128:	71fb      	strb	r3, [r7, #7]
    display_writeCommand(ST7789_COLMOD); // 3: Set color mode
 800112a:	203a      	movs	r0, #58	@ 0x3a
 800112c:	f7ff ff54 	bl	8000fd8 <display_writeCommand>
    display_writeData(&data, 1);
 8001130:	1dfb      	adds	r3, r7, #7
 8001132:	2101      	movs	r1, #1
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff ff69 	bl	800100c <display_writeData>
    HAL_Delay(10);
 800113a:	200a      	movs	r0, #10
 800113c:	f000 fe9e 	bl	8001e7c <HAL_Delay>

    data = 0x00;
 8001140:	2300      	movs	r3, #0
 8001142:	71fb      	strb	r3, [r7, #7]
    display_writeCommand(ST7789_MADCTL); // 4: Memory access control
 8001144:	2036      	movs	r0, #54	@ 0x36
 8001146:	f7ff ff47 	bl	8000fd8 <display_writeCommand>
    display_writeData(&data, 1);
 800114a:	1dfb      	adds	r3, r7, #7
 800114c:	2101      	movs	r1, #1
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff ff5c 	bl	800100c <display_writeData>

    display_writeCommand(ST7789_INVON); // 5: Invert display
 8001154:	2021      	movs	r0, #33	@ 0x21
 8001156:	f7ff ff3f 	bl	8000fd8 <display_writeCommand>
    HAL_Delay(10);
 800115a:	200a      	movs	r0, #10
 800115c:	f000 fe8e 	bl	8001e7c <HAL_Delay>

    display_writeCommand(ST7789_NORON); // 6: Normal display on
 8001160:	2013      	movs	r0, #19
 8001162:	f7ff ff39 	bl	8000fd8 <display_writeCommand>
    HAL_Delay(10);
 8001166:	200a      	movs	r0, #10
 8001168:	f000 fe88 	bl	8001e7c <HAL_Delay>

    display_writeCommand(ST7789_DISPON); // 7: Main screen turn on
 800116c:	2029      	movs	r0, #41	@ 0x29
 800116e:	f7ff ff33 	bl	8000fd8 <display_writeCommand>
    HAL_Delay(255);
 8001172:	20ff      	movs	r0, #255	@ 0xff
 8001174:	f000 fe82 	bl	8001e7c <HAL_Delay>
}
 8001178:	bf00      	nop
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}

08001180 <display_fillScreen>:


void display_fillScreen(uint16_t color) {
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	80fb      	strh	r3, [r7, #6]
    display_setAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 800118a:	23ef      	movs	r3, #239	@ 0xef
 800118c:	22ef      	movs	r2, #239	@ 0xef
 800118e:	2100      	movs	r1, #0
 8001190:	2000      	movs	r0, #0
 8001192:	f7ff ff6f 	bl	8001074 <display_setAddressWindow>

    uint8_t color_data[2] = {(color >> 8) & 0xFF, color & 0xFF};
 8001196:	88fb      	ldrh	r3, [r7, #6]
 8001198:	0a1b      	lsrs	r3, r3, #8
 800119a:	b29b      	uxth	r3, r3
 800119c:	b2db      	uxtb	r3, r3
 800119e:	723b      	strb	r3, [r7, #8]
 80011a0:	88fb      	ldrh	r3, [r7, #6]
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	727b      	strb	r3, [r7, #9]

    HAL_GPIO_WritePin(Display_DC_GPIO_Port, Display_DC_Pin, 1);
 80011a6:	2201      	movs	r2, #1
 80011a8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011ac:	480c      	ldr	r0, [pc, #48]	@ (80011e0 <display_fillScreen+0x60>)
 80011ae:	f001 f91f 	bl	80023f0 <HAL_GPIO_WritePin>

    for (uint32_t i = 0; i < ST7789_WIDTH * ST7789_HEIGHT; i++) {
 80011b2:	2300      	movs	r3, #0
 80011b4:	60fb      	str	r3, [r7, #12]
 80011b6:	e00a      	b.n	80011ce <display_fillScreen+0x4e>
        HAL_SPI_Transmit(&hspi2, color_data, 2, HAL_MAX_DELAY);
 80011b8:	f107 0108 	add.w	r1, r7, #8
 80011bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80011c0:	2202      	movs	r2, #2
 80011c2:	4808      	ldr	r0, [pc, #32]	@ (80011e4 <display_fillScreen+0x64>)
 80011c4:	f002 ff4d 	bl	8004062 <HAL_SPI_Transmit>
    for (uint32_t i = 0; i < ST7789_WIDTH * ST7789_HEIGHT; i++) {
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	3301      	adds	r3, #1
 80011cc:	60fb      	str	r3, [r7, #12]
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	f5b3 4f61 	cmp.w	r3, #57600	@ 0xe100
 80011d4:	d3f0      	bcc.n	80011b8 <display_fillScreen+0x38>
    }
}
 80011d6:	bf00      	nop
 80011d8:	bf00      	nop
 80011da:	3710      	adds	r7, #16
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	40020400 	.word	0x40020400
 80011e4:	20000890 	.word	0x20000890

080011e8 <display_drawChar>:


void display_drawChar(uint16_t x, uint16_t y, char character, const Font* font, uint16_t foreground, uint16_t background) {
 80011e8:	b590      	push	{r4, r7, lr}
 80011ea:	b089      	sub	sp, #36	@ 0x24
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	607b      	str	r3, [r7, #4]
 80011f0:	4603      	mov	r3, r0
 80011f2:	81fb      	strh	r3, [r7, #14]
 80011f4:	460b      	mov	r3, r1
 80011f6:	81bb      	strh	r3, [r7, #12]
 80011f8:	4613      	mov	r3, r2
 80011fa:	72fb      	strb	r3, [r7, #11]
    if (character < font->min_character || character > font->max_character) {
 80011fc:	7afb      	ldrb	r3, [r7, #11]
 80011fe:	b29a      	uxth	r2, r3
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	889b      	ldrh	r3, [r3, #4]
 8001204:	429a      	cmp	r2, r3
 8001206:	d373      	bcc.n	80012f0 <display_drawChar+0x108>
 8001208:	7afb      	ldrb	r3, [r7, #11]
 800120a:	b29a      	uxth	r2, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	88db      	ldrh	r3, [r3, #6]
 8001210:	429a      	cmp	r2, r3
 8001212:	d86d      	bhi.n	80012f0 <display_drawChar+0x108>
        return;
    }
    if ((x + font->width > ST7789_WIDTH) || (y + font->height > ST7789_HEIGHT)) {
 8001214:	89fb      	ldrh	r3, [r7, #14]
 8001216:	687a      	ldr	r2, [r7, #4]
 8001218:	8812      	ldrh	r2, [r2, #0]
 800121a:	4413      	add	r3, r2
 800121c:	2bf0      	cmp	r3, #240	@ 0xf0
 800121e:	dc69      	bgt.n	80012f4 <display_drawChar+0x10c>
 8001220:	89bb      	ldrh	r3, [r7, #12]
 8001222:	687a      	ldr	r2, [r7, #4]
 8001224:	8852      	ldrh	r2, [r2, #2]
 8001226:	4413      	add	r3, r2
 8001228:	2bf0      	cmp	r3, #240	@ 0xf0
 800122a:	dc63      	bgt.n	80012f4 <display_drawChar+0x10c>
        return;
    }

    uint32_t offset = (character - font->min_character) * font->height;
 800122c:	7afb      	ldrb	r3, [r7, #11]
 800122e:	687a      	ldr	r2, [r7, #4]
 8001230:	8892      	ldrh	r2, [r2, #4]
 8001232:	1a9b      	subs	r3, r3, r2
 8001234:	687a      	ldr	r2, [r7, #4]
 8001236:	8852      	ldrh	r2, [r2, #2]
 8001238:	fb02 f303 	mul.w	r3, r2, r3
 800123c:	61bb      	str	r3, [r7, #24]

    // character bounding box
    display_setAddressWindow(x, y, x + font->width - 1, y + font->height - 1);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	881a      	ldrh	r2, [r3, #0]
 8001242:	89fb      	ldrh	r3, [r7, #14]
 8001244:	4413      	add	r3, r2
 8001246:	b29b      	uxth	r3, r3
 8001248:	3b01      	subs	r3, #1
 800124a:	b29c      	uxth	r4, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	885a      	ldrh	r2, [r3, #2]
 8001250:	89bb      	ldrh	r3, [r7, #12]
 8001252:	4413      	add	r3, r2
 8001254:	b29b      	uxth	r3, r3
 8001256:	3b01      	subs	r3, #1
 8001258:	b29b      	uxth	r3, r3
 800125a:	89b9      	ldrh	r1, [r7, #12]
 800125c:	89f8      	ldrh	r0, [r7, #14]
 800125e:	4622      	mov	r2, r4
 8001260:	f7ff ff08 	bl	8001074 <display_setAddressWindow>

    HAL_GPIO_WritePin(Display_DC_GPIO_Port, Display_DC_Pin, 1);
 8001264:	2201      	movs	r2, #1
 8001266:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800126a:	4824      	ldr	r0, [pc, #144]	@ (80012fc <display_drawChar+0x114>)
 800126c:	f001 f8c0 	bl	80023f0 <HAL_GPIO_WritePin>

    for (uint16_t i = 0; i < font->height; i++) {
 8001270:	2300      	movs	r3, #0
 8001272:	83fb      	strh	r3, [r7, #30]
 8001274:	e036      	b.n	80012e4 <display_drawChar+0xfc>
        for (uint16_t j = 0; j < font->width; j++) {
 8001276:	2300      	movs	r3, #0
 8001278:	83bb      	strh	r3, [r7, #28]
 800127a:	e02b      	b.n	80012d4 <display_drawChar+0xec>
        	uint16_t bit = font->data[offset + i] & (0x8000 >> j);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	689a      	ldr	r2, [r3, #8]
 8001280:	8bf9      	ldrh	r1, [r7, #30]
 8001282:	69bb      	ldr	r3, [r7, #24]
 8001284:	440b      	add	r3, r1
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	4413      	add	r3, r2
 800128a:	881b      	ldrh	r3, [r3, #0]
 800128c:	b21a      	sxth	r2, r3
 800128e:	8bbb      	ldrh	r3, [r7, #28]
 8001290:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001294:	fa41 f303 	asr.w	r3, r1, r3
 8001298:	b21b      	sxth	r3, r3
 800129a:	4013      	ands	r3, r2
 800129c:	b21b      	sxth	r3, r3
 800129e:	82fb      	strh	r3, [r7, #22]
        	uint16_t color = bit ? foreground : background;
 80012a0:	8afb      	ldrh	r3, [r7, #22]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <display_drawChar+0xc2>
 80012a6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80012a8:	e000      	b.n	80012ac <display_drawChar+0xc4>
 80012aa:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80012ac:	82bb      	strh	r3, [r7, #20]
        	uint8_t color_bytes[2] = { (color >> 8) & 0xFF, color & 0xFF };
 80012ae:	8abb      	ldrh	r3, [r7, #20]
 80012b0:	0a1b      	lsrs	r3, r3, #8
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	743b      	strb	r3, [r7, #16]
 80012b8:	8abb      	ldrh	r3, [r7, #20]
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	747b      	strb	r3, [r7, #17]
            HAL_SPI_Transmit(&hspi2, color_bytes, 2, HAL_MAX_DELAY);
 80012be:	f107 0110 	add.w	r1, r7, #16
 80012c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012c6:	2202      	movs	r2, #2
 80012c8:	480d      	ldr	r0, [pc, #52]	@ (8001300 <display_drawChar+0x118>)
 80012ca:	f002 feca 	bl	8004062 <HAL_SPI_Transmit>
        for (uint16_t j = 0; j < font->width; j++) {
 80012ce:	8bbb      	ldrh	r3, [r7, #28]
 80012d0:	3301      	adds	r3, #1
 80012d2:	83bb      	strh	r3, [r7, #28]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	881b      	ldrh	r3, [r3, #0]
 80012d8:	8bba      	ldrh	r2, [r7, #28]
 80012da:	429a      	cmp	r2, r3
 80012dc:	d3ce      	bcc.n	800127c <display_drawChar+0x94>
    for (uint16_t i = 0; i < font->height; i++) {
 80012de:	8bfb      	ldrh	r3, [r7, #30]
 80012e0:	3301      	adds	r3, #1
 80012e2:	83fb      	strh	r3, [r7, #30]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	885b      	ldrh	r3, [r3, #2]
 80012e8:	8bfa      	ldrh	r2, [r7, #30]
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d3c3      	bcc.n	8001276 <display_drawChar+0x8e>
 80012ee:	e002      	b.n	80012f6 <display_drawChar+0x10e>
        return;
 80012f0:	bf00      	nop
 80012f2:	e000      	b.n	80012f6 <display_drawChar+0x10e>
        return;
 80012f4:	bf00      	nop
        }
    }
}
 80012f6:	3724      	adds	r7, #36	@ 0x24
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd90      	pop	{r4, r7, pc}
 80012fc:	40020400 	.word	0x40020400
 8001300:	20000890 	.word	0x20000890

08001304 <display_drawBitmap>:

void display_drawBitmap(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint8_t* data, uint16_t foreground, uint16_t background) {
 8001304:	b590      	push	{r4, r7, lr}
 8001306:	b089      	sub	sp, #36	@ 0x24
 8001308:	af00      	add	r7, sp, #0
 800130a:	4604      	mov	r4, r0
 800130c:	4608      	mov	r0, r1
 800130e:	4611      	mov	r1, r2
 8001310:	461a      	mov	r2, r3
 8001312:	4623      	mov	r3, r4
 8001314:	80fb      	strh	r3, [r7, #6]
 8001316:	4603      	mov	r3, r0
 8001318:	80bb      	strh	r3, [r7, #4]
 800131a:	460b      	mov	r3, r1
 800131c:	807b      	strh	r3, [r7, #2]
 800131e:	4613      	mov	r3, r2
 8001320:	803b      	strh	r3, [r7, #0]
    if (data == NULL || (x + w > ST7789_WIDTH) || (y + h > ST7789_HEIGHT)) {
 8001322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001324:	2b00      	cmp	r3, #0
 8001326:	d054      	beq.n	80013d2 <display_drawBitmap+0xce>
 8001328:	88fa      	ldrh	r2, [r7, #6]
 800132a:	887b      	ldrh	r3, [r7, #2]
 800132c:	4413      	add	r3, r2
 800132e:	2bf0      	cmp	r3, #240	@ 0xf0
 8001330:	dc4f      	bgt.n	80013d2 <display_drawBitmap+0xce>
 8001332:	88ba      	ldrh	r2, [r7, #4]
 8001334:	883b      	ldrh	r3, [r7, #0]
 8001336:	4413      	add	r3, r2
 8001338:	2bf0      	cmp	r3, #240	@ 0xf0
 800133a:	dc4a      	bgt.n	80013d2 <display_drawBitmap+0xce>
        return;
    }

    display_setAddressWindow(x, y, x + w - 1, y + h - 1);
 800133c:	88fa      	ldrh	r2, [r7, #6]
 800133e:	887b      	ldrh	r3, [r7, #2]
 8001340:	4413      	add	r3, r2
 8001342:	b29b      	uxth	r3, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	b29c      	uxth	r4, r3
 8001348:	88ba      	ldrh	r2, [r7, #4]
 800134a:	883b      	ldrh	r3, [r7, #0]
 800134c:	4413      	add	r3, r2
 800134e:	b29b      	uxth	r3, r3
 8001350:	3b01      	subs	r3, #1
 8001352:	b29b      	uxth	r3, r3
 8001354:	88b9      	ldrh	r1, [r7, #4]
 8001356:	88f8      	ldrh	r0, [r7, #6]
 8001358:	4622      	mov	r2, r4
 800135a:	f7ff fe8b 	bl	8001074 <display_setAddressWindow>

    uint8_t fg_color_bytes[2] = { (foreground >> 8) & 0xFF, foreground & 0xFF };
 800135e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001360:	0a1b      	lsrs	r3, r3, #8
 8001362:	b29b      	uxth	r3, r3
 8001364:	b2db      	uxtb	r3, r3
 8001366:	743b      	strb	r3, [r7, #16]
 8001368:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800136a:	b2db      	uxtb	r3, r3
 800136c:	747b      	strb	r3, [r7, #17]
    uint8_t bg_color_bytes[2] = { (background >> 8) & 0xFF, background & 0xFF };
 800136e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001370:	0a1b      	lsrs	r3, r3, #8
 8001372:	b29b      	uxth	r3, r3
 8001374:	b2db      	uxtb	r3, r3
 8001376:	733b      	strb	r3, [r7, #12]
 8001378:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800137a:	b2db      	uxtb	r3, r3
 800137c:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(Display_DC_GPIO_Port, Display_DC_Pin, 1);
 800137e:	2201      	movs	r2, #1
 8001380:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001384:	4815      	ldr	r0, [pc, #84]	@ (80013dc <display_drawBitmap+0xd8>)
 8001386:	f001 f833 	bl	80023f0 <HAL_GPIO_WritePin>

    for (uint32_t i = 0; i < (w * h); i++) {
 800138a:	2300      	movs	r3, #0
 800138c:	61fb      	str	r3, [r7, #28]
 800138e:	e017      	b.n	80013c0 <display_drawBitmap+0xbc>
    	uint8_t bit = data[i];
 8001390:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	4413      	add	r3, r2
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	76fb      	strb	r3, [r7, #27]
    	uint8_t *color_bytes = bit ? &fg_color_bytes : &bg_color_bytes;
 800139a:	7efb      	ldrb	r3, [r7, #27]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d002      	beq.n	80013a6 <display_drawBitmap+0xa2>
 80013a0:	f107 0310 	add.w	r3, r7, #16
 80013a4:	e001      	b.n	80013aa <display_drawBitmap+0xa6>
 80013a6:	f107 030c 	add.w	r3, r7, #12
 80013aa:	617b      	str	r3, [r7, #20]
		HAL_SPI_Transmit(&hspi2, color_bytes, 2, HAL_MAX_DELAY);
 80013ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80013b0:	2202      	movs	r2, #2
 80013b2:	6979      	ldr	r1, [r7, #20]
 80013b4:	480a      	ldr	r0, [pc, #40]	@ (80013e0 <display_drawBitmap+0xdc>)
 80013b6:	f002 fe54 	bl	8004062 <HAL_SPI_Transmit>
    for (uint32_t i = 0; i < (w * h); i++) {
 80013ba:	69fb      	ldr	r3, [r7, #28]
 80013bc:	3301      	adds	r3, #1
 80013be:	61fb      	str	r3, [r7, #28]
 80013c0:	887b      	ldrh	r3, [r7, #2]
 80013c2:	883a      	ldrh	r2, [r7, #0]
 80013c4:	fb02 f303 	mul.w	r3, r2, r3
 80013c8:	461a      	mov	r2, r3
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	4293      	cmp	r3, r2
 80013ce:	d3df      	bcc.n	8001390 <display_drawBitmap+0x8c>
 80013d0:	e000      	b.n	80013d4 <display_drawBitmap+0xd0>
        return;
 80013d2:	bf00      	nop
    }
}
 80013d4:	3724      	adds	r7, #36	@ 0x24
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd90      	pop	{r4, r7, pc}
 80013da:	bf00      	nop
 80013dc:	40020400 	.word	0x40020400
 80013e0:	20000890 	.word	0x20000890

080013e4 <display_writeString>:


void display_writeString(uint16_t x, uint16_t y, const char* str, const Font* font, uint16_t foreground, uint16_t background) {
 80013e4:	b590      	push	{r4, r7, lr}
 80013e6:	b089      	sub	sp, #36	@ 0x24
 80013e8:	af02      	add	r7, sp, #8
 80013ea:	60ba      	str	r2, [r7, #8]
 80013ec:	607b      	str	r3, [r7, #4]
 80013ee:	4603      	mov	r3, r0
 80013f0:	81fb      	strh	r3, [r7, #14]
 80013f2:	460b      	mov	r3, r1
 80013f4:	81bb      	strh	r3, [r7, #12]
    if (font == NULL || str == NULL) {
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d031      	beq.n	8001460 <display_writeString+0x7c>
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d02e      	beq.n	8001460 <display_writeString+0x7c>
        return;
    }

    uint16_t start_x = x;
 8001402:	89fb      	ldrh	r3, [r7, #14]
 8001404:	82bb      	strh	r3, [r7, #20]

    for (uint8_t i = 0; i < strlen(str); i++) {
 8001406:	2300      	movs	r3, #0
 8001408:	75fb      	strb	r3, [r7, #23]
 800140a:	e021      	b.n	8001450 <display_writeString+0x6c>
        if (x + font->width > ST7789_WIDTH) {
 800140c:	89fb      	ldrh	r3, [r7, #14]
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	8812      	ldrh	r2, [r2, #0]
 8001412:	4413      	add	r3, r2
 8001414:	2bf0      	cmp	r3, #240	@ 0xf0
 8001416:	dd06      	ble.n	8001426 <display_writeString+0x42>
        	 // virtual \n
            y += font->height;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	885a      	ldrh	r2, [r3, #2]
 800141c:	89bb      	ldrh	r3, [r7, #12]
 800141e:	4413      	add	r3, r2
 8001420:	81bb      	strh	r3, [r7, #12]
            x = start_x;
 8001422:	8abb      	ldrh	r3, [r7, #20]
 8001424:	81fb      	strh	r3, [r7, #14]
        }

        display_drawChar(x, y, str[i], font, foreground, background);
 8001426:	7dfb      	ldrb	r3, [r7, #23]
 8001428:	68ba      	ldr	r2, [r7, #8]
 800142a:	4413      	add	r3, r2
 800142c:	781a      	ldrb	r2, [r3, #0]
 800142e:	89b9      	ldrh	r1, [r7, #12]
 8001430:	89f8      	ldrh	r0, [r7, #14]
 8001432:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001434:	9301      	str	r3, [sp, #4]
 8001436:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001438:	9300      	str	r3, [sp, #0]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f7ff fed4 	bl	80011e8 <display_drawChar>
        x += font->width;
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	881a      	ldrh	r2, [r3, #0]
 8001444:	89fb      	ldrh	r3, [r7, #14]
 8001446:	4413      	add	r3, r2
 8001448:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < strlen(str); i++) {
 800144a:	7dfb      	ldrb	r3, [r7, #23]
 800144c:	3301      	adds	r3, #1
 800144e:	75fb      	strb	r3, [r7, #23]
 8001450:	7dfc      	ldrb	r4, [r7, #23]
 8001452:	68b8      	ldr	r0, [r7, #8]
 8001454:	f7fe ff14 	bl	8000280 <strlen>
 8001458:	4603      	mov	r3, r0
 800145a:	429c      	cmp	r4, r3
 800145c:	d3d6      	bcc.n	800140c <display_writeString+0x28>
 800145e:	e000      	b.n	8001462 <display_writeString+0x7e>
        return;
 8001460:	bf00      	nop
    }
}
 8001462:	371c      	adds	r7, #28
 8001464:	46bd      	mov	sp, r7
 8001466:	bd90      	pop	{r4, r7, pc}

08001468 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b090      	sub	sp, #64	@ 0x40
 800146c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800146e:	f000 fc93 	bl	8001d98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001472:	f000 f8f5 	bl	8001660 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001476:	f000 fa0d 	bl	8001894 <MX_GPIO_Init>
  MX_TIM3_Init();
 800147a:	f000 f9bd 	bl	80017f8 <MX_TIM3_Init>
  MX_SPI2_Init();
 800147e:	f000 f985 	bl	800178c <MX_SPI2_Init>
  MX_I2C1_Init();
 8001482:	f000 f955 	bl	8001730 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  display_init();
 8001486:	f7ff fe3d 	bl	8001104 <display_init>

  display_fillScreen(BLACK);
 800148a:	2000      	movs	r0, #0
 800148c:	f7ff fe78 	bl	8001180 <display_fillScreen>
  display_writeString(10, 10, "Initializing ADXL345...!", &Font11x18, WHITE, BLACK);
 8001490:	2300      	movs	r3, #0
 8001492:	9301      	str	r3, [sp, #4]
 8001494:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001498:	9300      	str	r3, [sp, #0]
 800149a:	4b64      	ldr	r3, [pc, #400]	@ (800162c <main+0x1c4>)
 800149c:	4a64      	ldr	r2, [pc, #400]	@ (8001630 <main+0x1c8>)
 800149e:	210a      	movs	r1, #10
 80014a0:	200a      	movs	r0, #10
 80014a2:	f7ff ff9f 	bl	80013e4 <display_writeString>
  HAL_Delay(1000);
 80014a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014aa:	f000 fce7 	bl	8001e7c <HAL_Delay>

  uint8_t init_status = accelerometer_init();
 80014ae:	f7ff fd19 	bl	8000ee4 <accelerometer_init>
 80014b2:	4603      	mov	r3, r0
 80014b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (init_status == ACCELEROMETER_OK) {
 80014b8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d126      	bne.n	800150e <main+0xa6>
	  display_fillScreen(BLACK);
 80014c0:	2000      	movs	r0, #0
 80014c2:	f7ff fe5d 	bl	8001180 <display_fillScreen>
	  display_writeString(10, 10, "ADXL345 OK!", &Font11x18, GREEN, BLACK);
 80014c6:	2300      	movs	r3, #0
 80014c8:	9301      	str	r3, [sp, #4]
 80014ca:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 80014ce:	9300      	str	r3, [sp, #0]
 80014d0:	4b56      	ldr	r3, [pc, #344]	@ (800162c <main+0x1c4>)
 80014d2:	4a58      	ldr	r2, [pc, #352]	@ (8001634 <main+0x1cc>)
 80014d4:	210a      	movs	r1, #10
 80014d6:	200a      	movs	r0, #10
 80014d8:	f7ff ff84 	bl	80013e4 <display_writeString>

      // Halt the program on failure to keep the error message on screen
      while(1);
  }

  HAL_Delay(1000); // Wait a moment
 80014dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014e0:	f000 fccc 	bl	8001e7c <HAL_Delay>
  display_fillScreen(BLACK);
 80014e4:	2000      	movs	r0, #0
 80014e6:	f7ff fe4b 	bl	8001180 <display_fillScreen>


  display_drawBitmap(190, 190, 40, 40, (const uint8_t*) dino_data40x40, WHITE, BLACK);
 80014ea:	2300      	movs	r3, #0
 80014ec:	9302      	str	r3, [sp, #8]
 80014ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80014f2:	9301      	str	r3, [sp, #4]
 80014f4:	4b50      	ldr	r3, [pc, #320]	@ (8001638 <main+0x1d0>)
 80014f6:	9300      	str	r3, [sp, #0]
 80014f8:	2328      	movs	r3, #40	@ 0x28
 80014fa:	2228      	movs	r2, #40	@ 0x28
 80014fc:	21be      	movs	r1, #190	@ 0xbe
 80014fe:	20be      	movs	r0, #190	@ 0xbe
 8001500:	f7ff ff00 	bl	8001304 <display_drawBitmap>
  HAL_Delay(1000);
 8001504:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001508:	f000 fcb8 	bl	8001e7c <HAL_Delay>
 800150c:	e016      	b.n	800153c <main+0xd4>
	  display_fillScreen(BLACK);
 800150e:	2000      	movs	r0, #0
 8001510:	f7ff fe36 	bl	8001180 <display_fillScreen>
      sprintf(error_buffer, "ADXL345 Err: %d", init_status);
 8001514:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001518:	463b      	mov	r3, r7
 800151a:	4948      	ldr	r1, [pc, #288]	@ (800163c <main+0x1d4>)
 800151c:	4618      	mov	r0, r3
 800151e:	f004 f8b3 	bl	8005688 <siprintf>
      display_writeString(10, 10, error_buffer, &Font11x18, RED, BLACK);
 8001522:	463a      	mov	r2, r7
 8001524:	2300      	movs	r3, #0
 8001526:	9301      	str	r3, [sp, #4]
 8001528:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800152c:	9300      	str	r3, [sp, #0]
 800152e:	4b3f      	ldr	r3, [pc, #252]	@ (800162c <main+0x1c4>)
 8001530:	210a      	movs	r1, #10
 8001532:	200a      	movs	r0, #10
 8001534:	f7ff ff56 	bl	80013e4 <display_writeString>
      while(1);
 8001538:	bf00      	nop
 800153a:	e7fd      	b.n	8001538 <main+0xd0>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // 1. Read the raw sensor data
    accelerometer_read_XYZ(&x_raw, &y_raw, &z_raw);
 800153c:	4a40      	ldr	r2, [pc, #256]	@ (8001640 <main+0x1d8>)
 800153e:	4941      	ldr	r1, [pc, #260]	@ (8001644 <main+0x1dc>)
 8001540:	4841      	ldr	r0, [pc, #260]	@ (8001648 <main+0x1e0>)
 8001542:	f7ff fd11 	bl	8000f68 <accelerometer_read_XYZ>

    // 2. Convert raw data to milli-g's (mg)
    float x_mg = x_raw * 4.0f;
 8001546:	4b40      	ldr	r3, [pc, #256]	@ (8001648 <main+0x1e0>)
 8001548:	f9b3 3000 	ldrsh.w	r3, [r3]
 800154c:	ee07 3a90 	vmov	s15, r3
 8001550:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001554:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001558:	ee67 7a87 	vmul.f32	s15, s15, s14
 800155c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float y_mg = y_raw * 4.0f;
 8001560:	4b38      	ldr	r3, [pc, #224]	@ (8001644 <main+0x1dc>)
 8001562:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001566:	ee07 3a90 	vmov	s15, r3
 800156a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800156e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8001572:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001576:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float z_mg = z_raw * 4.0f;
 800157a:	4b31      	ldr	r3, [pc, #196]	@ (8001640 <main+0x1d8>)
 800157c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001580:	ee07 3a90 	vmov	s15, r3
 8001584:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001588:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800158c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001590:	edc7 7a08 	vstr	s15, [r7, #32]

    // 3. Format the data into strings to be displayed
    // Use "%.0f" to print the float with no decimal places
    sprintf(display_buffer, "X: %.0f mg ", x_mg);
 8001594:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001596:	f7fe ffdf 	bl	8000558 <__aeabi_f2d>
 800159a:	4602      	mov	r2, r0
 800159c:	460b      	mov	r3, r1
 800159e:	492b      	ldr	r1, [pc, #172]	@ (800164c <main+0x1e4>)
 80015a0:	482b      	ldr	r0, [pc, #172]	@ (8001650 <main+0x1e8>)
 80015a2:	f004 f871 	bl	8005688 <siprintf>
    display_writeString(40, 80, display_buffer, &Font11x18, WHITE, BLACK);
 80015a6:	2300      	movs	r3, #0
 80015a8:	9301      	str	r3, [sp, #4]
 80015aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015ae:	9300      	str	r3, [sp, #0]
 80015b0:	4b1e      	ldr	r3, [pc, #120]	@ (800162c <main+0x1c4>)
 80015b2:	4a27      	ldr	r2, [pc, #156]	@ (8001650 <main+0x1e8>)
 80015b4:	2150      	movs	r1, #80	@ 0x50
 80015b6:	2028      	movs	r0, #40	@ 0x28
 80015b8:	f7ff ff14 	bl	80013e4 <display_writeString>

    sprintf(display_buffer, "Y: %.0f mg ", y_mg);
 80015bc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80015be:	f7fe ffcb 	bl	8000558 <__aeabi_f2d>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4923      	ldr	r1, [pc, #140]	@ (8001654 <main+0x1ec>)
 80015c8:	4821      	ldr	r0, [pc, #132]	@ (8001650 <main+0x1e8>)
 80015ca:	f004 f85d 	bl	8005688 <siprintf>
    display_writeString(40, 110, display_buffer, &Font11x18, WHITE, BLACK);
 80015ce:	2300      	movs	r3, #0
 80015d0:	9301      	str	r3, [sp, #4]
 80015d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015d6:	9300      	str	r3, [sp, #0]
 80015d8:	4b14      	ldr	r3, [pc, #80]	@ (800162c <main+0x1c4>)
 80015da:	4a1d      	ldr	r2, [pc, #116]	@ (8001650 <main+0x1e8>)
 80015dc:	216e      	movs	r1, #110	@ 0x6e
 80015de:	2028      	movs	r0, #40	@ 0x28
 80015e0:	f7ff ff00 	bl	80013e4 <display_writeString>

    sprintf(display_buffer, "Z: %.0f mg ", z_mg);
 80015e4:	6a38      	ldr	r0, [r7, #32]
 80015e6:	f7fe ffb7 	bl	8000558 <__aeabi_f2d>
 80015ea:	4602      	mov	r2, r0
 80015ec:	460b      	mov	r3, r1
 80015ee:	491a      	ldr	r1, [pc, #104]	@ (8001658 <main+0x1f0>)
 80015f0:	4817      	ldr	r0, [pc, #92]	@ (8001650 <main+0x1e8>)
 80015f2:	f004 f849 	bl	8005688 <siprintf>
    display_writeString(40, 140, display_buffer, &Font11x18, z_mg < 500 ? RED : WHITE, BLACK);
 80015f6:	edd7 7a08 	vldr	s15, [r7, #32]
 80015fa:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800165c <main+0x1f4>
 80015fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001606:	d502      	bpl.n	800160e <main+0x1a6>
 8001608:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800160c:	e001      	b.n	8001612 <main+0x1aa>
 800160e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001612:	2200      	movs	r2, #0
 8001614:	9201      	str	r2, [sp, #4]
 8001616:	9300      	str	r3, [sp, #0]
 8001618:	4b04      	ldr	r3, [pc, #16]	@ (800162c <main+0x1c4>)
 800161a:	4a0d      	ldr	r2, [pc, #52]	@ (8001650 <main+0x1e8>)
 800161c:	218c      	movs	r1, #140	@ 0x8c
 800161e:	2028      	movs	r0, #40	@ 0x28
 8001620:	f7ff fee0 	bl	80013e4 <display_writeString>

    // 4. Wait before the next reading
    HAL_Delay(100);
 8001624:	2064      	movs	r0, #100	@ 0x64
 8001626:	f000 fc29 	bl	8001e7c <HAL_Delay>
  {
 800162a:	e787      	b.n	800153c <main+0xd4>
 800162c:	20000000 	.word	0x20000000
 8001630:	08007908 	.word	0x08007908
 8001634:	08007924 	.word	0x08007924
 8001638:	2000000c 	.word	0x2000000c
 800163c:	08007930 	.word	0x08007930
 8001640:	20000934 	.word	0x20000934
 8001644:	20000932 	.word	0x20000932
 8001648:	20000930 	.word	0x20000930
 800164c:	08007940 	.word	0x08007940
 8001650:	20000938 	.word	0x20000938
 8001654:	0800794c 	.word	0x0800794c
 8001658:	08007958 	.word	0x08007958
 800165c:	43fa0000 	.word	0x43fa0000

08001660 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b094      	sub	sp, #80	@ 0x50
 8001664:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001666:	f107 0320 	add.w	r3, r7, #32
 800166a:	2230      	movs	r2, #48	@ 0x30
 800166c:	2100      	movs	r1, #0
 800166e:	4618      	mov	r0, r3
 8001670:	f004 f86f 	bl	8005752 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001674:	f107 030c 	add.w	r3, r7, #12
 8001678:	2200      	movs	r2, #0
 800167a:	601a      	str	r2, [r3, #0]
 800167c:	605a      	str	r2, [r3, #4]
 800167e:	609a      	str	r2, [r3, #8]
 8001680:	60da      	str	r2, [r3, #12]
 8001682:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001684:	2300      	movs	r3, #0
 8001686:	60bb      	str	r3, [r7, #8]
 8001688:	4b27      	ldr	r3, [pc, #156]	@ (8001728 <SystemClock_Config+0xc8>)
 800168a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168c:	4a26      	ldr	r2, [pc, #152]	@ (8001728 <SystemClock_Config+0xc8>)
 800168e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001692:	6413      	str	r3, [r2, #64]	@ 0x40
 8001694:	4b24      	ldr	r3, [pc, #144]	@ (8001728 <SystemClock_Config+0xc8>)
 8001696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001698:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800169c:	60bb      	str	r3, [r7, #8]
 800169e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016a0:	2300      	movs	r3, #0
 80016a2:	607b      	str	r3, [r7, #4]
 80016a4:	4b21      	ldr	r3, [pc, #132]	@ (800172c <SystemClock_Config+0xcc>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a20      	ldr	r2, [pc, #128]	@ (800172c <SystemClock_Config+0xcc>)
 80016aa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80016ae:	6013      	str	r3, [r2, #0]
 80016b0:	4b1e      	ldr	r3, [pc, #120]	@ (800172c <SystemClock_Config+0xcc>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80016b8:	607b      	str	r3, [r7, #4]
 80016ba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80016bc:	2301      	movs	r3, #1
 80016be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80016c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80016c4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016c6:	2302      	movs	r3, #2
 80016c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80016ca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80016ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80016d0:	2319      	movs	r3, #25
 80016d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80016d4:	23c0      	movs	r3, #192	@ 0xc0
 80016d6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80016d8:	2302      	movs	r3, #2
 80016da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80016dc:	2304      	movs	r3, #4
 80016de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016e0:	f107 0320 	add.w	r3, r7, #32
 80016e4:	4618      	mov	r0, r3
 80016e6:	f001 ffef 	bl	80036c8 <HAL_RCC_OscConfig>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80016f0:	f000 f930 	bl	8001954 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016f4:	230f      	movs	r3, #15
 80016f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016f8:	2302      	movs	r3, #2
 80016fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016fc:	2300      	movs	r3, #0
 80016fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001700:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001704:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001706:	2300      	movs	r3, #0
 8001708:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800170a:	f107 030c 	add.w	r3, r7, #12
 800170e:	2103      	movs	r1, #3
 8001710:	4618      	mov	r0, r3
 8001712:	f002 fa51 	bl	8003bb8 <HAL_RCC_ClockConfig>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800171c:	f000 f91a 	bl	8001954 <Error_Handler>
  }
}
 8001720:	bf00      	nop
 8001722:	3750      	adds	r7, #80	@ 0x50
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40023800 	.word	0x40023800
 800172c:	40007000 	.word	0x40007000

08001730 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001734:	4b12      	ldr	r3, [pc, #72]	@ (8001780 <MX_I2C1_Init+0x50>)
 8001736:	4a13      	ldr	r2, [pc, #76]	@ (8001784 <MX_I2C1_Init+0x54>)
 8001738:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800173a:	4b11      	ldr	r3, [pc, #68]	@ (8001780 <MX_I2C1_Init+0x50>)
 800173c:	4a12      	ldr	r2, [pc, #72]	@ (8001788 <MX_I2C1_Init+0x58>)
 800173e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001740:	4b0f      	ldr	r3, [pc, #60]	@ (8001780 <MX_I2C1_Init+0x50>)
 8001742:	2200      	movs	r2, #0
 8001744:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001746:	4b0e      	ldr	r3, [pc, #56]	@ (8001780 <MX_I2C1_Init+0x50>)
 8001748:	2200      	movs	r2, #0
 800174a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800174c:	4b0c      	ldr	r3, [pc, #48]	@ (8001780 <MX_I2C1_Init+0x50>)
 800174e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001752:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001754:	4b0a      	ldr	r3, [pc, #40]	@ (8001780 <MX_I2C1_Init+0x50>)
 8001756:	2200      	movs	r2, #0
 8001758:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800175a:	4b09      	ldr	r3, [pc, #36]	@ (8001780 <MX_I2C1_Init+0x50>)
 800175c:	2200      	movs	r2, #0
 800175e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001760:	4b07      	ldr	r3, [pc, #28]	@ (8001780 <MX_I2C1_Init+0x50>)
 8001762:	2200      	movs	r2, #0
 8001764:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001766:	4b06      	ldr	r3, [pc, #24]	@ (8001780 <MX_I2C1_Init+0x50>)
 8001768:	2200      	movs	r2, #0
 800176a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800176c:	4804      	ldr	r0, [pc, #16]	@ (8001780 <MX_I2C1_Init+0x50>)
 800176e:	f000 fe59 	bl	8002424 <HAL_I2C_Init>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001778:	f000 f8ec 	bl	8001954 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800177c:	bf00      	nop
 800177e:	bd80      	pop	{r7, pc}
 8001780:	2000083c 	.word	0x2000083c
 8001784:	40005400 	.word	0x40005400
 8001788:	000186a0 	.word	0x000186a0

0800178c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001790:	4b17      	ldr	r3, [pc, #92]	@ (80017f0 <MX_SPI2_Init+0x64>)
 8001792:	4a18      	ldr	r2, [pc, #96]	@ (80017f4 <MX_SPI2_Init+0x68>)
 8001794:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001796:	4b16      	ldr	r3, [pc, #88]	@ (80017f0 <MX_SPI2_Init+0x64>)
 8001798:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800179c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800179e:	4b14      	ldr	r3, [pc, #80]	@ (80017f0 <MX_SPI2_Init+0x64>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80017a4:	4b12      	ldr	r3, [pc, #72]	@ (80017f0 <MX_SPI2_Init+0x64>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80017aa:	4b11      	ldr	r3, [pc, #68]	@ (80017f0 <MX_SPI2_Init+0x64>)
 80017ac:	2202      	movs	r2, #2
 80017ae:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80017b0:	4b0f      	ldr	r3, [pc, #60]	@ (80017f0 <MX_SPI2_Init+0x64>)
 80017b2:	2201      	movs	r2, #1
 80017b4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80017b6:	4b0e      	ldr	r3, [pc, #56]	@ (80017f0 <MX_SPI2_Init+0x64>)
 80017b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017bc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80017be:	4b0c      	ldr	r3, [pc, #48]	@ (80017f0 <MX_SPI2_Init+0x64>)
 80017c0:	2210      	movs	r2, #16
 80017c2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017c4:	4b0a      	ldr	r3, [pc, #40]	@ (80017f0 <MX_SPI2_Init+0x64>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80017ca:	4b09      	ldr	r3, [pc, #36]	@ (80017f0 <MX_SPI2_Init+0x64>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017d0:	4b07      	ldr	r3, [pc, #28]	@ (80017f0 <MX_SPI2_Init+0x64>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80017d6:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <MX_SPI2_Init+0x64>)
 80017d8:	220a      	movs	r2, #10
 80017da:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80017dc:	4804      	ldr	r0, [pc, #16]	@ (80017f0 <MX_SPI2_Init+0x64>)
 80017de:	f002 fbb7 	bl	8003f50 <HAL_SPI_Init>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80017e8:	f000 f8b4 	bl	8001954 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80017ec:	bf00      	nop
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	20000890 	.word	0x20000890
 80017f4:	40003800 	.word	0x40003800

080017f8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b086      	sub	sp, #24
 80017fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017fe:	f107 0308 	add.w	r3, r7, #8
 8001802:	2200      	movs	r2, #0
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	605a      	str	r2, [r3, #4]
 8001808:	609a      	str	r2, [r3, #8]
 800180a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800180c:	463b      	mov	r3, r7
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001814:	4b1d      	ldr	r3, [pc, #116]	@ (800188c <MX_TIM3_Init+0x94>)
 8001816:	4a1e      	ldr	r2, [pc, #120]	@ (8001890 <MX_TIM3_Init+0x98>)
 8001818:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9199;
 800181a:	4b1c      	ldr	r3, [pc, #112]	@ (800188c <MX_TIM3_Init+0x94>)
 800181c:	f242 32ef 	movw	r2, #9199	@ 0x23ef
 8001820:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001822:	4b1a      	ldr	r3, [pc, #104]	@ (800188c <MX_TIM3_Init+0x94>)
 8001824:	2200      	movs	r2, #0
 8001826:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4999;
 8001828:	4b18      	ldr	r3, [pc, #96]	@ (800188c <MX_TIM3_Init+0x94>)
 800182a:	f241 3287 	movw	r2, #4999	@ 0x1387
 800182e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001830:	4b16      	ldr	r3, [pc, #88]	@ (800188c <MX_TIM3_Init+0x94>)
 8001832:	2200      	movs	r2, #0
 8001834:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001836:	4b15      	ldr	r3, [pc, #84]	@ (800188c <MX_TIM3_Init+0x94>)
 8001838:	2200      	movs	r2, #0
 800183a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800183c:	4813      	ldr	r0, [pc, #76]	@ (800188c <MX_TIM3_Init+0x94>)
 800183e:	f002 fe31 	bl	80044a4 <HAL_TIM_Base_Init>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001848:	f000 f884 	bl	8001954 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800184c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001850:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001852:	f107 0308 	add.w	r3, r7, #8
 8001856:	4619      	mov	r1, r3
 8001858:	480c      	ldr	r0, [pc, #48]	@ (800188c <MX_TIM3_Init+0x94>)
 800185a:	f002 ff62 	bl	8004722 <HAL_TIM_ConfigClockSource>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001864:	f000 f876 	bl	8001954 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001868:	2300      	movs	r3, #0
 800186a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800186c:	2300      	movs	r3, #0
 800186e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001870:	463b      	mov	r3, r7
 8001872:	4619      	mov	r1, r3
 8001874:	4805      	ldr	r0, [pc, #20]	@ (800188c <MX_TIM3_Init+0x94>)
 8001876:	f003 f96d 	bl	8004b54 <HAL_TIMEx_MasterConfigSynchronization>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001880:	f000 f868 	bl	8001954 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001884:	bf00      	nop
 8001886:	3718      	adds	r7, #24
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	200008e8 	.word	0x200008e8
 8001890:	40000400 	.word	0x40000400

08001894 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b08a      	sub	sp, #40	@ 0x28
 8001898:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189a:	f107 0314 	add.w	r3, r7, #20
 800189e:	2200      	movs	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	605a      	str	r2, [r3, #4]
 80018a4:	609a      	str	r2, [r3, #8]
 80018a6:	60da      	str	r2, [r3, #12]
 80018a8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	613b      	str	r3, [r7, #16]
 80018ae:	4b27      	ldr	r3, [pc, #156]	@ (800194c <MX_GPIO_Init+0xb8>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018b2:	4a26      	ldr	r2, [pc, #152]	@ (800194c <MX_GPIO_Init+0xb8>)
 80018b4:	f043 0304 	orr.w	r3, r3, #4
 80018b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ba:	4b24      	ldr	r3, [pc, #144]	@ (800194c <MX_GPIO_Init+0xb8>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018be:	f003 0304 	and.w	r3, r3, #4
 80018c2:	613b      	str	r3, [r7, #16]
 80018c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	60fb      	str	r3, [r7, #12]
 80018ca:	4b20      	ldr	r3, [pc, #128]	@ (800194c <MX_GPIO_Init+0xb8>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	4a1f      	ldr	r2, [pc, #124]	@ (800194c <MX_GPIO_Init+0xb8>)
 80018d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d6:	4b1d      	ldr	r3, [pc, #116]	@ (800194c <MX_GPIO_Init+0xb8>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	60bb      	str	r3, [r7, #8]
 80018e6:	4b19      	ldr	r3, [pc, #100]	@ (800194c <MX_GPIO_Init+0xb8>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ea:	4a18      	ldr	r2, [pc, #96]	@ (800194c <MX_GPIO_Init+0xb8>)
 80018ec:	f043 0302 	orr.w	r3, r3, #2
 80018f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f2:	4b16      	ldr	r3, [pc, #88]	@ (800194c <MX_GPIO_Init+0xb8>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	60bb      	str	r3, [r7, #8]
 80018fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	607b      	str	r3, [r7, #4]
 8001902:	4b12      	ldr	r3, [pc, #72]	@ (800194c <MX_GPIO_Init+0xb8>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001906:	4a11      	ldr	r2, [pc, #68]	@ (800194c <MX_GPIO_Init+0xb8>)
 8001908:	f043 0301 	orr.w	r3, r3, #1
 800190c:	6313      	str	r3, [r2, #48]	@ 0x30
 800190e:	4b0f      	ldr	r3, [pc, #60]	@ (800194c <MX_GPIO_Init+0xb8>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	607b      	str	r3, [r7, #4]
 8001918:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Display_DC_Pin|Display_Res_Pin, GPIO_PIN_RESET);
 800191a:	2200      	movs	r2, #0
 800191c:	f44f 41a0 	mov.w	r1, #20480	@ 0x5000
 8001920:	480b      	ldr	r0, [pc, #44]	@ (8001950 <MX_GPIO_Init+0xbc>)
 8001922:	f000 fd65 	bl	80023f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Display_DC_Pin Display_Res_Pin */
  GPIO_InitStruct.Pin = Display_DC_Pin|Display_Res_Pin;
 8001926:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 800192a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800192c:	2301      	movs	r3, #1
 800192e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001930:	2300      	movs	r3, #0
 8001932:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001934:	2302      	movs	r3, #2
 8001936:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	4619      	mov	r1, r3
 800193e:	4804      	ldr	r0, [pc, #16]	@ (8001950 <MX_GPIO_Init+0xbc>)
 8001940:	f000 fbd2 	bl	80020e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001944:	bf00      	nop
 8001946:	3728      	adds	r7, #40	@ 0x28
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40023800 	.word	0x40023800
 8001950:	40020400 	.word	0x40020400

08001954 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001958:	b672      	cpsid	i
}
 800195a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800195c:	bf00      	nop
 800195e:	e7fd      	b.n	800195c <Error_Handler+0x8>

08001960 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	607b      	str	r3, [r7, #4]
 800196a:	4b10      	ldr	r3, [pc, #64]	@ (80019ac <HAL_MspInit+0x4c>)
 800196c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800196e:	4a0f      	ldr	r2, [pc, #60]	@ (80019ac <HAL_MspInit+0x4c>)
 8001970:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001974:	6453      	str	r3, [r2, #68]	@ 0x44
 8001976:	4b0d      	ldr	r3, [pc, #52]	@ (80019ac <HAL_MspInit+0x4c>)
 8001978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800197a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800197e:	607b      	str	r3, [r7, #4]
 8001980:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	603b      	str	r3, [r7, #0]
 8001986:	4b09      	ldr	r3, [pc, #36]	@ (80019ac <HAL_MspInit+0x4c>)
 8001988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198a:	4a08      	ldr	r2, [pc, #32]	@ (80019ac <HAL_MspInit+0x4c>)
 800198c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001990:	6413      	str	r3, [r2, #64]	@ 0x40
 8001992:	4b06      	ldr	r3, [pc, #24]	@ (80019ac <HAL_MspInit+0x4c>)
 8001994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001996:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800199a:	603b      	str	r3, [r7, #0]
 800199c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800199e:	bf00      	nop
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	40023800 	.word	0x40023800

080019b0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b08a      	sub	sp, #40	@ 0x28
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a19      	ldr	r2, [pc, #100]	@ (8001a34 <HAL_I2C_MspInit+0x84>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d12b      	bne.n	8001a2a <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019d2:	2300      	movs	r3, #0
 80019d4:	613b      	str	r3, [r7, #16]
 80019d6:	4b18      	ldr	r3, [pc, #96]	@ (8001a38 <HAL_I2C_MspInit+0x88>)
 80019d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019da:	4a17      	ldr	r2, [pc, #92]	@ (8001a38 <HAL_I2C_MspInit+0x88>)
 80019dc:	f043 0302 	orr.w	r3, r3, #2
 80019e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019e2:	4b15      	ldr	r3, [pc, #84]	@ (8001a38 <HAL_I2C_MspInit+0x88>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	613b      	str	r3, [r7, #16]
 80019ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019ee:	23c0      	movs	r3, #192	@ 0xc0
 80019f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019f2:	2312      	movs	r3, #18
 80019f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f6:	2300      	movs	r3, #0
 80019f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019fa:	2303      	movs	r3, #3
 80019fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019fe:	2304      	movs	r3, #4
 8001a00:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a02:	f107 0314 	add.w	r3, r7, #20
 8001a06:	4619      	mov	r1, r3
 8001a08:	480c      	ldr	r0, [pc, #48]	@ (8001a3c <HAL_I2C_MspInit+0x8c>)
 8001a0a:	f000 fb6d 	bl	80020e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	60fb      	str	r3, [r7, #12]
 8001a12:	4b09      	ldr	r3, [pc, #36]	@ (8001a38 <HAL_I2C_MspInit+0x88>)
 8001a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a16:	4a08      	ldr	r2, [pc, #32]	@ (8001a38 <HAL_I2C_MspInit+0x88>)
 8001a18:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a1e:	4b06      	ldr	r3, [pc, #24]	@ (8001a38 <HAL_I2C_MspInit+0x88>)
 8001a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a2a:	bf00      	nop
 8001a2c:	3728      	adds	r7, #40	@ 0x28
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40005400 	.word	0x40005400
 8001a38:	40023800 	.word	0x40023800
 8001a3c:	40020400 	.word	0x40020400

08001a40 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08a      	sub	sp, #40	@ 0x28
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a48:	f107 0314 	add.w	r3, r7, #20
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	601a      	str	r2, [r3, #0]
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	609a      	str	r2, [r3, #8]
 8001a54:	60da      	str	r2, [r3, #12]
 8001a56:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4a19      	ldr	r2, [pc, #100]	@ (8001ac4 <HAL_SPI_MspInit+0x84>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d12c      	bne.n	8001abc <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	4b18      	ldr	r3, [pc, #96]	@ (8001ac8 <HAL_SPI_MspInit+0x88>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a6a:	4a17      	ldr	r2, [pc, #92]	@ (8001ac8 <HAL_SPI_MspInit+0x88>)
 8001a6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a70:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a72:	4b15      	ldr	r3, [pc, #84]	@ (8001ac8 <HAL_SPI_MspInit+0x88>)
 8001a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a7a:	613b      	str	r3, [r7, #16]
 8001a7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a7e:	2300      	movs	r3, #0
 8001a80:	60fb      	str	r3, [r7, #12]
 8001a82:	4b11      	ldr	r3, [pc, #68]	@ (8001ac8 <HAL_SPI_MspInit+0x88>)
 8001a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a86:	4a10      	ldr	r2, [pc, #64]	@ (8001ac8 <HAL_SPI_MspInit+0x88>)
 8001a88:	f043 0302 	orr.w	r3, r3, #2
 8001a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ac8 <HAL_SPI_MspInit+0x88>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	f003 0302 	and.w	r3, r3, #2
 8001a96:	60fb      	str	r3, [r7, #12]
 8001a98:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001a9a:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001a9e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001aac:	2305      	movs	r3, #5
 8001aae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4805      	ldr	r0, [pc, #20]	@ (8001acc <HAL_SPI_MspInit+0x8c>)
 8001ab8:	f000 fb16 	bl	80020e8 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001abc:	bf00      	nop
 8001abe:	3728      	adds	r7, #40	@ 0x28
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	40003800 	.word	0x40003800
 8001ac8:	40023800 	.word	0x40023800
 8001acc:	40020400 	.word	0x40020400

08001ad0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a0e      	ldr	r2, [pc, #56]	@ (8001b18 <HAL_TIM_Base_MspInit+0x48>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d115      	bne.n	8001b0e <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	60fb      	str	r3, [r7, #12]
 8001ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8001b1c <HAL_TIM_Base_MspInit+0x4c>)
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aea:	4a0c      	ldr	r2, [pc, #48]	@ (8001b1c <HAL_TIM_Base_MspInit+0x4c>)
 8001aec:	f043 0302 	orr.w	r3, r3, #2
 8001af0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001af2:	4b0a      	ldr	r3, [pc, #40]	@ (8001b1c <HAL_TIM_Base_MspInit+0x4c>)
 8001af4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af6:	f003 0302 	and.w	r3, r3, #2
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 8, 0);
 8001afe:	2200      	movs	r2, #0
 8001b00:	2108      	movs	r1, #8
 8001b02:	201d      	movs	r0, #29
 8001b04:	f000 fab9 	bl	800207a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001b08:	201d      	movs	r0, #29
 8001b0a:	f000 fad2 	bl	80020b2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001b0e:	bf00      	nop
 8001b10:	3710      	adds	r7, #16
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40000400 	.word	0x40000400
 8001b1c:	40023800 	.word	0x40023800

08001b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b24:	bf00      	nop
 8001b26:	e7fd      	b.n	8001b24 <NMI_Handler+0x4>

08001b28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b2c:	bf00      	nop
 8001b2e:	e7fd      	b.n	8001b2c <HardFault_Handler+0x4>

08001b30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b34:	bf00      	nop
 8001b36:	e7fd      	b.n	8001b34 <MemManage_Handler+0x4>

08001b38 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b3c:	bf00      	nop
 8001b3e:	e7fd      	b.n	8001b3c <BusFault_Handler+0x4>

08001b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b44:	bf00      	nop
 8001b46:	e7fd      	b.n	8001b44 <UsageFault_Handler+0x4>

08001b48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b56:	b480      	push	{r7}
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b5a:	bf00      	nop
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr

08001b64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b68:	bf00      	nop
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr

08001b72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b76:	f000 f961 	bl	8001e3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
	...

08001b80 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b84:	4802      	ldr	r0, [pc, #8]	@ (8001b90 <TIM3_IRQHandler+0x10>)
 8001b86:	f002 fcdc 	bl	8004542 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	200008e8 	.word	0x200008e8

08001b94 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  return 1;
 8001b98:	2301      	movs	r3, #1
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <_kill>:

int _kill(int pid, int sig)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bae:	f003 fe23 	bl	80057f8 <__errno>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2216      	movs	r2, #22
 8001bb6:	601a      	str	r2, [r3, #0]
  return -1;
 8001bb8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <_exit>:

void _exit (int status)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bcc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f7ff ffe7 	bl	8001ba4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bd6:	bf00      	nop
 8001bd8:	e7fd      	b.n	8001bd6 <_exit+0x12>

08001bda <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	b086      	sub	sp, #24
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	60f8      	str	r0, [r7, #12]
 8001be2:	60b9      	str	r1, [r7, #8]
 8001be4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be6:	2300      	movs	r3, #0
 8001be8:	617b      	str	r3, [r7, #20]
 8001bea:	e00a      	b.n	8001c02 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001bec:	f3af 8000 	nop.w
 8001bf0:	4601      	mov	r1, r0
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	1c5a      	adds	r2, r3, #1
 8001bf6:	60ba      	str	r2, [r7, #8]
 8001bf8:	b2ca      	uxtb	r2, r1
 8001bfa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	3301      	adds	r3, #1
 8001c00:	617b      	str	r3, [r7, #20]
 8001c02:	697a      	ldr	r2, [r7, #20]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	429a      	cmp	r2, r3
 8001c08:	dbf0      	blt.n	8001bec <_read+0x12>
  }

  return len;
 8001c0a:	687b      	ldr	r3, [r7, #4]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3718      	adds	r7, #24
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b086      	sub	sp, #24
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	60f8      	str	r0, [r7, #12]
 8001c1c:	60b9      	str	r1, [r7, #8]
 8001c1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c20:	2300      	movs	r3, #0
 8001c22:	617b      	str	r3, [r7, #20]
 8001c24:	e009      	b.n	8001c3a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	1c5a      	adds	r2, r3, #1
 8001c2a:	60ba      	str	r2, [r7, #8]
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	3301      	adds	r3, #1
 8001c38:	617b      	str	r3, [r7, #20]
 8001c3a:	697a      	ldr	r2, [r7, #20]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	dbf1      	blt.n	8001c26 <_write+0x12>
  }
  return len;
 8001c42:	687b      	ldr	r3, [r7, #4]
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3718      	adds	r7, #24
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}

08001c4c <_close>:

int _close(int file)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b083      	sub	sp, #12
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c54:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	370c      	adds	r7, #12
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c74:	605a      	str	r2, [r3, #4]
  return 0;
 8001c76:	2300      	movs	r3, #0
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <_isatty>:

int _isatty(int file)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c8c:	2301      	movs	r3, #1
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr

08001c9a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	b085      	sub	sp, #20
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	60f8      	str	r0, [r7, #12]
 8001ca2:	60b9      	str	r1, [r7, #8]
 8001ca4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ca6:	2300      	movs	r3, #0
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3714      	adds	r7, #20
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cbc:	4a14      	ldr	r2, [pc, #80]	@ (8001d10 <_sbrk+0x5c>)
 8001cbe:	4b15      	ldr	r3, [pc, #84]	@ (8001d14 <_sbrk+0x60>)
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cc8:	4b13      	ldr	r3, [pc, #76]	@ (8001d18 <_sbrk+0x64>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d102      	bne.n	8001cd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cd0:	4b11      	ldr	r3, [pc, #68]	@ (8001d18 <_sbrk+0x64>)
 8001cd2:	4a12      	ldr	r2, [pc, #72]	@ (8001d1c <_sbrk+0x68>)
 8001cd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cd6:	4b10      	ldr	r3, [pc, #64]	@ (8001d18 <_sbrk+0x64>)
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	4413      	add	r3, r2
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d207      	bcs.n	8001cf4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ce4:	f003 fd88 	bl	80057f8 <__errno>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	220c      	movs	r2, #12
 8001cec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cf2:	e009      	b.n	8001d08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cf4:	4b08      	ldr	r3, [pc, #32]	@ (8001d18 <_sbrk+0x64>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cfa:	4b07      	ldr	r3, [pc, #28]	@ (8001d18 <_sbrk+0x64>)
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4413      	add	r3, r2
 8001d02:	4a05      	ldr	r2, [pc, #20]	@ (8001d18 <_sbrk+0x64>)
 8001d04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d06:	68fb      	ldr	r3, [r7, #12]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	20020000 	.word	0x20020000
 8001d14:	00000400 	.word	0x00000400
 8001d18:	2000096c 	.word	0x2000096c
 8001d1c:	20000ac0 	.word	0x20000ac0

08001d20 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d24:	4b06      	ldr	r3, [pc, #24]	@ (8001d40 <SystemInit+0x20>)
 8001d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d2a:	4a05      	ldr	r2, [pc, #20]	@ (8001d40 <SystemInit+0x20>)
 8001d2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3c:	4770      	bx	lr
 8001d3e:	bf00      	nop
 8001d40:	e000ed00 	.word	0xe000ed00

08001d44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d7c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d48:	f7ff ffea 	bl	8001d20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d4c:	480c      	ldr	r0, [pc, #48]	@ (8001d80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d4e:	490d      	ldr	r1, [pc, #52]	@ (8001d84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d50:	4a0d      	ldr	r2, [pc, #52]	@ (8001d88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d54:	e002      	b.n	8001d5c <LoopCopyDataInit>

08001d56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d5a:	3304      	adds	r3, #4

08001d5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d60:	d3f9      	bcc.n	8001d56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d62:	4a0a      	ldr	r2, [pc, #40]	@ (8001d8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d64:	4c0a      	ldr	r4, [pc, #40]	@ (8001d90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d68:	e001      	b.n	8001d6e <LoopFillZerobss>

08001d6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d6c:	3204      	adds	r2, #4

08001d6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d70:	d3fb      	bcc.n	8001d6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d72:	f003 fd47 	bl	8005804 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d76:	f7ff fb77 	bl	8001468 <main>
  bx  lr    
 8001d7a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d84:	20000820 	.word	0x20000820
  ldr r2, =_sidata
 8001d88:	08008a5c 	.word	0x08008a5c
  ldr r2, =_sbss
 8001d8c:	20000820 	.word	0x20000820
  ldr r4, =_ebss
 8001d90:	20000ac0 	.word	0x20000ac0

08001d94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d94:	e7fe      	b.n	8001d94 <ADC_IRQHandler>
	...

08001d98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d9c:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd8 <HAL_Init+0x40>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd8 <HAL_Init+0x40>)
 8001da2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001da6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001da8:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd8 <HAL_Init+0x40>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd8 <HAL_Init+0x40>)
 8001dae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001db2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001db4:	4b08      	ldr	r3, [pc, #32]	@ (8001dd8 <HAL_Init+0x40>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a07      	ldr	r2, [pc, #28]	@ (8001dd8 <HAL_Init+0x40>)
 8001dba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dc0:	2003      	movs	r0, #3
 8001dc2:	f000 f94f 	bl	8002064 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dc6:	200f      	movs	r0, #15
 8001dc8:	f000 f808 	bl	8001ddc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dcc:	f7ff fdc8 	bl	8001960 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40023c00 	.word	0x40023c00

08001ddc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001de4:	4b12      	ldr	r3, [pc, #72]	@ (8001e30 <HAL_InitTick+0x54>)
 8001de6:	681a      	ldr	r2, [r3, #0]
 8001de8:	4b12      	ldr	r3, [pc, #72]	@ (8001e34 <HAL_InitTick+0x58>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	4619      	mov	r1, r3
 8001dee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001df2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001df6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f000 f967 	bl	80020ce <HAL_SYSTICK_Config>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d001      	beq.n	8001e0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e00e      	b.n	8001e28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2b0f      	cmp	r3, #15
 8001e0e:	d80a      	bhi.n	8001e26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e10:	2200      	movs	r2, #0
 8001e12:	6879      	ldr	r1, [r7, #4]
 8001e14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e18:	f000 f92f 	bl	800207a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e1c:	4a06      	ldr	r2, [pc, #24]	@ (8001e38 <HAL_InitTick+0x5c>)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e22:	2300      	movs	r3, #0
 8001e24:	e000      	b.n	8001e28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	2000064c 	.word	0x2000064c
 8001e34:	20000654 	.word	0x20000654
 8001e38:	20000650 	.word	0x20000650

08001e3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e40:	4b06      	ldr	r3, [pc, #24]	@ (8001e5c <HAL_IncTick+0x20>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	461a      	mov	r2, r3
 8001e46:	4b06      	ldr	r3, [pc, #24]	@ (8001e60 <HAL_IncTick+0x24>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	4413      	add	r3, r2
 8001e4c:	4a04      	ldr	r2, [pc, #16]	@ (8001e60 <HAL_IncTick+0x24>)
 8001e4e:	6013      	str	r3, [r2, #0]
}
 8001e50:	bf00      	nop
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	20000654 	.word	0x20000654
 8001e60:	20000970 	.word	0x20000970

08001e64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  return uwTick;
 8001e68:	4b03      	ldr	r3, [pc, #12]	@ (8001e78 <HAL_GetTick+0x14>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	20000970 	.word	0x20000970

08001e7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e84:	f7ff ffee 	bl	8001e64 <HAL_GetTick>
 8001e88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001e94:	d005      	beq.n	8001ea2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e96:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec0 <HAL_Delay+0x44>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ea2:	bf00      	nop
 8001ea4:	f7ff ffde 	bl	8001e64 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	68fa      	ldr	r2, [r7, #12]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d8f7      	bhi.n	8001ea4 <HAL_Delay+0x28>
  {
  }
}
 8001eb4:	bf00      	nop
 8001eb6:	bf00      	nop
 8001eb8:	3710      	adds	r7, #16
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20000654 	.word	0x20000654

08001ec4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f003 0307 	and.w	r3, r3, #7
 8001ed2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ed4:	4b0c      	ldr	r3, [pc, #48]	@ (8001f08 <__NVIC_SetPriorityGrouping+0x44>)
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eda:	68ba      	ldr	r2, [r7, #8]
 8001edc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001eec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ef0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ef4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ef6:	4a04      	ldr	r2, [pc, #16]	@ (8001f08 <__NVIC_SetPriorityGrouping+0x44>)
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	60d3      	str	r3, [r2, #12]
}
 8001efc:	bf00      	nop
 8001efe:	3714      	adds	r7, #20
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr
 8001f08:	e000ed00 	.word	0xe000ed00

08001f0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f10:	4b04      	ldr	r3, [pc, #16]	@ (8001f24 <__NVIC_GetPriorityGrouping+0x18>)
 8001f12:	68db      	ldr	r3, [r3, #12]
 8001f14:	0a1b      	lsrs	r3, r3, #8
 8001f16:	f003 0307 	and.w	r3, r3, #7
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr
 8001f24:	e000ed00 	.word	0xe000ed00

08001f28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	db0b      	blt.n	8001f52 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f3a:	79fb      	ldrb	r3, [r7, #7]
 8001f3c:	f003 021f 	and.w	r2, r3, #31
 8001f40:	4907      	ldr	r1, [pc, #28]	@ (8001f60 <__NVIC_EnableIRQ+0x38>)
 8001f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f46:	095b      	lsrs	r3, r3, #5
 8001f48:	2001      	movs	r0, #1
 8001f4a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f52:	bf00      	nop
 8001f54:	370c      	adds	r7, #12
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	e000e100 	.word	0xe000e100

08001f64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	6039      	str	r1, [r7, #0]
 8001f6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	db0a      	blt.n	8001f8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	b2da      	uxtb	r2, r3
 8001f7c:	490c      	ldr	r1, [pc, #48]	@ (8001fb0 <__NVIC_SetPriority+0x4c>)
 8001f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f82:	0112      	lsls	r2, r2, #4
 8001f84:	b2d2      	uxtb	r2, r2
 8001f86:	440b      	add	r3, r1
 8001f88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f8c:	e00a      	b.n	8001fa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	4908      	ldr	r1, [pc, #32]	@ (8001fb4 <__NVIC_SetPriority+0x50>)
 8001f94:	79fb      	ldrb	r3, [r7, #7]
 8001f96:	f003 030f 	and.w	r3, r3, #15
 8001f9a:	3b04      	subs	r3, #4
 8001f9c:	0112      	lsls	r2, r2, #4
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	440b      	add	r3, r1
 8001fa2:	761a      	strb	r2, [r3, #24]
}
 8001fa4:	bf00      	nop
 8001fa6:	370c      	adds	r7, #12
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr
 8001fb0:	e000e100 	.word	0xe000e100
 8001fb4:	e000ed00 	.word	0xe000ed00

08001fb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b089      	sub	sp, #36	@ 0x24
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	60f8      	str	r0, [r7, #12]
 8001fc0:	60b9      	str	r1, [r7, #8]
 8001fc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	f003 0307 	and.w	r3, r3, #7
 8001fca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fcc:	69fb      	ldr	r3, [r7, #28]
 8001fce:	f1c3 0307 	rsb	r3, r3, #7
 8001fd2:	2b04      	cmp	r3, #4
 8001fd4:	bf28      	it	cs
 8001fd6:	2304      	movcs	r3, #4
 8001fd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fda:	69fb      	ldr	r3, [r7, #28]
 8001fdc:	3304      	adds	r3, #4
 8001fde:	2b06      	cmp	r3, #6
 8001fe0:	d902      	bls.n	8001fe8 <NVIC_EncodePriority+0x30>
 8001fe2:	69fb      	ldr	r3, [r7, #28]
 8001fe4:	3b03      	subs	r3, #3
 8001fe6:	e000      	b.n	8001fea <NVIC_EncodePriority+0x32>
 8001fe8:	2300      	movs	r3, #0
 8001fea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff6:	43da      	mvns	r2, r3
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	401a      	ands	r2, r3
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002000:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	fa01 f303 	lsl.w	r3, r1, r3
 800200a:	43d9      	mvns	r1, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002010:	4313      	orrs	r3, r2
         );
}
 8002012:	4618      	mov	r0, r3
 8002014:	3724      	adds	r7, #36	@ 0x24
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
	...

08002020 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	3b01      	subs	r3, #1
 800202c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002030:	d301      	bcc.n	8002036 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002032:	2301      	movs	r3, #1
 8002034:	e00f      	b.n	8002056 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002036:	4a0a      	ldr	r2, [pc, #40]	@ (8002060 <SysTick_Config+0x40>)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	3b01      	subs	r3, #1
 800203c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800203e:	210f      	movs	r1, #15
 8002040:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002044:	f7ff ff8e 	bl	8001f64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002048:	4b05      	ldr	r3, [pc, #20]	@ (8002060 <SysTick_Config+0x40>)
 800204a:	2200      	movs	r2, #0
 800204c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800204e:	4b04      	ldr	r3, [pc, #16]	@ (8002060 <SysTick_Config+0x40>)
 8002050:	2207      	movs	r2, #7
 8002052:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3708      	adds	r7, #8
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	e000e010 	.word	0xe000e010

08002064 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b082      	sub	sp, #8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800206c:	6878      	ldr	r0, [r7, #4]
 800206e:	f7ff ff29 	bl	8001ec4 <__NVIC_SetPriorityGrouping>
}
 8002072:	bf00      	nop
 8002074:	3708      	adds	r7, #8
 8002076:	46bd      	mov	sp, r7
 8002078:	bd80      	pop	{r7, pc}

0800207a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800207a:	b580      	push	{r7, lr}
 800207c:	b086      	sub	sp, #24
 800207e:	af00      	add	r7, sp, #0
 8002080:	4603      	mov	r3, r0
 8002082:	60b9      	str	r1, [r7, #8]
 8002084:	607a      	str	r2, [r7, #4]
 8002086:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002088:	2300      	movs	r3, #0
 800208a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800208c:	f7ff ff3e 	bl	8001f0c <__NVIC_GetPriorityGrouping>
 8002090:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002092:	687a      	ldr	r2, [r7, #4]
 8002094:	68b9      	ldr	r1, [r7, #8]
 8002096:	6978      	ldr	r0, [r7, #20]
 8002098:	f7ff ff8e 	bl	8001fb8 <NVIC_EncodePriority>
 800209c:	4602      	mov	r2, r0
 800209e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020a2:	4611      	mov	r1, r2
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff ff5d 	bl	8001f64 <__NVIC_SetPriority>
}
 80020aa:	bf00      	nop
 80020ac:	3718      	adds	r7, #24
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b082      	sub	sp, #8
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	4603      	mov	r3, r0
 80020ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff ff31 	bl	8001f28 <__NVIC_EnableIRQ>
}
 80020c6:	bf00      	nop
 80020c8:	3708      	adds	r7, #8
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b082      	sub	sp, #8
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f7ff ffa2 	bl	8002020 <SysTick_Config>
 80020dc:	4603      	mov	r3, r0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
	...

080020e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b089      	sub	sp, #36	@ 0x24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020f2:	2300      	movs	r3, #0
 80020f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020f6:	2300      	movs	r3, #0
 80020f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020fa:	2300      	movs	r3, #0
 80020fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020fe:	2300      	movs	r3, #0
 8002100:	61fb      	str	r3, [r7, #28]
 8002102:	e159      	b.n	80023b8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002104:	2201      	movs	r2, #1
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	fa02 f303 	lsl.w	r3, r2, r3
 800210c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	697a      	ldr	r2, [r7, #20]
 8002114:	4013      	ands	r3, r2
 8002116:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002118:	693a      	ldr	r2, [r7, #16]
 800211a:	697b      	ldr	r3, [r7, #20]
 800211c:	429a      	cmp	r2, r3
 800211e:	f040 8148 	bne.w	80023b2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	f003 0303 	and.w	r3, r3, #3
 800212a:	2b01      	cmp	r3, #1
 800212c:	d005      	beq.n	800213a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002136:	2b02      	cmp	r3, #2
 8002138:	d130      	bne.n	800219c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	005b      	lsls	r3, r3, #1
 8002144:	2203      	movs	r2, #3
 8002146:	fa02 f303 	lsl.w	r3, r2, r3
 800214a:	43db      	mvns	r3, r3
 800214c:	69ba      	ldr	r2, [r7, #24]
 800214e:	4013      	ands	r3, r2
 8002150:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	68da      	ldr	r2, [r3, #12]
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	fa02 f303 	lsl.w	r3, r2, r3
 800215e:	69ba      	ldr	r2, [r7, #24]
 8002160:	4313      	orrs	r3, r2
 8002162:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	69ba      	ldr	r2, [r7, #24]
 8002168:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002170:	2201      	movs	r2, #1
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	43db      	mvns	r3, r3
 800217a:	69ba      	ldr	r2, [r7, #24]
 800217c:	4013      	ands	r3, r2
 800217e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	091b      	lsrs	r3, r3, #4
 8002186:	f003 0201 	and.w	r2, r3, #1
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	fa02 f303 	lsl.w	r3, r2, r3
 8002190:	69ba      	ldr	r2, [r7, #24]
 8002192:	4313      	orrs	r3, r2
 8002194:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 0303 	and.w	r3, r3, #3
 80021a4:	2b03      	cmp	r3, #3
 80021a6:	d017      	beq.n	80021d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	2203      	movs	r2, #3
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43db      	mvns	r3, r3
 80021ba:	69ba      	ldr	r2, [r7, #24]
 80021bc:	4013      	ands	r3, r2
 80021be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	689a      	ldr	r2, [r3, #8]
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	69ba      	ldr	r2, [r7, #24]
 80021d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f003 0303 	and.w	r3, r3, #3
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d123      	bne.n	800222c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021e4:	69fb      	ldr	r3, [r7, #28]
 80021e6:	08da      	lsrs	r2, r3, #3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	3208      	adds	r2, #8
 80021ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021f2:	69fb      	ldr	r3, [r7, #28]
 80021f4:	f003 0307 	and.w	r3, r3, #7
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	220f      	movs	r2, #15
 80021fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002200:	43db      	mvns	r3, r3
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	4013      	ands	r3, r2
 8002206:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	691a      	ldr	r2, [r3, #16]
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	f003 0307 	and.w	r3, r3, #7
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	fa02 f303 	lsl.w	r3, r2, r3
 8002218:	69ba      	ldr	r2, [r7, #24]
 800221a:	4313      	orrs	r3, r2
 800221c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	08da      	lsrs	r2, r3, #3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	3208      	adds	r2, #8
 8002226:	69b9      	ldr	r1, [r7, #24]
 8002228:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	005b      	lsls	r3, r3, #1
 8002236:	2203      	movs	r2, #3
 8002238:	fa02 f303 	lsl.w	r3, r2, r3
 800223c:	43db      	mvns	r3, r3
 800223e:	69ba      	ldr	r2, [r7, #24]
 8002240:	4013      	ands	r3, r2
 8002242:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f003 0203 	and.w	r2, r3, #3
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	005b      	lsls	r3, r3, #1
 8002250:	fa02 f303 	lsl.w	r3, r2, r3
 8002254:	69ba      	ldr	r2, [r7, #24]
 8002256:	4313      	orrs	r3, r2
 8002258:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	69ba      	ldr	r2, [r7, #24]
 800225e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002268:	2b00      	cmp	r3, #0
 800226a:	f000 80a2 	beq.w	80023b2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	60fb      	str	r3, [r7, #12]
 8002272:	4b57      	ldr	r3, [pc, #348]	@ (80023d0 <HAL_GPIO_Init+0x2e8>)
 8002274:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002276:	4a56      	ldr	r2, [pc, #344]	@ (80023d0 <HAL_GPIO_Init+0x2e8>)
 8002278:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800227c:	6453      	str	r3, [r2, #68]	@ 0x44
 800227e:	4b54      	ldr	r3, [pc, #336]	@ (80023d0 <HAL_GPIO_Init+0x2e8>)
 8002280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002282:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002286:	60fb      	str	r3, [r7, #12]
 8002288:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800228a:	4a52      	ldr	r2, [pc, #328]	@ (80023d4 <HAL_GPIO_Init+0x2ec>)
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	089b      	lsrs	r3, r3, #2
 8002290:	3302      	adds	r3, #2
 8002292:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002296:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	f003 0303 	and.w	r3, r3, #3
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	220f      	movs	r2, #15
 80022a2:	fa02 f303 	lsl.w	r3, r2, r3
 80022a6:	43db      	mvns	r3, r3
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	4013      	ands	r3, r2
 80022ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	4a49      	ldr	r2, [pc, #292]	@ (80023d8 <HAL_GPIO_Init+0x2f0>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d019      	beq.n	80022ea <HAL_GPIO_Init+0x202>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	4a48      	ldr	r2, [pc, #288]	@ (80023dc <HAL_GPIO_Init+0x2f4>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d013      	beq.n	80022e6 <HAL_GPIO_Init+0x1fe>
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	4a47      	ldr	r2, [pc, #284]	@ (80023e0 <HAL_GPIO_Init+0x2f8>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d00d      	beq.n	80022e2 <HAL_GPIO_Init+0x1fa>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	4a46      	ldr	r2, [pc, #280]	@ (80023e4 <HAL_GPIO_Init+0x2fc>)
 80022ca:	4293      	cmp	r3, r2
 80022cc:	d007      	beq.n	80022de <HAL_GPIO_Init+0x1f6>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a45      	ldr	r2, [pc, #276]	@ (80023e8 <HAL_GPIO_Init+0x300>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d101      	bne.n	80022da <HAL_GPIO_Init+0x1f2>
 80022d6:	2304      	movs	r3, #4
 80022d8:	e008      	b.n	80022ec <HAL_GPIO_Init+0x204>
 80022da:	2307      	movs	r3, #7
 80022dc:	e006      	b.n	80022ec <HAL_GPIO_Init+0x204>
 80022de:	2303      	movs	r3, #3
 80022e0:	e004      	b.n	80022ec <HAL_GPIO_Init+0x204>
 80022e2:	2302      	movs	r3, #2
 80022e4:	e002      	b.n	80022ec <HAL_GPIO_Init+0x204>
 80022e6:	2301      	movs	r3, #1
 80022e8:	e000      	b.n	80022ec <HAL_GPIO_Init+0x204>
 80022ea:	2300      	movs	r3, #0
 80022ec:	69fa      	ldr	r2, [r7, #28]
 80022ee:	f002 0203 	and.w	r2, r2, #3
 80022f2:	0092      	lsls	r2, r2, #2
 80022f4:	4093      	lsls	r3, r2
 80022f6:	69ba      	ldr	r2, [r7, #24]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022fc:	4935      	ldr	r1, [pc, #212]	@ (80023d4 <HAL_GPIO_Init+0x2ec>)
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	089b      	lsrs	r3, r3, #2
 8002302:	3302      	adds	r3, #2
 8002304:	69ba      	ldr	r2, [r7, #24]
 8002306:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800230a:	4b38      	ldr	r3, [pc, #224]	@ (80023ec <HAL_GPIO_Init+0x304>)
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	43db      	mvns	r3, r3
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4013      	ands	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d003      	beq.n	800232e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002326:	69ba      	ldr	r2, [r7, #24]
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	4313      	orrs	r3, r2
 800232c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800232e:	4a2f      	ldr	r2, [pc, #188]	@ (80023ec <HAL_GPIO_Init+0x304>)
 8002330:	69bb      	ldr	r3, [r7, #24]
 8002332:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002334:	4b2d      	ldr	r3, [pc, #180]	@ (80023ec <HAL_GPIO_Init+0x304>)
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	43db      	mvns	r3, r3
 800233e:	69ba      	ldr	r2, [r7, #24]
 8002340:	4013      	ands	r3, r2
 8002342:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d003      	beq.n	8002358 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	693b      	ldr	r3, [r7, #16]
 8002354:	4313      	orrs	r3, r2
 8002356:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002358:	4a24      	ldr	r2, [pc, #144]	@ (80023ec <HAL_GPIO_Init+0x304>)
 800235a:	69bb      	ldr	r3, [r7, #24]
 800235c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800235e:	4b23      	ldr	r3, [pc, #140]	@ (80023ec <HAL_GPIO_Init+0x304>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	43db      	mvns	r3, r3
 8002368:	69ba      	ldr	r2, [r7, #24]
 800236a:	4013      	ands	r3, r2
 800236c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002376:	2b00      	cmp	r3, #0
 8002378:	d003      	beq.n	8002382 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800237a:	69ba      	ldr	r2, [r7, #24]
 800237c:	693b      	ldr	r3, [r7, #16]
 800237e:	4313      	orrs	r3, r2
 8002380:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002382:	4a1a      	ldr	r2, [pc, #104]	@ (80023ec <HAL_GPIO_Init+0x304>)
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002388:	4b18      	ldr	r3, [pc, #96]	@ (80023ec <HAL_GPIO_Init+0x304>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	43db      	mvns	r3, r3
 8002392:	69ba      	ldr	r2, [r7, #24]
 8002394:	4013      	ands	r3, r2
 8002396:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d003      	beq.n	80023ac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80023a4:	69ba      	ldr	r2, [r7, #24]
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80023ac:	4a0f      	ldr	r2, [pc, #60]	@ (80023ec <HAL_GPIO_Init+0x304>)
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	3301      	adds	r3, #1
 80023b6:	61fb      	str	r3, [r7, #28]
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	2b0f      	cmp	r3, #15
 80023bc:	f67f aea2 	bls.w	8002104 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023c0:	bf00      	nop
 80023c2:	bf00      	nop
 80023c4:	3724      	adds	r7, #36	@ 0x24
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
 80023ce:	bf00      	nop
 80023d0:	40023800 	.word	0x40023800
 80023d4:	40013800 	.word	0x40013800
 80023d8:	40020000 	.word	0x40020000
 80023dc:	40020400 	.word	0x40020400
 80023e0:	40020800 	.word	0x40020800
 80023e4:	40020c00 	.word	0x40020c00
 80023e8:	40021000 	.word	0x40021000
 80023ec:	40013c00 	.word	0x40013c00

080023f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	460b      	mov	r3, r1
 80023fa:	807b      	strh	r3, [r7, #2]
 80023fc:	4613      	mov	r3, r2
 80023fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002400:	787b      	ldrb	r3, [r7, #1]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d003      	beq.n	800240e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002406:	887a      	ldrh	r2, [r7, #2]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800240c:	e003      	b.n	8002416 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800240e:	887b      	ldrh	r3, [r7, #2]
 8002410:	041a      	lsls	r2, r3, #16
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	619a      	str	r2, [r3, #24]
}
 8002416:	bf00      	nop
 8002418:	370c      	adds	r7, #12
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
	...

08002424 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d101      	bne.n	8002436 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
 8002434:	e12b      	b.n	800268e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800243c:	b2db      	uxtb	r3, r3
 800243e:	2b00      	cmp	r3, #0
 8002440:	d106      	bne.n	8002450 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f7ff fab0 	bl	80019b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2224      	movs	r2, #36	@ 0x24
 8002454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f022 0201 	bic.w	r2, r2, #1
 8002466:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002476:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002486:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002488:	f001 fd4e 	bl	8003f28 <HAL_RCC_GetPCLK1Freq>
 800248c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	4a81      	ldr	r2, [pc, #516]	@ (8002698 <HAL_I2C_Init+0x274>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d807      	bhi.n	80024a8 <HAL_I2C_Init+0x84>
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	4a80      	ldr	r2, [pc, #512]	@ (800269c <HAL_I2C_Init+0x278>)
 800249c:	4293      	cmp	r3, r2
 800249e:	bf94      	ite	ls
 80024a0:	2301      	movls	r3, #1
 80024a2:	2300      	movhi	r3, #0
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	e006      	b.n	80024b6 <HAL_I2C_Init+0x92>
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	4a7d      	ldr	r2, [pc, #500]	@ (80026a0 <HAL_I2C_Init+0x27c>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	bf94      	ite	ls
 80024b0:	2301      	movls	r3, #1
 80024b2:	2300      	movhi	r3, #0
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e0e7      	b.n	800268e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	4a78      	ldr	r2, [pc, #480]	@ (80026a4 <HAL_I2C_Init+0x280>)
 80024c2:	fba2 2303 	umull	r2, r3, r2, r3
 80024c6:	0c9b      	lsrs	r3, r3, #18
 80024c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	68ba      	ldr	r2, [r7, #8]
 80024da:	430a      	orrs	r2, r1
 80024dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	6a1b      	ldr	r3, [r3, #32]
 80024e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	4a6a      	ldr	r2, [pc, #424]	@ (8002698 <HAL_I2C_Init+0x274>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d802      	bhi.n	80024f8 <HAL_I2C_Init+0xd4>
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	3301      	adds	r3, #1
 80024f6:	e009      	b.n	800250c <HAL_I2C_Init+0xe8>
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80024fe:	fb02 f303 	mul.w	r3, r2, r3
 8002502:	4a69      	ldr	r2, [pc, #420]	@ (80026a8 <HAL_I2C_Init+0x284>)
 8002504:	fba2 2303 	umull	r2, r3, r2, r3
 8002508:	099b      	lsrs	r3, r3, #6
 800250a:	3301      	adds	r3, #1
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	6812      	ldr	r2, [r2, #0]
 8002510:	430b      	orrs	r3, r1
 8002512:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	69db      	ldr	r3, [r3, #28]
 800251a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800251e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	495c      	ldr	r1, [pc, #368]	@ (8002698 <HAL_I2C_Init+0x274>)
 8002528:	428b      	cmp	r3, r1
 800252a:	d819      	bhi.n	8002560 <HAL_I2C_Init+0x13c>
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	1e59      	subs	r1, r3, #1
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	005b      	lsls	r3, r3, #1
 8002536:	fbb1 f3f3 	udiv	r3, r1, r3
 800253a:	1c59      	adds	r1, r3, #1
 800253c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002540:	400b      	ands	r3, r1
 8002542:	2b00      	cmp	r3, #0
 8002544:	d00a      	beq.n	800255c <HAL_I2C_Init+0x138>
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	1e59      	subs	r1, r3, #1
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	fbb1 f3f3 	udiv	r3, r1, r3
 8002554:	3301      	adds	r3, #1
 8002556:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800255a:	e051      	b.n	8002600 <HAL_I2C_Init+0x1dc>
 800255c:	2304      	movs	r3, #4
 800255e:	e04f      	b.n	8002600 <HAL_I2C_Init+0x1dc>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d111      	bne.n	800258c <HAL_I2C_Init+0x168>
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	1e58      	subs	r0, r3, #1
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6859      	ldr	r1, [r3, #4]
 8002570:	460b      	mov	r3, r1
 8002572:	005b      	lsls	r3, r3, #1
 8002574:	440b      	add	r3, r1
 8002576:	fbb0 f3f3 	udiv	r3, r0, r3
 800257a:	3301      	adds	r3, #1
 800257c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002580:	2b00      	cmp	r3, #0
 8002582:	bf0c      	ite	eq
 8002584:	2301      	moveq	r3, #1
 8002586:	2300      	movne	r3, #0
 8002588:	b2db      	uxtb	r3, r3
 800258a:	e012      	b.n	80025b2 <HAL_I2C_Init+0x18e>
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	1e58      	subs	r0, r3, #1
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6859      	ldr	r1, [r3, #4]
 8002594:	460b      	mov	r3, r1
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	440b      	add	r3, r1
 800259a:	0099      	lsls	r1, r3, #2
 800259c:	440b      	add	r3, r1
 800259e:	fbb0 f3f3 	udiv	r3, r0, r3
 80025a2:	3301      	adds	r3, #1
 80025a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	bf0c      	ite	eq
 80025ac:	2301      	moveq	r3, #1
 80025ae:	2300      	movne	r3, #0
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d001      	beq.n	80025ba <HAL_I2C_Init+0x196>
 80025b6:	2301      	movs	r3, #1
 80025b8:	e022      	b.n	8002600 <HAL_I2C_Init+0x1dc>
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d10e      	bne.n	80025e0 <HAL_I2C_Init+0x1bc>
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	1e58      	subs	r0, r3, #1
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	6859      	ldr	r1, [r3, #4]
 80025ca:	460b      	mov	r3, r1
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	440b      	add	r3, r1
 80025d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80025d4:	3301      	adds	r3, #1
 80025d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025de:	e00f      	b.n	8002600 <HAL_I2C_Init+0x1dc>
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	1e58      	subs	r0, r3, #1
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6859      	ldr	r1, [r3, #4]
 80025e8:	460b      	mov	r3, r1
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	440b      	add	r3, r1
 80025ee:	0099      	lsls	r1, r3, #2
 80025f0:	440b      	add	r3, r1
 80025f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80025f6:	3301      	adds	r3, #1
 80025f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025fc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002600:	6879      	ldr	r1, [r7, #4]
 8002602:	6809      	ldr	r1, [r1, #0]
 8002604:	4313      	orrs	r3, r2
 8002606:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	69da      	ldr	r2, [r3, #28]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a1b      	ldr	r3, [r3, #32]
 800261a:	431a      	orrs	r2, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	430a      	orrs	r2, r1
 8002622:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800262e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002632:	687a      	ldr	r2, [r7, #4]
 8002634:	6911      	ldr	r1, [r2, #16]
 8002636:	687a      	ldr	r2, [r7, #4]
 8002638:	68d2      	ldr	r2, [r2, #12]
 800263a:	4311      	orrs	r1, r2
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	6812      	ldr	r2, [r2, #0]
 8002640:	430b      	orrs	r3, r1
 8002642:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	68db      	ldr	r3, [r3, #12]
 800264a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	695a      	ldr	r2, [r3, #20]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	699b      	ldr	r3, [r3, #24]
 8002656:	431a      	orrs	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	430a      	orrs	r2, r1
 800265e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f042 0201 	orr.w	r2, r2, #1
 800266e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2220      	movs	r2, #32
 800267a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800268c:	2300      	movs	r3, #0
}
 800268e:	4618      	mov	r0, r3
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	000186a0 	.word	0x000186a0
 800269c:	001e847f 	.word	0x001e847f
 80026a0:	003d08ff 	.word	0x003d08ff
 80026a4:	431bde83 	.word	0x431bde83
 80026a8:	10624dd3 	.word	0x10624dd3

080026ac <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b088      	sub	sp, #32
 80026b0:	af02      	add	r7, sp, #8
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	4608      	mov	r0, r1
 80026b6:	4611      	mov	r1, r2
 80026b8:	461a      	mov	r2, r3
 80026ba:	4603      	mov	r3, r0
 80026bc:	817b      	strh	r3, [r7, #10]
 80026be:	460b      	mov	r3, r1
 80026c0:	813b      	strh	r3, [r7, #8]
 80026c2:	4613      	mov	r3, r2
 80026c4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80026c6:	f7ff fbcd 	bl	8001e64 <HAL_GetTick>
 80026ca:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026d2:	b2db      	uxtb	r3, r3
 80026d4:	2b20      	cmp	r3, #32
 80026d6:	f040 80d9 	bne.w	800288c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	9300      	str	r3, [sp, #0]
 80026de:	2319      	movs	r3, #25
 80026e0:	2201      	movs	r2, #1
 80026e2:	496d      	ldr	r1, [pc, #436]	@ (8002898 <HAL_I2C_Mem_Write+0x1ec>)
 80026e4:	68f8      	ldr	r0, [r7, #12]
 80026e6:	f000 fdb9 	bl	800325c <I2C_WaitOnFlagUntilTimeout>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80026f0:	2302      	movs	r3, #2
 80026f2:	e0cc      	b.n	800288e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d101      	bne.n	8002702 <HAL_I2C_Mem_Write+0x56>
 80026fe:	2302      	movs	r3, #2
 8002700:	e0c5      	b.n	800288e <HAL_I2C_Mem_Write+0x1e2>
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2201      	movs	r2, #1
 8002706:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 0301 	and.w	r3, r3, #1
 8002714:	2b01      	cmp	r3, #1
 8002716:	d007      	beq.n	8002728 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f042 0201 	orr.w	r2, r2, #1
 8002726:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002736:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	2221      	movs	r2, #33	@ 0x21
 800273c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2240      	movs	r2, #64	@ 0x40
 8002744:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2200      	movs	r2, #0
 800274c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	6a3a      	ldr	r2, [r7, #32]
 8002752:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002758:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800275e:	b29a      	uxth	r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	4a4d      	ldr	r2, [pc, #308]	@ (800289c <HAL_I2C_Mem_Write+0x1f0>)
 8002768:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800276a:	88f8      	ldrh	r0, [r7, #6]
 800276c:	893a      	ldrh	r2, [r7, #8]
 800276e:	8979      	ldrh	r1, [r7, #10]
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	9301      	str	r3, [sp, #4]
 8002774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002776:	9300      	str	r3, [sp, #0]
 8002778:	4603      	mov	r3, r0
 800277a:	68f8      	ldr	r0, [r7, #12]
 800277c:	f000 fbf0 	bl	8002f60 <I2C_RequestMemoryWrite>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d052      	beq.n	800282c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e081      	b.n	800288e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800278a:	697a      	ldr	r2, [r7, #20]
 800278c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800278e:	68f8      	ldr	r0, [r7, #12]
 8002790:	f000 fe7e 	bl	8003490 <I2C_WaitOnTXEFlagUntilTimeout>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d00d      	beq.n	80027b6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279e:	2b04      	cmp	r3, #4
 80027a0:	d107      	bne.n	80027b2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e06b      	b.n	800288e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ba:	781a      	ldrb	r2, [r3, #0]
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027c6:	1c5a      	adds	r2, r3, #1
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027d0:	3b01      	subs	r3, #1
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027dc:	b29b      	uxth	r3, r3
 80027de:	3b01      	subs	r3, #1
 80027e0:	b29a      	uxth	r2, r3
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	695b      	ldr	r3, [r3, #20]
 80027ec:	f003 0304 	and.w	r3, r3, #4
 80027f0:	2b04      	cmp	r3, #4
 80027f2:	d11b      	bne.n	800282c <HAL_I2C_Mem_Write+0x180>
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d017      	beq.n	800282c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002800:	781a      	ldrb	r2, [r3, #0]
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280c:	1c5a      	adds	r2, r3, #1
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002816:	3b01      	subs	r3, #1
 8002818:	b29a      	uxth	r2, r3
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002822:	b29b      	uxth	r3, r3
 8002824:	3b01      	subs	r3, #1
 8002826:	b29a      	uxth	r2, r3
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002830:	2b00      	cmp	r3, #0
 8002832:	d1aa      	bne.n	800278a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002834:	697a      	ldr	r2, [r7, #20]
 8002836:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002838:	68f8      	ldr	r0, [r7, #12]
 800283a:	f000 fe71 	bl	8003520 <I2C_WaitOnBTFFlagUntilTimeout>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d00d      	beq.n	8002860 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002848:	2b04      	cmp	r3, #4
 800284a:	d107      	bne.n	800285c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800285a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e016      	b.n	800288e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	681a      	ldr	r2, [r3, #0]
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800286e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2220      	movs	r2, #32
 8002874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2200      	movs	r2, #0
 8002884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002888:	2300      	movs	r3, #0
 800288a:	e000      	b.n	800288e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800288c:	2302      	movs	r3, #2
  }
}
 800288e:	4618      	mov	r0, r3
 8002890:	3718      	adds	r7, #24
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	00100002 	.word	0x00100002
 800289c:	ffff0000 	.word	0xffff0000

080028a0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b08c      	sub	sp, #48	@ 0x30
 80028a4:	af02      	add	r7, sp, #8
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	4608      	mov	r0, r1
 80028aa:	4611      	mov	r1, r2
 80028ac:	461a      	mov	r2, r3
 80028ae:	4603      	mov	r3, r0
 80028b0:	817b      	strh	r3, [r7, #10]
 80028b2:	460b      	mov	r3, r1
 80028b4:	813b      	strh	r3, [r7, #8]
 80028b6:	4613      	mov	r3, r2
 80028b8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028ba:	f7ff fad3 	bl	8001e64 <HAL_GetTick>
 80028be:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	2b20      	cmp	r3, #32
 80028ca:	f040 8214 	bne.w	8002cf6 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d0:	9300      	str	r3, [sp, #0]
 80028d2:	2319      	movs	r3, #25
 80028d4:	2201      	movs	r2, #1
 80028d6:	497b      	ldr	r1, [pc, #492]	@ (8002ac4 <HAL_I2C_Mem_Read+0x224>)
 80028d8:	68f8      	ldr	r0, [r7, #12]
 80028da:	f000 fcbf 	bl	800325c <I2C_WaitOnFlagUntilTimeout>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d001      	beq.n	80028e8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80028e4:	2302      	movs	r3, #2
 80028e6:	e207      	b.n	8002cf8 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d101      	bne.n	80028f6 <HAL_I2C_Mem_Read+0x56>
 80028f2:	2302      	movs	r3, #2
 80028f4:	e200      	b.n	8002cf8 <HAL_I2C_Mem_Read+0x458>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2201      	movs	r2, #1
 80028fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	2b01      	cmp	r3, #1
 800290a:	d007      	beq.n	800291c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f042 0201 	orr.w	r2, r2, #1
 800291a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800292a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2222      	movs	r2, #34	@ 0x22
 8002930:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2240      	movs	r2, #64	@ 0x40
 8002938:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2200      	movs	r2, #0
 8002940:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002946:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800294c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002952:	b29a      	uxth	r2, r3
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	4a5b      	ldr	r2, [pc, #364]	@ (8002ac8 <HAL_I2C_Mem_Read+0x228>)
 800295c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800295e:	88f8      	ldrh	r0, [r7, #6]
 8002960:	893a      	ldrh	r2, [r7, #8]
 8002962:	8979      	ldrh	r1, [r7, #10]
 8002964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002966:	9301      	str	r3, [sp, #4]
 8002968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800296a:	9300      	str	r3, [sp, #0]
 800296c:	4603      	mov	r3, r0
 800296e:	68f8      	ldr	r0, [r7, #12]
 8002970:	f000 fb8c 	bl	800308c <I2C_RequestMemoryRead>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e1bc      	b.n	8002cf8 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002982:	2b00      	cmp	r3, #0
 8002984:	d113      	bne.n	80029ae <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002986:	2300      	movs	r3, #0
 8002988:	623b      	str	r3, [r7, #32]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	695b      	ldr	r3, [r3, #20]
 8002990:	623b      	str	r3, [r7, #32]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	699b      	ldr	r3, [r3, #24]
 8002998:	623b      	str	r3, [r7, #32]
 800299a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029aa:	601a      	str	r2, [r3, #0]
 80029ac:	e190      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d11b      	bne.n	80029ee <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029c6:	2300      	movs	r3, #0
 80029c8:	61fb      	str	r3, [r7, #28]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	695b      	ldr	r3, [r3, #20]
 80029d0:	61fb      	str	r3, [r7, #28]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	61fb      	str	r3, [r7, #28]
 80029da:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	681a      	ldr	r2, [r3, #0]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029ea:	601a      	str	r2, [r3, #0]
 80029ec:	e170      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d11b      	bne.n	8002a2e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a04:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a16:	2300      	movs	r3, #0
 8002a18:	61bb      	str	r3, [r7, #24]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	695b      	ldr	r3, [r3, #20]
 8002a20:	61bb      	str	r3, [r7, #24]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	61bb      	str	r3, [r7, #24]
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	e150      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a2e:	2300      	movs	r3, #0
 8002a30:	617b      	str	r3, [r7, #20]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	695b      	ldr	r3, [r3, #20]
 8002a38:	617b      	str	r3, [r7, #20]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	699b      	ldr	r3, [r3, #24]
 8002a40:	617b      	str	r3, [r7, #20]
 8002a42:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002a44:	e144      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a4a:	2b03      	cmp	r3, #3
 8002a4c:	f200 80f1 	bhi.w	8002c32 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d123      	bne.n	8002aa0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a5a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002a5c:	68f8      	ldr	r0, [r7, #12]
 8002a5e:	f000 fda7 	bl	80035b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d001      	beq.n	8002a6c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	e145      	b.n	8002cf8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	691a      	ldr	r2, [r3, #16]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a76:	b2d2      	uxtb	r2, r2
 8002a78:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7e:	1c5a      	adds	r2, r3, #1
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a88:	3b01      	subs	r3, #1
 8002a8a:	b29a      	uxth	r2, r3
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	3b01      	subs	r3, #1
 8002a98:	b29a      	uxth	r2, r3
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002a9e:	e117      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d14e      	bne.n	8002b46 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aaa:	9300      	str	r3, [sp, #0]
 8002aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002aae:	2200      	movs	r2, #0
 8002ab0:	4906      	ldr	r1, [pc, #24]	@ (8002acc <HAL_I2C_Mem_Read+0x22c>)
 8002ab2:	68f8      	ldr	r0, [r7, #12]
 8002ab4:	f000 fbd2 	bl	800325c <I2C_WaitOnFlagUntilTimeout>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d008      	beq.n	8002ad0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e11a      	b.n	8002cf8 <HAL_I2C_Mem_Read+0x458>
 8002ac2:	bf00      	nop
 8002ac4:	00100002 	.word	0x00100002
 8002ac8:	ffff0000 	.word	0xffff0000
 8002acc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ade:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	691a      	ldr	r2, [r3, #16]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aea:	b2d2      	uxtb	r2, r2
 8002aec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af2:	1c5a      	adds	r2, r3, #1
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002afc:	3b01      	subs	r3, #1
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	b29a      	uxth	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	691a      	ldr	r2, [r3, #16]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b1c:	b2d2      	uxtb	r2, r2
 8002b1e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b24:	1c5a      	adds	r2, r3, #1
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b2e:	3b01      	subs	r3, #1
 8002b30:	b29a      	uxth	r2, r3
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	b29a      	uxth	r2, r3
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002b44:	e0c4      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b48:	9300      	str	r3, [sp, #0]
 8002b4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	496c      	ldr	r1, [pc, #432]	@ (8002d00 <HAL_I2C_Mem_Read+0x460>)
 8002b50:	68f8      	ldr	r0, [r7, #12]
 8002b52:	f000 fb83 	bl	800325c <I2C_WaitOnFlagUntilTimeout>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e0cb      	b.n	8002cf8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b6e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	691a      	ldr	r2, [r3, #16]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7a:	b2d2      	uxtb	r2, r2
 8002b7c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b82:	1c5a      	adds	r2, r3, #1
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b8c:	3b01      	subs	r3, #1
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b98:	b29b      	uxth	r3, r3
 8002b9a:	3b01      	subs	r3, #1
 8002b9c:	b29a      	uxth	r2, r3
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba4:	9300      	str	r3, [sp, #0]
 8002ba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ba8:	2200      	movs	r2, #0
 8002baa:	4955      	ldr	r1, [pc, #340]	@ (8002d00 <HAL_I2C_Mem_Read+0x460>)
 8002bac:	68f8      	ldr	r0, [r7, #12]
 8002bae:	f000 fb55 	bl	800325c <I2C_WaitOnFlagUntilTimeout>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d001      	beq.n	8002bbc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e09d      	b.n	8002cf8 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	691a      	ldr	r2, [r3, #16]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd6:	b2d2      	uxtb	r2, r2
 8002bd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bde:	1c5a      	adds	r2, r3, #1
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002be8:	3b01      	subs	r3, #1
 8002bea:	b29a      	uxth	r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	b29a      	uxth	r2, r3
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	691a      	ldr	r2, [r3, #16]
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c08:	b2d2      	uxtb	r2, r2
 8002c0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c10:	1c5a      	adds	r2, r3, #1
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c1a:	3b01      	subs	r3, #1
 8002c1c:	b29a      	uxth	r2, r3
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c26:	b29b      	uxth	r3, r3
 8002c28:	3b01      	subs	r3, #1
 8002c2a:	b29a      	uxth	r2, r3
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002c30:	e04e      	b.n	8002cd0 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c34:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002c36:	68f8      	ldr	r0, [r7, #12]
 8002c38:	f000 fcba 	bl	80035b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e058      	b.n	8002cf8 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	691a      	ldr	r2, [r3, #16]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c50:	b2d2      	uxtb	r2, r2
 8002c52:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c58:	1c5a      	adds	r2, r3, #1
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c62:	3b01      	subs	r3, #1
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	3b01      	subs	r3, #1
 8002c72:	b29a      	uxth	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	f003 0304 	and.w	r3, r3, #4
 8002c82:	2b04      	cmp	r3, #4
 8002c84:	d124      	bne.n	8002cd0 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c8a:	2b03      	cmp	r3, #3
 8002c8c:	d107      	bne.n	8002c9e <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c9c:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	691a      	ldr	r2, [r3, #16]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ca8:	b2d2      	uxtb	r2, r2
 8002caa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb0:	1c5a      	adds	r2, r3, #1
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cc6:	b29b      	uxth	r3, r3
 8002cc8:	3b01      	subs	r3, #1
 8002cca:	b29a      	uxth	r2, r3
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	f47f aeb6 	bne.w	8002a46 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2220      	movs	r2, #32
 8002cde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2200      	movs	r2, #0
 8002cee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	e000      	b.n	8002cf8 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002cf6:	2302      	movs	r3, #2
  }
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	3728      	adds	r7, #40	@ 0x28
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd80      	pop	{r7, pc}
 8002d00:	00010004 	.word	0x00010004

08002d04 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b08a      	sub	sp, #40	@ 0x28
 8002d08:	af02      	add	r7, sp, #8
 8002d0a:	60f8      	str	r0, [r7, #12]
 8002d0c:	607a      	str	r2, [r7, #4]
 8002d0e:	603b      	str	r3, [r7, #0]
 8002d10:	460b      	mov	r3, r1
 8002d12:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002d14:	f7ff f8a6 	bl	8001e64 <HAL_GetTick>
 8002d18:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	2b20      	cmp	r3, #32
 8002d28:	f040 8111 	bne.w	8002f4e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	9300      	str	r3, [sp, #0]
 8002d30:	2319      	movs	r3, #25
 8002d32:	2201      	movs	r2, #1
 8002d34:	4988      	ldr	r1, [pc, #544]	@ (8002f58 <HAL_I2C_IsDeviceReady+0x254>)
 8002d36:	68f8      	ldr	r0, [r7, #12]
 8002d38:	f000 fa90 	bl	800325c <I2C_WaitOnFlagUntilTimeout>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002d42:	2302      	movs	r3, #2
 8002d44:	e104      	b.n	8002f50 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d101      	bne.n	8002d54 <HAL_I2C_IsDeviceReady+0x50>
 8002d50:	2302      	movs	r3, #2
 8002d52:	e0fd      	b.n	8002f50 <HAL_I2C_IsDeviceReady+0x24c>
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0301 	and.w	r3, r3, #1
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d007      	beq.n	8002d7a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f042 0201 	orr.w	r2, r2, #1
 8002d78:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d88:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2224      	movs	r2, #36	@ 0x24
 8002d8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2200      	movs	r2, #0
 8002d96:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	4a70      	ldr	r2, [pc, #448]	@ (8002f5c <HAL_I2C_IsDeviceReady+0x258>)
 8002d9c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681a      	ldr	r2, [r3, #0]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002dac:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002dae:	69fb      	ldr	r3, [r7, #28]
 8002db0:	9300      	str	r3, [sp, #0]
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	2200      	movs	r2, #0
 8002db6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002dba:	68f8      	ldr	r0, [r7, #12]
 8002dbc:	f000 fa4e 	bl	800325c <I2C_WaitOnFlagUntilTimeout>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d00d      	beq.n	8002de2 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dd4:	d103      	bne.n	8002dde <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ddc:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e0b6      	b.n	8002f50 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002de2:	897b      	ldrh	r3, [r7, #10]
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	461a      	mov	r2, r3
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002df0:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002df2:	f7ff f837 	bl	8001e64 <HAL_GetTick>
 8002df6:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	f003 0302 	and.w	r3, r3, #2
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	bf0c      	ite	eq
 8002e06:	2301      	moveq	r3, #1
 8002e08:	2300      	movne	r3, #0
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	695b      	ldr	r3, [r3, #20]
 8002e14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e1c:	bf0c      	ite	eq
 8002e1e:	2301      	moveq	r3, #1
 8002e20:	2300      	movne	r3, #0
 8002e22:	b2db      	uxtb	r3, r3
 8002e24:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002e26:	e025      	b.n	8002e74 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002e28:	f7ff f81c 	bl	8001e64 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d302      	bcc.n	8002e3e <HAL_I2C_IsDeviceReady+0x13a>
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d103      	bne.n	8002e46 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	22a0      	movs	r2, #160	@ 0xa0
 8002e42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	695b      	ldr	r3, [r3, #20]
 8002e4c:	f003 0302 	and.w	r3, r3, #2
 8002e50:	2b02      	cmp	r3, #2
 8002e52:	bf0c      	ite	eq
 8002e54:	2301      	moveq	r3, #1
 8002e56:	2300      	movne	r3, #0
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	695b      	ldr	r3, [r3, #20]
 8002e62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e6a:	bf0c      	ite	eq
 8002e6c:	2301      	moveq	r3, #1
 8002e6e:	2300      	movne	r3, #0
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	2ba0      	cmp	r3, #160	@ 0xa0
 8002e7e:	d005      	beq.n	8002e8c <HAL_I2C_IsDeviceReady+0x188>
 8002e80:	7dfb      	ldrb	r3, [r7, #23]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d102      	bne.n	8002e8c <HAL_I2C_IsDeviceReady+0x188>
 8002e86:	7dbb      	ldrb	r3, [r7, #22]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d0cd      	beq.n	8002e28 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2220      	movs	r2, #32
 8002e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	695b      	ldr	r3, [r3, #20]
 8002e9a:	f003 0302 	and.w	r3, r3, #2
 8002e9e:	2b02      	cmp	r3, #2
 8002ea0:	d129      	bne.n	8002ef6 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eb0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	613b      	str	r3, [r7, #16]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	695b      	ldr	r3, [r3, #20]
 8002ebc:	613b      	str	r3, [r7, #16]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	613b      	str	r3, [r7, #16]
 8002ec6:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	9300      	str	r3, [sp, #0]
 8002ecc:	2319      	movs	r3, #25
 8002ece:	2201      	movs	r2, #1
 8002ed0:	4921      	ldr	r1, [pc, #132]	@ (8002f58 <HAL_I2C_IsDeviceReady+0x254>)
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f000 f9c2 	bl	800325c <I2C_WaitOnFlagUntilTimeout>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d001      	beq.n	8002ee2 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	e036      	b.n	8002f50 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2220      	movs	r2, #32
 8002ee6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	e02c      	b.n	8002f50 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f04:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002f0e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	9300      	str	r3, [sp, #0]
 8002f14:	2319      	movs	r3, #25
 8002f16:	2201      	movs	r2, #1
 8002f18:	490f      	ldr	r1, [pc, #60]	@ (8002f58 <HAL_I2C_IsDeviceReady+0x254>)
 8002f1a:	68f8      	ldr	r0, [r7, #12]
 8002f1c:	f000 f99e 	bl	800325c <I2C_WaitOnFlagUntilTimeout>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d001      	beq.n	8002f2a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e012      	b.n	8002f50 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002f30:	69ba      	ldr	r2, [r7, #24]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	f4ff af32 	bcc.w	8002d9e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2220      	movs	r2, #32
 8002f3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e000      	b.n	8002f50 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002f4e:	2302      	movs	r3, #2
  }
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3720      	adds	r7, #32
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	00100002 	.word	0x00100002
 8002f5c:	ffff0000 	.word	0xffff0000

08002f60 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b088      	sub	sp, #32
 8002f64:	af02      	add	r7, sp, #8
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	4608      	mov	r0, r1
 8002f6a:	4611      	mov	r1, r2
 8002f6c:	461a      	mov	r2, r3
 8002f6e:	4603      	mov	r3, r0
 8002f70:	817b      	strh	r3, [r7, #10]
 8002f72:	460b      	mov	r3, r1
 8002f74:	813b      	strh	r3, [r7, #8]
 8002f76:	4613      	mov	r3, r2
 8002f78:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f88:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f8c:	9300      	str	r3, [sp, #0]
 8002f8e:	6a3b      	ldr	r3, [r7, #32]
 8002f90:	2200      	movs	r2, #0
 8002f92:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f96:	68f8      	ldr	r0, [r7, #12]
 8002f98:	f000 f960 	bl	800325c <I2C_WaitOnFlagUntilTimeout>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00d      	beq.n	8002fbe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fb0:	d103      	bne.n	8002fba <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002fb8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e05f      	b.n	800307e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002fbe:	897b      	ldrh	r3, [r7, #10]
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002fcc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fd0:	6a3a      	ldr	r2, [r7, #32]
 8002fd2:	492d      	ldr	r1, [pc, #180]	@ (8003088 <I2C_RequestMemoryWrite+0x128>)
 8002fd4:	68f8      	ldr	r0, [r7, #12]
 8002fd6:	f000 f9bb 	bl	8003350 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d001      	beq.n	8002fe4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e04c      	b.n	800307e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	617b      	str	r3, [r7, #20]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	695b      	ldr	r3, [r3, #20]
 8002fee:	617b      	str	r3, [r7, #20]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	699b      	ldr	r3, [r3, #24]
 8002ff6:	617b      	str	r3, [r7, #20]
 8002ff8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ffa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ffc:	6a39      	ldr	r1, [r7, #32]
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	f000 fa46 	bl	8003490 <I2C_WaitOnTXEFlagUntilTimeout>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d00d      	beq.n	8003026 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300e:	2b04      	cmp	r3, #4
 8003010:	d107      	bne.n	8003022 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003020:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e02b      	b.n	800307e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003026:	88fb      	ldrh	r3, [r7, #6]
 8003028:	2b01      	cmp	r3, #1
 800302a:	d105      	bne.n	8003038 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800302c:	893b      	ldrh	r3, [r7, #8]
 800302e:	b2da      	uxtb	r2, r3
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	611a      	str	r2, [r3, #16]
 8003036:	e021      	b.n	800307c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003038:	893b      	ldrh	r3, [r7, #8]
 800303a:	0a1b      	lsrs	r3, r3, #8
 800303c:	b29b      	uxth	r3, r3
 800303e:	b2da      	uxtb	r2, r3
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003046:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003048:	6a39      	ldr	r1, [r7, #32]
 800304a:	68f8      	ldr	r0, [r7, #12]
 800304c:	f000 fa20 	bl	8003490 <I2C_WaitOnTXEFlagUntilTimeout>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d00d      	beq.n	8003072 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305a:	2b04      	cmp	r3, #4
 800305c:	d107      	bne.n	800306e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800306c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e005      	b.n	800307e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003072:	893b      	ldrh	r3, [r7, #8]
 8003074:	b2da      	uxtb	r2, r3
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3718      	adds	r7, #24
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	00010002 	.word	0x00010002

0800308c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b088      	sub	sp, #32
 8003090:	af02      	add	r7, sp, #8
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	4608      	mov	r0, r1
 8003096:	4611      	mov	r1, r2
 8003098:	461a      	mov	r2, r3
 800309a:	4603      	mov	r3, r0
 800309c:	817b      	strh	r3, [r7, #10]
 800309e:	460b      	mov	r3, r1
 80030a0:	813b      	strh	r3, [r7, #8]
 80030a2:	4613      	mov	r3, r2
 80030a4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80030b4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030c4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c8:	9300      	str	r3, [sp, #0]
 80030ca:	6a3b      	ldr	r3, [r7, #32]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80030d2:	68f8      	ldr	r0, [r7, #12]
 80030d4:	f000 f8c2 	bl	800325c <I2C_WaitOnFlagUntilTimeout>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d00d      	beq.n	80030fa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80030ec:	d103      	bne.n	80030f6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030f4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80030f6:	2303      	movs	r3, #3
 80030f8:	e0aa      	b.n	8003250 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80030fa:	897b      	ldrh	r3, [r7, #10]
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	461a      	mov	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003108:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800310a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800310c:	6a3a      	ldr	r2, [r7, #32]
 800310e:	4952      	ldr	r1, [pc, #328]	@ (8003258 <I2C_RequestMemoryRead+0x1cc>)
 8003110:	68f8      	ldr	r0, [r7, #12]
 8003112:	f000 f91d 	bl	8003350 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d001      	beq.n	8003120 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e097      	b.n	8003250 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003120:	2300      	movs	r3, #0
 8003122:	617b      	str	r3, [r7, #20]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	695b      	ldr	r3, [r3, #20]
 800312a:	617b      	str	r3, [r7, #20]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	617b      	str	r3, [r7, #20]
 8003134:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003136:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003138:	6a39      	ldr	r1, [r7, #32]
 800313a:	68f8      	ldr	r0, [r7, #12]
 800313c:	f000 f9a8 	bl	8003490 <I2C_WaitOnTXEFlagUntilTimeout>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d00d      	beq.n	8003162 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314a:	2b04      	cmp	r3, #4
 800314c:	d107      	bne.n	800315e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800315c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e076      	b.n	8003250 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003162:	88fb      	ldrh	r3, [r7, #6]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d105      	bne.n	8003174 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003168:	893b      	ldrh	r3, [r7, #8]
 800316a:	b2da      	uxtb	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	611a      	str	r2, [r3, #16]
 8003172:	e021      	b.n	80031b8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003174:	893b      	ldrh	r3, [r7, #8]
 8003176:	0a1b      	lsrs	r3, r3, #8
 8003178:	b29b      	uxth	r3, r3
 800317a:	b2da      	uxtb	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003182:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003184:	6a39      	ldr	r1, [r7, #32]
 8003186:	68f8      	ldr	r0, [r7, #12]
 8003188:	f000 f982 	bl	8003490 <I2C_WaitOnTXEFlagUntilTimeout>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d00d      	beq.n	80031ae <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003196:	2b04      	cmp	r3, #4
 8003198:	d107      	bne.n	80031aa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031a8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e050      	b.n	8003250 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80031ae:	893b      	ldrh	r3, [r7, #8]
 80031b0:	b2da      	uxtb	r2, r3
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031ba:	6a39      	ldr	r1, [r7, #32]
 80031bc:	68f8      	ldr	r0, [r7, #12]
 80031be:	f000 f967 	bl	8003490 <I2C_WaitOnTXEFlagUntilTimeout>
 80031c2:	4603      	mov	r3, r0
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d00d      	beq.n	80031e4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031cc:	2b04      	cmp	r3, #4
 80031ce:	d107      	bne.n	80031e0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031de:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e035      	b.n	8003250 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031f2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80031f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f6:	9300      	str	r3, [sp, #0]
 80031f8:	6a3b      	ldr	r3, [r7, #32]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003200:	68f8      	ldr	r0, [r7, #12]
 8003202:	f000 f82b 	bl	800325c <I2C_WaitOnFlagUntilTimeout>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00d      	beq.n	8003228 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003216:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800321a:	d103      	bne.n	8003224 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003222:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003224:	2303      	movs	r3, #3
 8003226:	e013      	b.n	8003250 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003228:	897b      	ldrh	r3, [r7, #10]
 800322a:	b2db      	uxtb	r3, r3
 800322c:	f043 0301 	orr.w	r3, r3, #1
 8003230:	b2da      	uxtb	r2, r3
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800323a:	6a3a      	ldr	r2, [r7, #32]
 800323c:	4906      	ldr	r1, [pc, #24]	@ (8003258 <I2C_RequestMemoryRead+0x1cc>)
 800323e:	68f8      	ldr	r0, [r7, #12]
 8003240:	f000 f886 	bl	8003350 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d001      	beq.n	800324e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e000      	b.n	8003250 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800324e:	2300      	movs	r3, #0
}
 8003250:	4618      	mov	r0, r3
 8003252:	3718      	adds	r7, #24
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	00010002 	.word	0x00010002

0800325c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	603b      	str	r3, [r7, #0]
 8003268:	4613      	mov	r3, r2
 800326a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800326c:	e048      	b.n	8003300 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003274:	d044      	beq.n	8003300 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003276:	f7fe fdf5 	bl	8001e64 <HAL_GetTick>
 800327a:	4602      	mov	r2, r0
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	683a      	ldr	r2, [r7, #0]
 8003282:	429a      	cmp	r2, r3
 8003284:	d302      	bcc.n	800328c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d139      	bne.n	8003300 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	0c1b      	lsrs	r3, r3, #16
 8003290:	b2db      	uxtb	r3, r3
 8003292:	2b01      	cmp	r3, #1
 8003294:	d10d      	bne.n	80032b2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	695b      	ldr	r3, [r3, #20]
 800329c:	43da      	mvns	r2, r3
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	4013      	ands	r3, r2
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	bf0c      	ite	eq
 80032a8:	2301      	moveq	r3, #1
 80032aa:	2300      	movne	r3, #0
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	461a      	mov	r2, r3
 80032b0:	e00c      	b.n	80032cc <I2C_WaitOnFlagUntilTimeout+0x70>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	699b      	ldr	r3, [r3, #24]
 80032b8:	43da      	mvns	r2, r3
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	4013      	ands	r3, r2
 80032be:	b29b      	uxth	r3, r3
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	bf0c      	ite	eq
 80032c4:	2301      	moveq	r3, #1
 80032c6:	2300      	movne	r3, #0
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	461a      	mov	r2, r3
 80032cc:	79fb      	ldrb	r3, [r7, #7]
 80032ce:	429a      	cmp	r2, r3
 80032d0:	d116      	bne.n	8003300 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2200      	movs	r2, #0
 80032d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2220      	movs	r2, #32
 80032dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ec:	f043 0220 	orr.w	r2, r3, #32
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	e023      	b.n	8003348 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	0c1b      	lsrs	r3, r3, #16
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b01      	cmp	r3, #1
 8003308:	d10d      	bne.n	8003326 <I2C_WaitOnFlagUntilTimeout+0xca>
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	695b      	ldr	r3, [r3, #20]
 8003310:	43da      	mvns	r2, r3
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	4013      	ands	r3, r2
 8003316:	b29b      	uxth	r3, r3
 8003318:	2b00      	cmp	r3, #0
 800331a:	bf0c      	ite	eq
 800331c:	2301      	moveq	r3, #1
 800331e:	2300      	movne	r3, #0
 8003320:	b2db      	uxtb	r3, r3
 8003322:	461a      	mov	r2, r3
 8003324:	e00c      	b.n	8003340 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	43da      	mvns	r2, r3
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	4013      	ands	r3, r2
 8003332:	b29b      	uxth	r3, r3
 8003334:	2b00      	cmp	r3, #0
 8003336:	bf0c      	ite	eq
 8003338:	2301      	moveq	r3, #1
 800333a:	2300      	movne	r3, #0
 800333c:	b2db      	uxtb	r3, r3
 800333e:	461a      	mov	r2, r3
 8003340:	79fb      	ldrb	r3, [r7, #7]
 8003342:	429a      	cmp	r2, r3
 8003344:	d093      	beq.n	800326e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3710      	adds	r7, #16
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	607a      	str	r2, [r7, #4]
 800335c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800335e:	e071      	b.n	8003444 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	695b      	ldr	r3, [r3, #20]
 8003366:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800336a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800336e:	d123      	bne.n	80033b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681a      	ldr	r2, [r3, #0]
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800337e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003388:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2200      	movs	r2, #0
 800338e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2220      	movs	r2, #32
 8003394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a4:	f043 0204 	orr.w	r2, r3, #4
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	2200      	movs	r2, #0
 80033b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e067      	b.n	8003488 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80033be:	d041      	beq.n	8003444 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033c0:	f7fe fd50 	bl	8001e64 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d302      	bcc.n	80033d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d136      	bne.n	8003444 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80033d6:	68bb      	ldr	r3, [r7, #8]
 80033d8:	0c1b      	lsrs	r3, r3, #16
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d10c      	bne.n	80033fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	695b      	ldr	r3, [r3, #20]
 80033e6:	43da      	mvns	r2, r3
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	4013      	ands	r3, r2
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	bf14      	ite	ne
 80033f2:	2301      	movne	r3, #1
 80033f4:	2300      	moveq	r3, #0
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	e00b      	b.n	8003412 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	43da      	mvns	r2, r3
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	4013      	ands	r3, r2
 8003406:	b29b      	uxth	r3, r3
 8003408:	2b00      	cmp	r3, #0
 800340a:	bf14      	ite	ne
 800340c:	2301      	movne	r3, #1
 800340e:	2300      	moveq	r3, #0
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d016      	beq.n	8003444 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2200      	movs	r2, #0
 800341a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2220      	movs	r2, #32
 8003420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2200      	movs	r2, #0
 8003428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003430:	f043 0220 	orr.w	r2, r3, #32
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e021      	b.n	8003488 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	0c1b      	lsrs	r3, r3, #16
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b01      	cmp	r3, #1
 800344c:	d10c      	bne.n	8003468 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	695b      	ldr	r3, [r3, #20]
 8003454:	43da      	mvns	r2, r3
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	4013      	ands	r3, r2
 800345a:	b29b      	uxth	r3, r3
 800345c:	2b00      	cmp	r3, #0
 800345e:	bf14      	ite	ne
 8003460:	2301      	movne	r3, #1
 8003462:	2300      	moveq	r3, #0
 8003464:	b2db      	uxtb	r3, r3
 8003466:	e00b      	b.n	8003480 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	699b      	ldr	r3, [r3, #24]
 800346e:	43da      	mvns	r2, r3
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	4013      	ands	r3, r2
 8003474:	b29b      	uxth	r3, r3
 8003476:	2b00      	cmp	r3, #0
 8003478:	bf14      	ite	ne
 800347a:	2301      	movne	r3, #1
 800347c:	2300      	moveq	r3, #0
 800347e:	b2db      	uxtb	r3, r3
 8003480:	2b00      	cmp	r3, #0
 8003482:	f47f af6d 	bne.w	8003360 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003486:	2300      	movs	r3, #0
}
 8003488:	4618      	mov	r0, r3
 800348a:	3710      	adds	r7, #16
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800349c:	e034      	b.n	8003508 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800349e:	68f8      	ldr	r0, [r7, #12]
 80034a0:	f000 f8e3 	bl	800366a <I2C_IsAcknowledgeFailed>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d001      	beq.n	80034ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e034      	b.n	8003518 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034b4:	d028      	beq.n	8003508 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034b6:	f7fe fcd5 	bl	8001e64 <HAL_GetTick>
 80034ba:	4602      	mov	r2, r0
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	1ad3      	subs	r3, r2, r3
 80034c0:	68ba      	ldr	r2, [r7, #8]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d302      	bcc.n	80034cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d11d      	bne.n	8003508 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034d6:	2b80      	cmp	r3, #128	@ 0x80
 80034d8:	d016      	beq.n	8003508 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	2200      	movs	r2, #0
 80034de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	2220      	movs	r2, #32
 80034e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2200      	movs	r2, #0
 80034ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f4:	f043 0220 	orr.w	r2, r3, #32
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e007      	b.n	8003518 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	695b      	ldr	r3, [r3, #20]
 800350e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003512:	2b80      	cmp	r3, #128	@ 0x80
 8003514:	d1c3      	bne.n	800349e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	3710      	adds	r7, #16
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}

08003520 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800352c:	e034      	b.n	8003598 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800352e:	68f8      	ldr	r0, [r7, #12]
 8003530:	f000 f89b 	bl	800366a <I2C_IsAcknowledgeFailed>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d001      	beq.n	800353e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e034      	b.n	80035a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003544:	d028      	beq.n	8003598 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003546:	f7fe fc8d 	bl	8001e64 <HAL_GetTick>
 800354a:	4602      	mov	r2, r0
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	1ad3      	subs	r3, r2, r3
 8003550:	68ba      	ldr	r2, [r7, #8]
 8003552:	429a      	cmp	r2, r3
 8003554:	d302      	bcc.n	800355c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d11d      	bne.n	8003598 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	f003 0304 	and.w	r3, r3, #4
 8003566:	2b04      	cmp	r3, #4
 8003568:	d016      	beq.n	8003598 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	2200      	movs	r2, #0
 800356e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2220      	movs	r2, #32
 8003574:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003584:	f043 0220 	orr.w	r2, r3, #32
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e007      	b.n	80035a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	f003 0304 	and.w	r3, r3, #4
 80035a2:	2b04      	cmp	r3, #4
 80035a4:	d1c3      	bne.n	800352e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3710      	adds	r7, #16
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80035bc:	e049      	b.n	8003652 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	695b      	ldr	r3, [r3, #20]
 80035c4:	f003 0310 	and.w	r3, r3, #16
 80035c8:	2b10      	cmp	r3, #16
 80035ca:	d119      	bne.n	8003600 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f06f 0210 	mvn.w	r2, #16
 80035d4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2200      	movs	r2, #0
 80035da:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2220      	movs	r2, #32
 80035e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2200      	movs	r2, #0
 80035f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e030      	b.n	8003662 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003600:	f7fe fc30 	bl	8001e64 <HAL_GetTick>
 8003604:	4602      	mov	r2, r0
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	68ba      	ldr	r2, [r7, #8]
 800360c:	429a      	cmp	r2, r3
 800360e:	d302      	bcc.n	8003616 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d11d      	bne.n	8003652 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003620:	2b40      	cmp	r3, #64	@ 0x40
 8003622:	d016      	beq.n	8003652 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	2220      	movs	r2, #32
 800362e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363e:	f043 0220 	orr.w	r2, r3, #32
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e007      	b.n	8003662 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	695b      	ldr	r3, [r3, #20]
 8003658:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800365c:	2b40      	cmp	r3, #64	@ 0x40
 800365e:	d1ae      	bne.n	80035be <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}

0800366a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800366a:	b480      	push	{r7}
 800366c:	b083      	sub	sp, #12
 800366e:	af00      	add	r7, sp, #0
 8003670:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	695b      	ldr	r3, [r3, #20]
 8003678:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800367c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003680:	d11b      	bne.n	80036ba <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800368a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2220      	movs	r2, #32
 8003696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2200      	movs	r2, #0
 800369e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a6:	f043 0204 	orr.w	r2, r3, #4
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e000      	b.n	80036bc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80036ba:	2300      	movs	r3, #0
}
 80036bc:	4618      	mov	r0, r3
 80036be:	370c      	adds	r7, #12
 80036c0:	46bd      	mov	sp, r7
 80036c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c6:	4770      	bx	lr

080036c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b086      	sub	sp, #24
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d101      	bne.n	80036da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e267      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d075      	beq.n	80037d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80036e6:	4b88      	ldr	r3, [pc, #544]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	f003 030c 	and.w	r3, r3, #12
 80036ee:	2b04      	cmp	r3, #4
 80036f0:	d00c      	beq.n	800370c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036f2:	4b85      	ldr	r3, [pc, #532]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80036fa:	2b08      	cmp	r3, #8
 80036fc:	d112      	bne.n	8003724 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036fe:	4b82      	ldr	r3, [pc, #520]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003706:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800370a:	d10b      	bne.n	8003724 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800370c:	4b7e      	ldr	r3, [pc, #504]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d05b      	beq.n	80037d0 <HAL_RCC_OscConfig+0x108>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d157      	bne.n	80037d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	e242      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800372c:	d106      	bne.n	800373c <HAL_RCC_OscConfig+0x74>
 800372e:	4b76      	ldr	r3, [pc, #472]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a75      	ldr	r2, [pc, #468]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003734:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003738:	6013      	str	r3, [r2, #0]
 800373a:	e01d      	b.n	8003778 <HAL_RCC_OscConfig+0xb0>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003744:	d10c      	bne.n	8003760 <HAL_RCC_OscConfig+0x98>
 8003746:	4b70      	ldr	r3, [pc, #448]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a6f      	ldr	r2, [pc, #444]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 800374c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003750:	6013      	str	r3, [r2, #0]
 8003752:	4b6d      	ldr	r3, [pc, #436]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a6c      	ldr	r2, [pc, #432]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003758:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800375c:	6013      	str	r3, [r2, #0]
 800375e:	e00b      	b.n	8003778 <HAL_RCC_OscConfig+0xb0>
 8003760:	4b69      	ldr	r3, [pc, #420]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	4a68      	ldr	r2, [pc, #416]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003766:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800376a:	6013      	str	r3, [r2, #0]
 800376c:	4b66      	ldr	r3, [pc, #408]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a65      	ldr	r2, [pc, #404]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003772:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003776:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d013      	beq.n	80037a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003780:	f7fe fb70 	bl	8001e64 <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003786:	e008      	b.n	800379a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003788:	f7fe fb6c 	bl	8001e64 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b64      	cmp	r3, #100	@ 0x64
 8003794:	d901      	bls.n	800379a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e207      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800379a:	4b5b      	ldr	r3, [pc, #364]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d0f0      	beq.n	8003788 <HAL_RCC_OscConfig+0xc0>
 80037a6:	e014      	b.n	80037d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037a8:	f7fe fb5c 	bl	8001e64 <HAL_GetTick>
 80037ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037ae:	e008      	b.n	80037c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037b0:	f7fe fb58 	bl	8001e64 <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b64      	cmp	r3, #100	@ 0x64
 80037bc:	d901      	bls.n	80037c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	e1f3      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037c2:	4b51      	ldr	r3, [pc, #324]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1f0      	bne.n	80037b0 <HAL_RCC_OscConfig+0xe8>
 80037ce:	e000      	b.n	80037d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0302 	and.w	r3, r3, #2
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d063      	beq.n	80038a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80037de:	4b4a      	ldr	r3, [pc, #296]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	f003 030c 	and.w	r3, r3, #12
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00b      	beq.n	8003802 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037ea:	4b47      	ldr	r3, [pc, #284]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80037f2:	2b08      	cmp	r3, #8
 80037f4:	d11c      	bne.n	8003830 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037f6:	4b44      	ldr	r3, [pc, #272]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d116      	bne.n	8003830 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003802:	4b41      	ldr	r3, [pc, #260]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d005      	beq.n	800381a <HAL_RCC_OscConfig+0x152>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d001      	beq.n	800381a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e1c7      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800381a:	4b3b      	ldr	r3, [pc, #236]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	00db      	lsls	r3, r3, #3
 8003828:	4937      	ldr	r1, [pc, #220]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 800382a:	4313      	orrs	r3, r2
 800382c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800382e:	e03a      	b.n	80038a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d020      	beq.n	800387a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003838:	4b34      	ldr	r3, [pc, #208]	@ (800390c <HAL_RCC_OscConfig+0x244>)
 800383a:	2201      	movs	r2, #1
 800383c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800383e:	f7fe fb11 	bl	8001e64 <HAL_GetTick>
 8003842:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003844:	e008      	b.n	8003858 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003846:	f7fe fb0d 	bl	8001e64 <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	2b02      	cmp	r3, #2
 8003852:	d901      	bls.n	8003858 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003854:	2303      	movs	r3, #3
 8003856:	e1a8      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003858:	4b2b      	ldr	r3, [pc, #172]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d0f0      	beq.n	8003846 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003864:	4b28      	ldr	r3, [pc, #160]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	691b      	ldr	r3, [r3, #16]
 8003870:	00db      	lsls	r3, r3, #3
 8003872:	4925      	ldr	r1, [pc, #148]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 8003874:	4313      	orrs	r3, r2
 8003876:	600b      	str	r3, [r1, #0]
 8003878:	e015      	b.n	80038a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800387a:	4b24      	ldr	r3, [pc, #144]	@ (800390c <HAL_RCC_OscConfig+0x244>)
 800387c:	2200      	movs	r2, #0
 800387e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003880:	f7fe faf0 	bl	8001e64 <HAL_GetTick>
 8003884:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003886:	e008      	b.n	800389a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003888:	f7fe faec 	bl	8001e64 <HAL_GetTick>
 800388c:	4602      	mov	r2, r0
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	2b02      	cmp	r3, #2
 8003894:	d901      	bls.n	800389a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003896:	2303      	movs	r3, #3
 8003898:	e187      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800389a:	4b1b      	ldr	r3, [pc, #108]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0302 	and.w	r3, r3, #2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1f0      	bne.n	8003888 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 0308 	and.w	r3, r3, #8
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d036      	beq.n	8003920 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	695b      	ldr	r3, [r3, #20]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d016      	beq.n	80038e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038ba:	4b15      	ldr	r3, [pc, #84]	@ (8003910 <HAL_RCC_OscConfig+0x248>)
 80038bc:	2201      	movs	r2, #1
 80038be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c0:	f7fe fad0 	bl	8001e64 <HAL_GetTick>
 80038c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038c6:	e008      	b.n	80038da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038c8:	f7fe facc 	bl	8001e64 <HAL_GetTick>
 80038cc:	4602      	mov	r2, r0
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	1ad3      	subs	r3, r2, r3
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d901      	bls.n	80038da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80038d6:	2303      	movs	r3, #3
 80038d8:	e167      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038da:	4b0b      	ldr	r3, [pc, #44]	@ (8003908 <HAL_RCC_OscConfig+0x240>)
 80038dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038de:	f003 0302 	and.w	r3, r3, #2
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d0f0      	beq.n	80038c8 <HAL_RCC_OscConfig+0x200>
 80038e6:	e01b      	b.n	8003920 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038e8:	4b09      	ldr	r3, [pc, #36]	@ (8003910 <HAL_RCC_OscConfig+0x248>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038ee:	f7fe fab9 	bl	8001e64 <HAL_GetTick>
 80038f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038f4:	e00e      	b.n	8003914 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038f6:	f7fe fab5 	bl	8001e64 <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d907      	bls.n	8003914 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	e150      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
 8003908:	40023800 	.word	0x40023800
 800390c:	42470000 	.word	0x42470000
 8003910:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003914:	4b88      	ldr	r3, [pc, #544]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003916:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003918:	f003 0302 	and.w	r3, r3, #2
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1ea      	bne.n	80038f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0304 	and.w	r3, r3, #4
 8003928:	2b00      	cmp	r3, #0
 800392a:	f000 8097 	beq.w	8003a5c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800392e:	2300      	movs	r3, #0
 8003930:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003932:	4b81      	ldr	r3, [pc, #516]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d10f      	bne.n	800395e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800393e:	2300      	movs	r3, #0
 8003940:	60bb      	str	r3, [r7, #8]
 8003942:	4b7d      	ldr	r3, [pc, #500]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003946:	4a7c      	ldr	r2, [pc, #496]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003948:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800394c:	6413      	str	r3, [r2, #64]	@ 0x40
 800394e:	4b7a      	ldr	r3, [pc, #488]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003952:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003956:	60bb      	str	r3, [r7, #8]
 8003958:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800395a:	2301      	movs	r3, #1
 800395c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800395e:	4b77      	ldr	r3, [pc, #476]	@ (8003b3c <HAL_RCC_OscConfig+0x474>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003966:	2b00      	cmp	r3, #0
 8003968:	d118      	bne.n	800399c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800396a:	4b74      	ldr	r3, [pc, #464]	@ (8003b3c <HAL_RCC_OscConfig+0x474>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a73      	ldr	r2, [pc, #460]	@ (8003b3c <HAL_RCC_OscConfig+0x474>)
 8003970:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003974:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003976:	f7fe fa75 	bl	8001e64 <HAL_GetTick>
 800397a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800397c:	e008      	b.n	8003990 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800397e:	f7fe fa71 	bl	8001e64 <HAL_GetTick>
 8003982:	4602      	mov	r2, r0
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	2b02      	cmp	r3, #2
 800398a:	d901      	bls.n	8003990 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800398c:	2303      	movs	r3, #3
 800398e:	e10c      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003990:	4b6a      	ldr	r3, [pc, #424]	@ (8003b3c <HAL_RCC_OscConfig+0x474>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003998:	2b00      	cmp	r3, #0
 800399a:	d0f0      	beq.n	800397e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d106      	bne.n	80039b2 <HAL_RCC_OscConfig+0x2ea>
 80039a4:	4b64      	ldr	r3, [pc, #400]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039a8:	4a63      	ldr	r2, [pc, #396]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039aa:	f043 0301 	orr.w	r3, r3, #1
 80039ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80039b0:	e01c      	b.n	80039ec <HAL_RCC_OscConfig+0x324>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	2b05      	cmp	r3, #5
 80039b8:	d10c      	bne.n	80039d4 <HAL_RCC_OscConfig+0x30c>
 80039ba:	4b5f      	ldr	r3, [pc, #380]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039be:	4a5e      	ldr	r2, [pc, #376]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039c0:	f043 0304 	orr.w	r3, r3, #4
 80039c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80039c6:	4b5c      	ldr	r3, [pc, #368]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ca:	4a5b      	ldr	r2, [pc, #364]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039cc:	f043 0301 	orr.w	r3, r3, #1
 80039d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80039d2:	e00b      	b.n	80039ec <HAL_RCC_OscConfig+0x324>
 80039d4:	4b58      	ldr	r3, [pc, #352]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d8:	4a57      	ldr	r2, [pc, #348]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039da:	f023 0301 	bic.w	r3, r3, #1
 80039de:	6713      	str	r3, [r2, #112]	@ 0x70
 80039e0:	4b55      	ldr	r3, [pc, #340]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e4:	4a54      	ldr	r2, [pc, #336]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 80039e6:	f023 0304 	bic.w	r3, r3, #4
 80039ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d015      	beq.n	8003a20 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f4:	f7fe fa36 	bl	8001e64 <HAL_GetTick>
 80039f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039fa:	e00a      	b.n	8003a12 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039fc:	f7fe fa32 	bl	8001e64 <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d901      	bls.n	8003a12 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e0cb      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a12:	4b49      	ldr	r3, [pc, #292]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a16:	f003 0302 	and.w	r3, r3, #2
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d0ee      	beq.n	80039fc <HAL_RCC_OscConfig+0x334>
 8003a1e:	e014      	b.n	8003a4a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a20:	f7fe fa20 	bl	8001e64 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a26:	e00a      	b.n	8003a3e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a28:	f7fe fa1c 	bl	8001e64 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e0b5      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a3e:	4b3e      	ldr	r3, [pc, #248]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a42:	f003 0302 	and.w	r3, r3, #2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1ee      	bne.n	8003a28 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a4a:	7dfb      	ldrb	r3, [r7, #23]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d105      	bne.n	8003a5c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a50:	4b39      	ldr	r3, [pc, #228]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a54:	4a38      	ldr	r2, [pc, #224]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a56:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a5a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	699b      	ldr	r3, [r3, #24]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	f000 80a1 	beq.w	8003ba8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a66:	4b34      	ldr	r3, [pc, #208]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a68:	689b      	ldr	r3, [r3, #8]
 8003a6a:	f003 030c 	and.w	r3, r3, #12
 8003a6e:	2b08      	cmp	r3, #8
 8003a70:	d05c      	beq.n	8003b2c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d141      	bne.n	8003afe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a7a:	4b31      	ldr	r3, [pc, #196]	@ (8003b40 <HAL_RCC_OscConfig+0x478>)
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a80:	f7fe f9f0 	bl	8001e64 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a88:	f7fe f9ec 	bl	8001e64 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e087      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a9a:	4b27      	ldr	r3, [pc, #156]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1f0      	bne.n	8003a88 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	69da      	ldr	r2, [r3, #28]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6a1b      	ldr	r3, [r3, #32]
 8003aae:	431a      	orrs	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab4:	019b      	lsls	r3, r3, #6
 8003ab6:	431a      	orrs	r2, r3
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003abc:	085b      	lsrs	r3, r3, #1
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	041b      	lsls	r3, r3, #16
 8003ac2:	431a      	orrs	r2, r3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac8:	061b      	lsls	r3, r3, #24
 8003aca:	491b      	ldr	r1, [pc, #108]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003acc:	4313      	orrs	r3, r2
 8003ace:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ad0:	4b1b      	ldr	r3, [pc, #108]	@ (8003b40 <HAL_RCC_OscConfig+0x478>)
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad6:	f7fe f9c5 	bl	8001e64 <HAL_GetTick>
 8003ada:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003adc:	e008      	b.n	8003af0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ade:	f7fe f9c1 	bl	8001e64 <HAL_GetTick>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	1ad3      	subs	r3, r2, r3
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d901      	bls.n	8003af0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003aec:	2303      	movs	r3, #3
 8003aee:	e05c      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003af0:	4b11      	ldr	r3, [pc, #68]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d0f0      	beq.n	8003ade <HAL_RCC_OscConfig+0x416>
 8003afc:	e054      	b.n	8003ba8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003afe:	4b10      	ldr	r3, [pc, #64]	@ (8003b40 <HAL_RCC_OscConfig+0x478>)
 8003b00:	2200      	movs	r2, #0
 8003b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b04:	f7fe f9ae 	bl	8001e64 <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b0a:	e008      	b.n	8003b1e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b0c:	f7fe f9aa 	bl	8001e64 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b02      	cmp	r3, #2
 8003b18:	d901      	bls.n	8003b1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e045      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b1e:	4b06      	ldr	r3, [pc, #24]	@ (8003b38 <HAL_RCC_OscConfig+0x470>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d1f0      	bne.n	8003b0c <HAL_RCC_OscConfig+0x444>
 8003b2a:	e03d      	b.n	8003ba8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d107      	bne.n	8003b44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e038      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
 8003b38:	40023800 	.word	0x40023800
 8003b3c:	40007000 	.word	0x40007000
 8003b40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b44:	4b1b      	ldr	r3, [pc, #108]	@ (8003bb4 <HAL_RCC_OscConfig+0x4ec>)
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	699b      	ldr	r3, [r3, #24]
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d028      	beq.n	8003ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d121      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d11a      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003b74:	4013      	ands	r3, r2
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003b7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d111      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b8a:	085b      	lsrs	r3, r3, #1
 8003b8c:	3b01      	subs	r3, #1
 8003b8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d107      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d001      	beq.n	8003ba8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e000      	b.n	8003baa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ba8:	2300      	movs	r3, #0
}
 8003baa:	4618      	mov	r0, r3
 8003bac:	3718      	adds	r7, #24
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	bd80      	pop	{r7, pc}
 8003bb2:	bf00      	nop
 8003bb4:	40023800 	.word	0x40023800

08003bb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d101      	bne.n	8003bcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e0cc      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bcc:	4b68      	ldr	r3, [pc, #416]	@ (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0307 	and.w	r3, r3, #7
 8003bd4:	683a      	ldr	r2, [r7, #0]
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d90c      	bls.n	8003bf4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bda:	4b65      	ldr	r3, [pc, #404]	@ (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003bdc:	683a      	ldr	r2, [r7, #0]
 8003bde:	b2d2      	uxtb	r2, r2
 8003be0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003be2:	4b63      	ldr	r3, [pc, #396]	@ (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0307 	and.w	r3, r3, #7
 8003bea:	683a      	ldr	r2, [r7, #0]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d001      	beq.n	8003bf4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	e0b8      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0302 	and.w	r3, r3, #2
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d020      	beq.n	8003c42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0304 	and.w	r3, r3, #4
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d005      	beq.n	8003c18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c0c:	4b59      	ldr	r3, [pc, #356]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	4a58      	ldr	r2, [pc, #352]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c12:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003c16:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0308 	and.w	r3, r3, #8
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d005      	beq.n	8003c30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c24:	4b53      	ldr	r3, [pc, #332]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	4a52      	ldr	r2, [pc, #328]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c2a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003c2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c30:	4b50      	ldr	r3, [pc, #320]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	494d      	ldr	r1, [pc, #308]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d044      	beq.n	8003cd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d107      	bne.n	8003c66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c56:	4b47      	ldr	r3, [pc, #284]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d119      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e07f      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	d003      	beq.n	8003c76 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c72:	2b03      	cmp	r3, #3
 8003c74:	d107      	bne.n	8003c86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c76:	4b3f      	ldr	r3, [pc, #252]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d109      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c82:	2301      	movs	r3, #1
 8003c84:	e06f      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c86:	4b3b      	ldr	r3, [pc, #236]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e067      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c96:	4b37      	ldr	r3, [pc, #220]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f023 0203 	bic.w	r2, r3, #3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	4934      	ldr	r1, [pc, #208]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca4:	4313      	orrs	r3, r2
 8003ca6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ca8:	f7fe f8dc 	bl	8001e64 <HAL_GetTick>
 8003cac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cae:	e00a      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cb0:	f7fe f8d8 	bl	8001e64 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e04f      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cc6:	4b2b      	ldr	r3, [pc, #172]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	f003 020c 	and.w	r2, r3, #12
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d1eb      	bne.n	8003cb0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cd8:	4b25      	ldr	r3, [pc, #148]	@ (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0307 	and.w	r3, r3, #7
 8003ce0:	683a      	ldr	r2, [r7, #0]
 8003ce2:	429a      	cmp	r2, r3
 8003ce4:	d20c      	bcs.n	8003d00 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ce6:	4b22      	ldr	r3, [pc, #136]	@ (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003ce8:	683a      	ldr	r2, [r7, #0]
 8003cea:	b2d2      	uxtb	r2, r2
 8003cec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cee:	4b20      	ldr	r3, [pc, #128]	@ (8003d70 <HAL_RCC_ClockConfig+0x1b8>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0307 	and.w	r3, r3, #7
 8003cf6:	683a      	ldr	r2, [r7, #0]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d001      	beq.n	8003d00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e032      	b.n	8003d66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0304 	and.w	r3, r3, #4
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d008      	beq.n	8003d1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d0c:	4b19      	ldr	r3, [pc, #100]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	68db      	ldr	r3, [r3, #12]
 8003d18:	4916      	ldr	r1, [pc, #88]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0308 	and.w	r3, r3, #8
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d009      	beq.n	8003d3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d2a:	4b12      	ldr	r3, [pc, #72]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	00db      	lsls	r3, r3, #3
 8003d38:	490e      	ldr	r1, [pc, #56]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d3e:	f000 f821 	bl	8003d84 <HAL_RCC_GetSysClockFreq>
 8003d42:	4602      	mov	r2, r0
 8003d44:	4b0b      	ldr	r3, [pc, #44]	@ (8003d74 <HAL_RCC_ClockConfig+0x1bc>)
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	091b      	lsrs	r3, r3, #4
 8003d4a:	f003 030f 	and.w	r3, r3, #15
 8003d4e:	490a      	ldr	r1, [pc, #40]	@ (8003d78 <HAL_RCC_ClockConfig+0x1c0>)
 8003d50:	5ccb      	ldrb	r3, [r1, r3]
 8003d52:	fa22 f303 	lsr.w	r3, r2, r3
 8003d56:	4a09      	ldr	r2, [pc, #36]	@ (8003d7c <HAL_RCC_ClockConfig+0x1c4>)
 8003d58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003d5a:	4b09      	ldr	r3, [pc, #36]	@ (8003d80 <HAL_RCC_ClockConfig+0x1c8>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7fe f83c 	bl	8001ddc <HAL_InitTick>

  return HAL_OK;
 8003d64:	2300      	movs	r3, #0
}
 8003d66:	4618      	mov	r0, r3
 8003d68:	3710      	adds	r7, #16
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	bf00      	nop
 8003d70:	40023c00 	.word	0x40023c00
 8003d74:	40023800 	.word	0x40023800
 8003d78:	080086c0 	.word	0x080086c0
 8003d7c:	2000064c 	.word	0x2000064c
 8003d80:	20000650 	.word	0x20000650

08003d84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d88:	b090      	sub	sp, #64	@ 0x40
 8003d8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003d90:	2300      	movs	r3, #0
 8003d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003d94:	2300      	movs	r3, #0
 8003d96:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d9c:	4b59      	ldr	r3, [pc, #356]	@ (8003f04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	f003 030c 	and.w	r3, r3, #12
 8003da4:	2b08      	cmp	r3, #8
 8003da6:	d00d      	beq.n	8003dc4 <HAL_RCC_GetSysClockFreq+0x40>
 8003da8:	2b08      	cmp	r3, #8
 8003daa:	f200 80a1 	bhi.w	8003ef0 <HAL_RCC_GetSysClockFreq+0x16c>
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d002      	beq.n	8003db8 <HAL_RCC_GetSysClockFreq+0x34>
 8003db2:	2b04      	cmp	r3, #4
 8003db4:	d003      	beq.n	8003dbe <HAL_RCC_GetSysClockFreq+0x3a>
 8003db6:	e09b      	b.n	8003ef0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003db8:	4b53      	ldr	r3, [pc, #332]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x184>)
 8003dba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003dbc:	e09b      	b.n	8003ef6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003dbe:	4b53      	ldr	r3, [pc, #332]	@ (8003f0c <HAL_RCC_GetSysClockFreq+0x188>)
 8003dc0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003dc2:	e098      	b.n	8003ef6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003dc4:	4b4f      	ldr	r3, [pc, #316]	@ (8003f04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003dcc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003dce:	4b4d      	ldr	r3, [pc, #308]	@ (8003f04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d028      	beq.n	8003e2c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003dda:	4b4a      	ldr	r3, [pc, #296]	@ (8003f04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	099b      	lsrs	r3, r3, #6
 8003de0:	2200      	movs	r2, #0
 8003de2:	623b      	str	r3, [r7, #32]
 8003de4:	627a      	str	r2, [r7, #36]	@ 0x24
 8003de6:	6a3b      	ldr	r3, [r7, #32]
 8003de8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003dec:	2100      	movs	r1, #0
 8003dee:	4b47      	ldr	r3, [pc, #284]	@ (8003f0c <HAL_RCC_GetSysClockFreq+0x188>)
 8003df0:	fb03 f201 	mul.w	r2, r3, r1
 8003df4:	2300      	movs	r3, #0
 8003df6:	fb00 f303 	mul.w	r3, r0, r3
 8003dfa:	4413      	add	r3, r2
 8003dfc:	4a43      	ldr	r2, [pc, #268]	@ (8003f0c <HAL_RCC_GetSysClockFreq+0x188>)
 8003dfe:	fba0 1202 	umull	r1, r2, r0, r2
 8003e02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e04:	460a      	mov	r2, r1
 8003e06:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003e08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e0a:	4413      	add	r3, r2
 8003e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e10:	2200      	movs	r2, #0
 8003e12:	61bb      	str	r3, [r7, #24]
 8003e14:	61fa      	str	r2, [r7, #28]
 8003e16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003e1e:	f7fc fecb 	bl	8000bb8 <__aeabi_uldivmod>
 8003e22:	4602      	mov	r2, r0
 8003e24:	460b      	mov	r3, r1
 8003e26:	4613      	mov	r3, r2
 8003e28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e2a:	e053      	b.n	8003ed4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e2c:	4b35      	ldr	r3, [pc, #212]	@ (8003f04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	099b      	lsrs	r3, r3, #6
 8003e32:	2200      	movs	r2, #0
 8003e34:	613b      	str	r3, [r7, #16]
 8003e36:	617a      	str	r2, [r7, #20]
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003e3e:	f04f 0b00 	mov.w	fp, #0
 8003e42:	4652      	mov	r2, sl
 8003e44:	465b      	mov	r3, fp
 8003e46:	f04f 0000 	mov.w	r0, #0
 8003e4a:	f04f 0100 	mov.w	r1, #0
 8003e4e:	0159      	lsls	r1, r3, #5
 8003e50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e54:	0150      	lsls	r0, r2, #5
 8003e56:	4602      	mov	r2, r0
 8003e58:	460b      	mov	r3, r1
 8003e5a:	ebb2 080a 	subs.w	r8, r2, sl
 8003e5e:	eb63 090b 	sbc.w	r9, r3, fp
 8003e62:	f04f 0200 	mov.w	r2, #0
 8003e66:	f04f 0300 	mov.w	r3, #0
 8003e6a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003e6e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003e72:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003e76:	ebb2 0408 	subs.w	r4, r2, r8
 8003e7a:	eb63 0509 	sbc.w	r5, r3, r9
 8003e7e:	f04f 0200 	mov.w	r2, #0
 8003e82:	f04f 0300 	mov.w	r3, #0
 8003e86:	00eb      	lsls	r3, r5, #3
 8003e88:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003e8c:	00e2      	lsls	r2, r4, #3
 8003e8e:	4614      	mov	r4, r2
 8003e90:	461d      	mov	r5, r3
 8003e92:	eb14 030a 	adds.w	r3, r4, sl
 8003e96:	603b      	str	r3, [r7, #0]
 8003e98:	eb45 030b 	adc.w	r3, r5, fp
 8003e9c:	607b      	str	r3, [r7, #4]
 8003e9e:	f04f 0200 	mov.w	r2, #0
 8003ea2:	f04f 0300 	mov.w	r3, #0
 8003ea6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003eaa:	4629      	mov	r1, r5
 8003eac:	028b      	lsls	r3, r1, #10
 8003eae:	4621      	mov	r1, r4
 8003eb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003eb4:	4621      	mov	r1, r4
 8003eb6:	028a      	lsls	r2, r1, #10
 8003eb8:	4610      	mov	r0, r2
 8003eba:	4619      	mov	r1, r3
 8003ebc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	60bb      	str	r3, [r7, #8]
 8003ec2:	60fa      	str	r2, [r7, #12]
 8003ec4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ec8:	f7fc fe76 	bl	8000bb8 <__aeabi_uldivmod>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	460b      	mov	r3, r1
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003ed4:	4b0b      	ldr	r3, [pc, #44]	@ (8003f04 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	0c1b      	lsrs	r3, r3, #16
 8003eda:	f003 0303 	and.w	r3, r3, #3
 8003ede:	3301      	adds	r3, #1
 8003ee0:	005b      	lsls	r3, r3, #1
 8003ee2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003ee4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003eee:	e002      	b.n	8003ef6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ef0:	4b05      	ldr	r3, [pc, #20]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x184>)
 8003ef2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ef4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3740      	adds	r7, #64	@ 0x40
 8003efc:	46bd      	mov	sp, r7
 8003efe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f02:	bf00      	nop
 8003f04:	40023800 	.word	0x40023800
 8003f08:	00f42400 	.word	0x00f42400
 8003f0c:	017d7840 	.word	0x017d7840

08003f10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f10:	b480      	push	{r7}
 8003f12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f14:	4b03      	ldr	r3, [pc, #12]	@ (8003f24 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f16:	681b      	ldr	r3, [r3, #0]
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f20:	4770      	bx	lr
 8003f22:	bf00      	nop
 8003f24:	2000064c 	.word	0x2000064c

08003f28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003f2c:	f7ff fff0 	bl	8003f10 <HAL_RCC_GetHCLKFreq>
 8003f30:	4602      	mov	r2, r0
 8003f32:	4b05      	ldr	r3, [pc, #20]	@ (8003f48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	0a9b      	lsrs	r3, r3, #10
 8003f38:	f003 0307 	and.w	r3, r3, #7
 8003f3c:	4903      	ldr	r1, [pc, #12]	@ (8003f4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f3e:	5ccb      	ldrb	r3, [r1, r3]
 8003f40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40023800 	.word	0x40023800
 8003f4c:	080086d0 	.word	0x080086d0

08003f50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d101      	bne.n	8003f62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	e07b      	b.n	800405a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d108      	bne.n	8003f7c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f72:	d009      	beq.n	8003f88 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	61da      	str	r2, [r3, #28]
 8003f7a:	e005      	b.n	8003f88 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d106      	bne.n	8003fa8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f7fd fd4c 	bl	8001a40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2202      	movs	r2, #2
 8003fac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fbe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003fd0:	431a      	orrs	r2, r3
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003fda:	431a      	orrs	r2, r3
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	691b      	ldr	r3, [r3, #16]
 8003fe0:	f003 0302 	and.w	r3, r3, #2
 8003fe4:	431a      	orrs	r2, r3
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	695b      	ldr	r3, [r3, #20]
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	431a      	orrs	r2, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	699b      	ldr	r3, [r3, #24]
 8003ff4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ff8:	431a      	orrs	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	69db      	ldr	r3, [r3, #28]
 8003ffe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004002:	431a      	orrs	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a1b      	ldr	r3, [r3, #32]
 8004008:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800400c:	ea42 0103 	orr.w	r1, r2, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004014:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	430a      	orrs	r2, r1
 800401e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	699b      	ldr	r3, [r3, #24]
 8004024:	0c1b      	lsrs	r3, r3, #16
 8004026:	f003 0104 	and.w	r1, r3, #4
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402e:	f003 0210 	and.w	r2, r3, #16
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	430a      	orrs	r2, r1
 8004038:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	69da      	ldr	r2, [r3, #28]
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004048:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004058:	2300      	movs	r3, #0
}
 800405a:	4618      	mov	r0, r3
 800405c:	3708      	adds	r7, #8
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}

08004062 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004062:	b580      	push	{r7, lr}
 8004064:	b088      	sub	sp, #32
 8004066:	af00      	add	r7, sp, #0
 8004068:	60f8      	str	r0, [r7, #12]
 800406a:	60b9      	str	r1, [r7, #8]
 800406c:	603b      	str	r3, [r7, #0]
 800406e:	4613      	mov	r3, r2
 8004070:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004072:	f7fd fef7 	bl	8001e64 <HAL_GetTick>
 8004076:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004078:	88fb      	ldrh	r3, [r7, #6]
 800407a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004082:	b2db      	uxtb	r3, r3
 8004084:	2b01      	cmp	r3, #1
 8004086:	d001      	beq.n	800408c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004088:	2302      	movs	r3, #2
 800408a:	e12a      	b.n	80042e2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d002      	beq.n	8004098 <HAL_SPI_Transmit+0x36>
 8004092:	88fb      	ldrh	r3, [r7, #6]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d101      	bne.n	800409c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	e122      	b.n	80042e2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d101      	bne.n	80040aa <HAL_SPI_Transmit+0x48>
 80040a6:	2302      	movs	r3, #2
 80040a8:	e11b      	b.n	80042e2 <HAL_SPI_Transmit+0x280>
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2201      	movs	r2, #1
 80040ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2203      	movs	r2, #3
 80040b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2200      	movs	r2, #0
 80040be:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	68ba      	ldr	r2, [r7, #8]
 80040c4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	88fa      	ldrh	r2, [r7, #6]
 80040ca:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	88fa      	ldrh	r2, [r7, #6]
 80040d0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2200      	movs	r2, #0
 80040d6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2200      	movs	r2, #0
 80040dc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2200      	movs	r2, #0
 80040e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2200      	movs	r2, #0
 80040ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	689b      	ldr	r3, [r3, #8]
 80040f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040f8:	d10f      	bne.n	800411a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004108:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004118:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004124:	2b40      	cmp	r3, #64	@ 0x40
 8004126:	d007      	beq.n	8004138 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004136:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004140:	d152      	bne.n	80041e8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d002      	beq.n	8004150 <HAL_SPI_Transmit+0xee>
 800414a:	8b7b      	ldrh	r3, [r7, #26]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d145      	bne.n	80041dc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004154:	881a      	ldrh	r2, [r3, #0]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004160:	1c9a      	adds	r2, r3, #2
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800416a:	b29b      	uxth	r3, r3
 800416c:	3b01      	subs	r3, #1
 800416e:	b29a      	uxth	r2, r3
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004174:	e032      	b.n	80041dc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	2b02      	cmp	r3, #2
 8004182:	d112      	bne.n	80041aa <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004188:	881a      	ldrh	r2, [r3, #0]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004194:	1c9a      	adds	r2, r3, #2
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800419e:	b29b      	uxth	r3, r3
 80041a0:	3b01      	subs	r3, #1
 80041a2:	b29a      	uxth	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80041a8:	e018      	b.n	80041dc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041aa:	f7fd fe5b 	bl	8001e64 <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	683a      	ldr	r2, [r7, #0]
 80041b6:	429a      	cmp	r2, r3
 80041b8:	d803      	bhi.n	80041c2 <HAL_SPI_Transmit+0x160>
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041c0:	d102      	bne.n	80041c8 <HAL_SPI_Transmit+0x166>
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d109      	bne.n	80041dc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2200      	movs	r2, #0
 80041d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80041d8:	2303      	movs	r3, #3
 80041da:	e082      	b.n	80042e2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d1c7      	bne.n	8004176 <HAL_SPI_Transmit+0x114>
 80041e6:	e053      	b.n	8004290 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d002      	beq.n	80041f6 <HAL_SPI_Transmit+0x194>
 80041f0:	8b7b      	ldrh	r3, [r7, #26]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d147      	bne.n	8004286 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	330c      	adds	r3, #12
 8004200:	7812      	ldrb	r2, [r2, #0]
 8004202:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004208:	1c5a      	adds	r2, r3, #1
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004212:	b29b      	uxth	r3, r3
 8004214:	3b01      	subs	r3, #1
 8004216:	b29a      	uxth	r2, r3
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800421c:	e033      	b.n	8004286 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	f003 0302 	and.w	r3, r3, #2
 8004228:	2b02      	cmp	r3, #2
 800422a:	d113      	bne.n	8004254 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	330c      	adds	r3, #12
 8004236:	7812      	ldrb	r2, [r2, #0]
 8004238:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800423e:	1c5a      	adds	r2, r3, #1
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004248:	b29b      	uxth	r3, r3
 800424a:	3b01      	subs	r3, #1
 800424c:	b29a      	uxth	r2, r3
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004252:	e018      	b.n	8004286 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004254:	f7fd fe06 	bl	8001e64 <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	69fb      	ldr	r3, [r7, #28]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	683a      	ldr	r2, [r7, #0]
 8004260:	429a      	cmp	r2, r3
 8004262:	d803      	bhi.n	800426c <HAL_SPI_Transmit+0x20a>
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800426a:	d102      	bne.n	8004272 <HAL_SPI_Transmit+0x210>
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d109      	bne.n	8004286 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2201      	movs	r2, #1
 8004276:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e02d      	b.n	80042e2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800428a:	b29b      	uxth	r3, r3
 800428c:	2b00      	cmp	r3, #0
 800428e:	d1c6      	bne.n	800421e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004290:	69fa      	ldr	r2, [r7, #28]
 8004292:	6839      	ldr	r1, [r7, #0]
 8004294:	68f8      	ldr	r0, [r7, #12]
 8004296:	f000 f8b1 	bl	80043fc <SPI_EndRxTxTransaction>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d002      	beq.n	80042a6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2220      	movs	r2, #32
 80042a4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d10a      	bne.n	80042c4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80042ae:	2300      	movs	r3, #0
 80042b0:	617b      	str	r3, [r7, #20]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	617b      	str	r3, [r7, #20]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	617b      	str	r3, [r7, #20]
 80042c2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2201      	movs	r2, #1
 80042c8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d001      	beq.n	80042e0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e000      	b.n	80042e2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80042e0:	2300      	movs	r3, #0
  }
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	3720      	adds	r7, #32
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}
	...

080042ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b088      	sub	sp, #32
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	603b      	str	r3, [r7, #0]
 80042f8:	4613      	mov	r3, r2
 80042fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80042fc:	f7fd fdb2 	bl	8001e64 <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004304:	1a9b      	subs	r3, r3, r2
 8004306:	683a      	ldr	r2, [r7, #0]
 8004308:	4413      	add	r3, r2
 800430a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800430c:	f7fd fdaa 	bl	8001e64 <HAL_GetTick>
 8004310:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004312:	4b39      	ldr	r3, [pc, #228]	@ (80043f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	015b      	lsls	r3, r3, #5
 8004318:	0d1b      	lsrs	r3, r3, #20
 800431a:	69fa      	ldr	r2, [r7, #28]
 800431c:	fb02 f303 	mul.w	r3, r2, r3
 8004320:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004322:	e055      	b.n	80043d0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800432a:	d051      	beq.n	80043d0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800432c:	f7fd fd9a 	bl	8001e64 <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	69bb      	ldr	r3, [r7, #24]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	69fa      	ldr	r2, [r7, #28]
 8004338:	429a      	cmp	r2, r3
 800433a:	d902      	bls.n	8004342 <SPI_WaitFlagStateUntilTimeout+0x56>
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d13d      	bne.n	80043be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	685a      	ldr	r2, [r3, #4]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004350:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800435a:	d111      	bne.n	8004380 <SPI_WaitFlagStateUntilTimeout+0x94>
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004364:	d004      	beq.n	8004370 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800436e:	d107      	bne.n	8004380 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800437e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004384:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004388:	d10f      	bne.n	80043aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004398:	601a      	str	r2, [r3, #0]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80043a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2201      	movs	r2, #1
 80043ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e018      	b.n	80043f0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d102      	bne.n	80043ca <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80043c4:	2300      	movs	r3, #0
 80043c6:	61fb      	str	r3, [r7, #28]
 80043c8:	e002      	b.n	80043d0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	3b01      	subs	r3, #1
 80043ce:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	689a      	ldr	r2, [r3, #8]
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	4013      	ands	r3, r2
 80043da:	68ba      	ldr	r2, [r7, #8]
 80043dc:	429a      	cmp	r2, r3
 80043de:	bf0c      	ite	eq
 80043e0:	2301      	moveq	r3, #1
 80043e2:	2300      	movne	r3, #0
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	461a      	mov	r2, r3
 80043e8:	79fb      	ldrb	r3, [r7, #7]
 80043ea:	429a      	cmp	r2, r3
 80043ec:	d19a      	bne.n	8004324 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80043ee:	2300      	movs	r3, #0
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3720      	adds	r7, #32
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	2000064c 	.word	0x2000064c

080043fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b088      	sub	sp, #32
 8004400:	af02      	add	r7, sp, #8
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	9300      	str	r3, [sp, #0]
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	2201      	movs	r2, #1
 8004410:	2102      	movs	r1, #2
 8004412:	68f8      	ldr	r0, [r7, #12]
 8004414:	f7ff ff6a 	bl	80042ec <SPI_WaitFlagStateUntilTimeout>
 8004418:	4603      	mov	r3, r0
 800441a:	2b00      	cmp	r3, #0
 800441c:	d007      	beq.n	800442e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004422:	f043 0220 	orr.w	r2, r3, #32
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800442a:	2303      	movs	r3, #3
 800442c:	e032      	b.n	8004494 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800442e:	4b1b      	ldr	r3, [pc, #108]	@ (800449c <SPI_EndRxTxTransaction+0xa0>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a1b      	ldr	r2, [pc, #108]	@ (80044a0 <SPI_EndRxTxTransaction+0xa4>)
 8004434:	fba2 2303 	umull	r2, r3, r2, r3
 8004438:	0d5b      	lsrs	r3, r3, #21
 800443a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800443e:	fb02 f303 	mul.w	r3, r2, r3
 8004442:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800444c:	d112      	bne.n	8004474 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	9300      	str	r3, [sp, #0]
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	2200      	movs	r2, #0
 8004456:	2180      	movs	r1, #128	@ 0x80
 8004458:	68f8      	ldr	r0, [r7, #12]
 800445a:	f7ff ff47 	bl	80042ec <SPI_WaitFlagStateUntilTimeout>
 800445e:	4603      	mov	r3, r0
 8004460:	2b00      	cmp	r3, #0
 8004462:	d016      	beq.n	8004492 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004468:	f043 0220 	orr.w	r2, r3, #32
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e00f      	b.n	8004494 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004474:	697b      	ldr	r3, [r7, #20]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d00a      	beq.n	8004490 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	3b01      	subs	r3, #1
 800447e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800448a:	2b80      	cmp	r3, #128	@ 0x80
 800448c:	d0f2      	beq.n	8004474 <SPI_EndRxTxTransaction+0x78>
 800448e:	e000      	b.n	8004492 <SPI_EndRxTxTransaction+0x96>
        break;
 8004490:	bf00      	nop
  }

  return HAL_OK;
 8004492:	2300      	movs	r3, #0
}
 8004494:	4618      	mov	r0, r3
 8004496:	3718      	adds	r7, #24
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}
 800449c:	2000064c 	.word	0x2000064c
 80044a0:	165e9f81 	.word	0x165e9f81

080044a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b082      	sub	sp, #8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d101      	bne.n	80044b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e041      	b.n	800453a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d106      	bne.n	80044d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f7fd fb00 	bl	8001ad0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2202      	movs	r2, #2
 80044d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	3304      	adds	r3, #4
 80044e0:	4619      	mov	r1, r3
 80044e2:	4610      	mov	r0, r2
 80044e4:	f000 fa16 	bl	8004914 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004538:	2300      	movs	r3, #0
}
 800453a:	4618      	mov	r0, r3
 800453c:	3708      	adds	r7, #8
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}

08004542 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004542:	b580      	push	{r7, lr}
 8004544:	b084      	sub	sp, #16
 8004546:	af00      	add	r7, sp, #0
 8004548:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	f003 0302 	and.w	r3, r3, #2
 8004560:	2b00      	cmp	r3, #0
 8004562:	d020      	beq.n	80045a6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f003 0302 	and.w	r3, r3, #2
 800456a:	2b00      	cmp	r3, #0
 800456c:	d01b      	beq.n	80045a6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f06f 0202 	mvn.w	r2, #2
 8004576:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	699b      	ldr	r3, [r3, #24]
 8004584:	f003 0303 	and.w	r3, r3, #3
 8004588:	2b00      	cmp	r3, #0
 800458a:	d003      	beq.n	8004594 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f000 f9a3 	bl	80048d8 <HAL_TIM_IC_CaptureCallback>
 8004592:	e005      	b.n	80045a0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f000 f995 	bl	80048c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f000 f9a6 	bl	80048ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2200      	movs	r2, #0
 80045a4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	f003 0304 	and.w	r3, r3, #4
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d020      	beq.n	80045f2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f003 0304 	and.w	r3, r3, #4
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d01b      	beq.n	80045f2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f06f 0204 	mvn.w	r2, #4
 80045c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2202      	movs	r2, #2
 80045c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	699b      	ldr	r3, [r3, #24]
 80045d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d003      	beq.n	80045e0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f000 f97d 	bl	80048d8 <HAL_TIM_IC_CaptureCallback>
 80045de:	e005      	b.n	80045ec <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045e0:	6878      	ldr	r0, [r7, #4]
 80045e2:	f000 f96f 	bl	80048c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 f980 	bl	80048ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2200      	movs	r2, #0
 80045f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	f003 0308 	and.w	r3, r3, #8
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d020      	beq.n	800463e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f003 0308 	and.w	r3, r3, #8
 8004602:	2b00      	cmp	r3, #0
 8004604:	d01b      	beq.n	800463e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f06f 0208 	mvn.w	r2, #8
 800460e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2204      	movs	r2, #4
 8004614:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	69db      	ldr	r3, [r3, #28]
 800461c:	f003 0303 	and.w	r3, r3, #3
 8004620:	2b00      	cmp	r3, #0
 8004622:	d003      	beq.n	800462c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f000 f957 	bl	80048d8 <HAL_TIM_IC_CaptureCallback>
 800462a:	e005      	b.n	8004638 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f000 f949 	bl	80048c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004632:	6878      	ldr	r0, [r7, #4]
 8004634:	f000 f95a 	bl	80048ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	f003 0310 	and.w	r3, r3, #16
 8004644:	2b00      	cmp	r3, #0
 8004646:	d020      	beq.n	800468a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f003 0310 	and.w	r3, r3, #16
 800464e:	2b00      	cmp	r3, #0
 8004650:	d01b      	beq.n	800468a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f06f 0210 	mvn.w	r2, #16
 800465a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2208      	movs	r2, #8
 8004660:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	69db      	ldr	r3, [r3, #28]
 8004668:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800466c:	2b00      	cmp	r3, #0
 800466e:	d003      	beq.n	8004678 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f000 f931 	bl	80048d8 <HAL_TIM_IC_CaptureCallback>
 8004676:	e005      	b.n	8004684 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f000 f923 	bl	80048c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 f934 	bl	80048ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	f003 0301 	and.w	r3, r3, #1
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00c      	beq.n	80046ae <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f003 0301 	and.w	r3, r3, #1
 800469a:	2b00      	cmp	r3, #0
 800469c:	d007      	beq.n	80046ae <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f06f 0201 	mvn.w	r2, #1
 80046a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f000 f901 	bl	80048b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d00c      	beq.n	80046d2 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d007      	beq.n	80046d2 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80046ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f000 fab9 	bl	8004c44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d00c      	beq.n	80046f6 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d007      	beq.n	80046f6 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80046ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f000 f905 	bl	8004900 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	f003 0320 	and.w	r3, r3, #32
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d00c      	beq.n	800471a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f003 0320 	and.w	r3, r3, #32
 8004706:	2b00      	cmp	r3, #0
 8004708:	d007      	beq.n	800471a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f06f 0220 	mvn.w	r2, #32
 8004712:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 fa8b 	bl	8004c30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800471a:	bf00      	nop
 800471c:	3710      	adds	r7, #16
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}

08004722 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004722:	b580      	push	{r7, lr}
 8004724:	b084      	sub	sp, #16
 8004726:	af00      	add	r7, sp, #0
 8004728:	6078      	str	r0, [r7, #4]
 800472a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800472c:	2300      	movs	r3, #0
 800472e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004736:	2b01      	cmp	r3, #1
 8004738:	d101      	bne.n	800473e <HAL_TIM_ConfigClockSource+0x1c>
 800473a:	2302      	movs	r3, #2
 800473c:	e0b4      	b.n	80048a8 <HAL_TIM_ConfigClockSource+0x186>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2201      	movs	r2, #1
 8004742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2202      	movs	r2, #2
 800474a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800475c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004764:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68ba      	ldr	r2, [r7, #8]
 800476c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004776:	d03e      	beq.n	80047f6 <HAL_TIM_ConfigClockSource+0xd4>
 8004778:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800477c:	f200 8087 	bhi.w	800488e <HAL_TIM_ConfigClockSource+0x16c>
 8004780:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004784:	f000 8086 	beq.w	8004894 <HAL_TIM_ConfigClockSource+0x172>
 8004788:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800478c:	d87f      	bhi.n	800488e <HAL_TIM_ConfigClockSource+0x16c>
 800478e:	2b70      	cmp	r3, #112	@ 0x70
 8004790:	d01a      	beq.n	80047c8 <HAL_TIM_ConfigClockSource+0xa6>
 8004792:	2b70      	cmp	r3, #112	@ 0x70
 8004794:	d87b      	bhi.n	800488e <HAL_TIM_ConfigClockSource+0x16c>
 8004796:	2b60      	cmp	r3, #96	@ 0x60
 8004798:	d050      	beq.n	800483c <HAL_TIM_ConfigClockSource+0x11a>
 800479a:	2b60      	cmp	r3, #96	@ 0x60
 800479c:	d877      	bhi.n	800488e <HAL_TIM_ConfigClockSource+0x16c>
 800479e:	2b50      	cmp	r3, #80	@ 0x50
 80047a0:	d03c      	beq.n	800481c <HAL_TIM_ConfigClockSource+0xfa>
 80047a2:	2b50      	cmp	r3, #80	@ 0x50
 80047a4:	d873      	bhi.n	800488e <HAL_TIM_ConfigClockSource+0x16c>
 80047a6:	2b40      	cmp	r3, #64	@ 0x40
 80047a8:	d058      	beq.n	800485c <HAL_TIM_ConfigClockSource+0x13a>
 80047aa:	2b40      	cmp	r3, #64	@ 0x40
 80047ac:	d86f      	bhi.n	800488e <HAL_TIM_ConfigClockSource+0x16c>
 80047ae:	2b30      	cmp	r3, #48	@ 0x30
 80047b0:	d064      	beq.n	800487c <HAL_TIM_ConfigClockSource+0x15a>
 80047b2:	2b30      	cmp	r3, #48	@ 0x30
 80047b4:	d86b      	bhi.n	800488e <HAL_TIM_ConfigClockSource+0x16c>
 80047b6:	2b20      	cmp	r3, #32
 80047b8:	d060      	beq.n	800487c <HAL_TIM_ConfigClockSource+0x15a>
 80047ba:	2b20      	cmp	r3, #32
 80047bc:	d867      	bhi.n	800488e <HAL_TIM_ConfigClockSource+0x16c>
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d05c      	beq.n	800487c <HAL_TIM_ConfigClockSource+0x15a>
 80047c2:	2b10      	cmp	r3, #16
 80047c4:	d05a      	beq.n	800487c <HAL_TIM_ConfigClockSource+0x15a>
 80047c6:	e062      	b.n	800488e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047d8:	f000 f99c 	bl	8004b14 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80047ea:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	609a      	str	r2, [r3, #8]
      break;
 80047f4:	e04f      	b.n	8004896 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004806:	f000 f985 	bl	8004b14 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	689a      	ldr	r2, [r3, #8]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004818:	609a      	str	r2, [r3, #8]
      break;
 800481a:	e03c      	b.n	8004896 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004828:	461a      	mov	r2, r3
 800482a:	f000 f8f9 	bl	8004a20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	2150      	movs	r1, #80	@ 0x50
 8004834:	4618      	mov	r0, r3
 8004836:	f000 f952 	bl	8004ade <TIM_ITRx_SetConfig>
      break;
 800483a:	e02c      	b.n	8004896 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004848:	461a      	mov	r2, r3
 800484a:	f000 f918 	bl	8004a7e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2160      	movs	r1, #96	@ 0x60
 8004854:	4618      	mov	r0, r3
 8004856:	f000 f942 	bl	8004ade <TIM_ITRx_SetConfig>
      break;
 800485a:	e01c      	b.n	8004896 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004868:	461a      	mov	r2, r3
 800486a:	f000 f8d9 	bl	8004a20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	2140      	movs	r1, #64	@ 0x40
 8004874:	4618      	mov	r0, r3
 8004876:	f000 f932 	bl	8004ade <TIM_ITRx_SetConfig>
      break;
 800487a:	e00c      	b.n	8004896 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4619      	mov	r1, r3
 8004886:	4610      	mov	r0, r2
 8004888:	f000 f929 	bl	8004ade <TIM_ITRx_SetConfig>
      break;
 800488c:	e003      	b.n	8004896 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	73fb      	strb	r3, [r7, #15]
      break;
 8004892:	e000      	b.n	8004896 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004894:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2201      	movs	r2, #1
 800489a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3710      	adds	r7, #16
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}

080048b0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048d8:	b480      	push	{r7}
 80048da:	b083      	sub	sp, #12
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr

080048ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048f4:	bf00      	nop
 80048f6:	370c      	adds	r7, #12
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004908:	bf00      	nop
 800490a:	370c      	adds	r7, #12
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004914:	b480      	push	{r7}
 8004916:	b085      	sub	sp, #20
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a37      	ldr	r2, [pc, #220]	@ (8004a04 <TIM_Base_SetConfig+0xf0>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d00f      	beq.n	800494c <TIM_Base_SetConfig+0x38>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004932:	d00b      	beq.n	800494c <TIM_Base_SetConfig+0x38>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	4a34      	ldr	r2, [pc, #208]	@ (8004a08 <TIM_Base_SetConfig+0xf4>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d007      	beq.n	800494c <TIM_Base_SetConfig+0x38>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	4a33      	ldr	r2, [pc, #204]	@ (8004a0c <TIM_Base_SetConfig+0xf8>)
 8004940:	4293      	cmp	r3, r2
 8004942:	d003      	beq.n	800494c <TIM_Base_SetConfig+0x38>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	4a32      	ldr	r2, [pc, #200]	@ (8004a10 <TIM_Base_SetConfig+0xfc>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d108      	bne.n	800495e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004952:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	68fa      	ldr	r2, [r7, #12]
 800495a:	4313      	orrs	r3, r2
 800495c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a28      	ldr	r2, [pc, #160]	@ (8004a04 <TIM_Base_SetConfig+0xf0>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d01b      	beq.n	800499e <TIM_Base_SetConfig+0x8a>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800496c:	d017      	beq.n	800499e <TIM_Base_SetConfig+0x8a>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a25      	ldr	r2, [pc, #148]	@ (8004a08 <TIM_Base_SetConfig+0xf4>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d013      	beq.n	800499e <TIM_Base_SetConfig+0x8a>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a24      	ldr	r2, [pc, #144]	@ (8004a0c <TIM_Base_SetConfig+0xf8>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d00f      	beq.n	800499e <TIM_Base_SetConfig+0x8a>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a23      	ldr	r2, [pc, #140]	@ (8004a10 <TIM_Base_SetConfig+0xfc>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d00b      	beq.n	800499e <TIM_Base_SetConfig+0x8a>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a22      	ldr	r2, [pc, #136]	@ (8004a14 <TIM_Base_SetConfig+0x100>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d007      	beq.n	800499e <TIM_Base_SetConfig+0x8a>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a21      	ldr	r2, [pc, #132]	@ (8004a18 <TIM_Base_SetConfig+0x104>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d003      	beq.n	800499e <TIM_Base_SetConfig+0x8a>
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	4a20      	ldr	r2, [pc, #128]	@ (8004a1c <TIM_Base_SetConfig+0x108>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d108      	bne.n	80049b0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	68db      	ldr	r3, [r3, #12]
 80049aa:	68fa      	ldr	r2, [r7, #12]
 80049ac:	4313      	orrs	r3, r2
 80049ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	4313      	orrs	r3, r2
 80049bc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	689a      	ldr	r2, [r3, #8]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a0c      	ldr	r2, [pc, #48]	@ (8004a04 <TIM_Base_SetConfig+0xf0>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d103      	bne.n	80049de <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	691a      	ldr	r2, [r3, #16]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f043 0204 	orr.w	r2, r3, #4
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2201      	movs	r2, #1
 80049ee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	68fa      	ldr	r2, [r7, #12]
 80049f4:	601a      	str	r2, [r3, #0]
}
 80049f6:	bf00      	nop
 80049f8:	3714      	adds	r7, #20
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	40010000 	.word	0x40010000
 8004a08:	40000400 	.word	0x40000400
 8004a0c:	40000800 	.word	0x40000800
 8004a10:	40000c00 	.word	0x40000c00
 8004a14:	40014000 	.word	0x40014000
 8004a18:	40014400 	.word	0x40014400
 8004a1c:	40014800 	.word	0x40014800

08004a20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b087      	sub	sp, #28
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	60f8      	str	r0, [r7, #12]
 8004a28:	60b9      	str	r1, [r7, #8]
 8004a2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	6a1b      	ldr	r3, [r3, #32]
 8004a36:	f023 0201 	bic.w	r2, r3, #1
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	699b      	ldr	r3, [r3, #24]
 8004a42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	011b      	lsls	r3, r3, #4
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	4313      	orrs	r3, r2
 8004a54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	f023 030a 	bic.w	r3, r3, #10
 8004a5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a5e:	697a      	ldr	r2, [r7, #20]
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	693a      	ldr	r2, [r7, #16]
 8004a6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	697a      	ldr	r2, [r7, #20]
 8004a70:	621a      	str	r2, [r3, #32]
}
 8004a72:	bf00      	nop
 8004a74:	371c      	adds	r7, #28
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr

08004a7e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a7e:	b480      	push	{r7}
 8004a80:	b087      	sub	sp, #28
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	60f8      	str	r0, [r7, #12]
 8004a86:	60b9      	str	r1, [r7, #8]
 8004a88:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6a1b      	ldr	r3, [r3, #32]
 8004a8e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6a1b      	ldr	r3, [r3, #32]
 8004a94:	f023 0210 	bic.w	r2, r3, #16
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	699b      	ldr	r3, [r3, #24]
 8004aa0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004aa8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	031b      	lsls	r3, r3, #12
 8004aae:	693a      	ldr	r2, [r7, #16]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004aba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	011b      	lsls	r3, r3, #4
 8004ac0:	697a      	ldr	r2, [r7, #20]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	697a      	ldr	r2, [r7, #20]
 8004ad0:	621a      	str	r2, [r3, #32]
}
 8004ad2:	bf00      	nop
 8004ad4:	371c      	adds	r7, #28
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr

08004ade <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ade:	b480      	push	{r7}
 8004ae0:	b085      	sub	sp, #20
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	6078      	str	r0, [r7, #4]
 8004ae6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004af4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004af6:	683a      	ldr	r2, [r7, #0]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	f043 0307 	orr.w	r3, r3, #7
 8004b00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	68fa      	ldr	r2, [r7, #12]
 8004b06:	609a      	str	r2, [r3, #8]
}
 8004b08:	bf00      	nop
 8004b0a:	3714      	adds	r7, #20
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr

08004b14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b087      	sub	sp, #28
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	607a      	str	r2, [r7, #4]
 8004b20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	689b      	ldr	r3, [r3, #8]
 8004b26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	021a      	lsls	r2, r3, #8
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	431a      	orrs	r2, r3
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	697a      	ldr	r2, [r7, #20]
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	697a      	ldr	r2, [r7, #20]
 8004b46:	609a      	str	r2, [r3, #8]
}
 8004b48:	bf00      	nop
 8004b4a:	371c      	adds	r7, #28
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b52:	4770      	bx	lr

08004b54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b085      	sub	sp, #20
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
 8004b5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d101      	bne.n	8004b6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b68:	2302      	movs	r3, #2
 8004b6a:	e050      	b.n	8004c0e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2202      	movs	r2, #2
 8004b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	685b      	ldr	r3, [r3, #4]
 8004b82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68fa      	ldr	r2, [r7, #12]
 8004ba4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a1c      	ldr	r2, [pc, #112]	@ (8004c1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d018      	beq.n	8004be2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bb8:	d013      	beq.n	8004be2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a18      	ldr	r2, [pc, #96]	@ (8004c20 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d00e      	beq.n	8004be2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a16      	ldr	r2, [pc, #88]	@ (8004c24 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d009      	beq.n	8004be2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4a15      	ldr	r2, [pc, #84]	@ (8004c28 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d004      	beq.n	8004be2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a13      	ldr	r2, [pc, #76]	@ (8004c2c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d10c      	bne.n	8004bfc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004be8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	68ba      	ldr	r2, [r7, #8]
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	68ba      	ldr	r2, [r7, #8]
 8004bfa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2201      	movs	r2, #1
 8004c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c0c:	2300      	movs	r3, #0
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3714      	adds	r7, #20
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	40010000 	.word	0x40010000
 8004c20:	40000400 	.word	0x40000400
 8004c24:	40000800 	.word	0x40000800
 8004c28:	40000c00 	.word	0x40000c00
 8004c2c:	40014000 	.word	0x40014000

08004c30 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b083      	sub	sp, #12
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004c38:	bf00      	nop
 8004c3a:	370c      	adds	r7, #12
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c42:	4770      	bx	lr

08004c44 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c4c:	bf00      	nop
 8004c4e:	370c      	adds	r7, #12
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr

08004c58 <__cvt>:
 8004c58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c5c:	ec57 6b10 	vmov	r6, r7, d0
 8004c60:	2f00      	cmp	r7, #0
 8004c62:	460c      	mov	r4, r1
 8004c64:	4619      	mov	r1, r3
 8004c66:	463b      	mov	r3, r7
 8004c68:	bfbb      	ittet	lt
 8004c6a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004c6e:	461f      	movlt	r7, r3
 8004c70:	2300      	movge	r3, #0
 8004c72:	232d      	movlt	r3, #45	@ 0x2d
 8004c74:	700b      	strb	r3, [r1, #0]
 8004c76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004c78:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004c7c:	4691      	mov	r9, r2
 8004c7e:	f023 0820 	bic.w	r8, r3, #32
 8004c82:	bfbc      	itt	lt
 8004c84:	4632      	movlt	r2, r6
 8004c86:	4616      	movlt	r6, r2
 8004c88:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004c8c:	d005      	beq.n	8004c9a <__cvt+0x42>
 8004c8e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004c92:	d100      	bne.n	8004c96 <__cvt+0x3e>
 8004c94:	3401      	adds	r4, #1
 8004c96:	2102      	movs	r1, #2
 8004c98:	e000      	b.n	8004c9c <__cvt+0x44>
 8004c9a:	2103      	movs	r1, #3
 8004c9c:	ab03      	add	r3, sp, #12
 8004c9e:	9301      	str	r3, [sp, #4]
 8004ca0:	ab02      	add	r3, sp, #8
 8004ca2:	9300      	str	r3, [sp, #0]
 8004ca4:	ec47 6b10 	vmov	d0, r6, r7
 8004ca8:	4653      	mov	r3, sl
 8004caa:	4622      	mov	r2, r4
 8004cac:	f000 fe5c 	bl	8005968 <_dtoa_r>
 8004cb0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004cb4:	4605      	mov	r5, r0
 8004cb6:	d119      	bne.n	8004cec <__cvt+0x94>
 8004cb8:	f019 0f01 	tst.w	r9, #1
 8004cbc:	d00e      	beq.n	8004cdc <__cvt+0x84>
 8004cbe:	eb00 0904 	add.w	r9, r0, r4
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	4630      	mov	r0, r6
 8004cc8:	4639      	mov	r1, r7
 8004cca:	f7fb ff05 	bl	8000ad8 <__aeabi_dcmpeq>
 8004cce:	b108      	cbz	r0, 8004cd4 <__cvt+0x7c>
 8004cd0:	f8cd 900c 	str.w	r9, [sp, #12]
 8004cd4:	2230      	movs	r2, #48	@ 0x30
 8004cd6:	9b03      	ldr	r3, [sp, #12]
 8004cd8:	454b      	cmp	r3, r9
 8004cda:	d31e      	bcc.n	8004d1a <__cvt+0xc2>
 8004cdc:	9b03      	ldr	r3, [sp, #12]
 8004cde:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004ce0:	1b5b      	subs	r3, r3, r5
 8004ce2:	4628      	mov	r0, r5
 8004ce4:	6013      	str	r3, [r2, #0]
 8004ce6:	b004      	add	sp, #16
 8004ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004cf0:	eb00 0904 	add.w	r9, r0, r4
 8004cf4:	d1e5      	bne.n	8004cc2 <__cvt+0x6a>
 8004cf6:	7803      	ldrb	r3, [r0, #0]
 8004cf8:	2b30      	cmp	r3, #48	@ 0x30
 8004cfa:	d10a      	bne.n	8004d12 <__cvt+0xba>
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	2300      	movs	r3, #0
 8004d00:	4630      	mov	r0, r6
 8004d02:	4639      	mov	r1, r7
 8004d04:	f7fb fee8 	bl	8000ad8 <__aeabi_dcmpeq>
 8004d08:	b918      	cbnz	r0, 8004d12 <__cvt+0xba>
 8004d0a:	f1c4 0401 	rsb	r4, r4, #1
 8004d0e:	f8ca 4000 	str.w	r4, [sl]
 8004d12:	f8da 3000 	ldr.w	r3, [sl]
 8004d16:	4499      	add	r9, r3
 8004d18:	e7d3      	b.n	8004cc2 <__cvt+0x6a>
 8004d1a:	1c59      	adds	r1, r3, #1
 8004d1c:	9103      	str	r1, [sp, #12]
 8004d1e:	701a      	strb	r2, [r3, #0]
 8004d20:	e7d9      	b.n	8004cd6 <__cvt+0x7e>

08004d22 <__exponent>:
 8004d22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d24:	2900      	cmp	r1, #0
 8004d26:	bfba      	itte	lt
 8004d28:	4249      	neglt	r1, r1
 8004d2a:	232d      	movlt	r3, #45	@ 0x2d
 8004d2c:	232b      	movge	r3, #43	@ 0x2b
 8004d2e:	2909      	cmp	r1, #9
 8004d30:	7002      	strb	r2, [r0, #0]
 8004d32:	7043      	strb	r3, [r0, #1]
 8004d34:	dd29      	ble.n	8004d8a <__exponent+0x68>
 8004d36:	f10d 0307 	add.w	r3, sp, #7
 8004d3a:	461d      	mov	r5, r3
 8004d3c:	270a      	movs	r7, #10
 8004d3e:	461a      	mov	r2, r3
 8004d40:	fbb1 f6f7 	udiv	r6, r1, r7
 8004d44:	fb07 1416 	mls	r4, r7, r6, r1
 8004d48:	3430      	adds	r4, #48	@ 0x30
 8004d4a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004d4e:	460c      	mov	r4, r1
 8004d50:	2c63      	cmp	r4, #99	@ 0x63
 8004d52:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004d56:	4631      	mov	r1, r6
 8004d58:	dcf1      	bgt.n	8004d3e <__exponent+0x1c>
 8004d5a:	3130      	adds	r1, #48	@ 0x30
 8004d5c:	1e94      	subs	r4, r2, #2
 8004d5e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004d62:	1c41      	adds	r1, r0, #1
 8004d64:	4623      	mov	r3, r4
 8004d66:	42ab      	cmp	r3, r5
 8004d68:	d30a      	bcc.n	8004d80 <__exponent+0x5e>
 8004d6a:	f10d 0309 	add.w	r3, sp, #9
 8004d6e:	1a9b      	subs	r3, r3, r2
 8004d70:	42ac      	cmp	r4, r5
 8004d72:	bf88      	it	hi
 8004d74:	2300      	movhi	r3, #0
 8004d76:	3302      	adds	r3, #2
 8004d78:	4403      	add	r3, r0
 8004d7a:	1a18      	subs	r0, r3, r0
 8004d7c:	b003      	add	sp, #12
 8004d7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d80:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004d84:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004d88:	e7ed      	b.n	8004d66 <__exponent+0x44>
 8004d8a:	2330      	movs	r3, #48	@ 0x30
 8004d8c:	3130      	adds	r1, #48	@ 0x30
 8004d8e:	7083      	strb	r3, [r0, #2]
 8004d90:	70c1      	strb	r1, [r0, #3]
 8004d92:	1d03      	adds	r3, r0, #4
 8004d94:	e7f1      	b.n	8004d7a <__exponent+0x58>
	...

08004d98 <_printf_float>:
 8004d98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d9c:	b08d      	sub	sp, #52	@ 0x34
 8004d9e:	460c      	mov	r4, r1
 8004da0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004da4:	4616      	mov	r6, r2
 8004da6:	461f      	mov	r7, r3
 8004da8:	4605      	mov	r5, r0
 8004daa:	f000 fcdb 	bl	8005764 <_localeconv_r>
 8004dae:	6803      	ldr	r3, [r0, #0]
 8004db0:	9304      	str	r3, [sp, #16]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f7fb fa64 	bl	8000280 <strlen>
 8004db8:	2300      	movs	r3, #0
 8004dba:	930a      	str	r3, [sp, #40]	@ 0x28
 8004dbc:	f8d8 3000 	ldr.w	r3, [r8]
 8004dc0:	9005      	str	r0, [sp, #20]
 8004dc2:	3307      	adds	r3, #7
 8004dc4:	f023 0307 	bic.w	r3, r3, #7
 8004dc8:	f103 0208 	add.w	r2, r3, #8
 8004dcc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004dd0:	f8d4 b000 	ldr.w	fp, [r4]
 8004dd4:	f8c8 2000 	str.w	r2, [r8]
 8004dd8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ddc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004de0:	9307      	str	r3, [sp, #28]
 8004de2:	f8cd 8018 	str.w	r8, [sp, #24]
 8004de6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004dea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004dee:	4b9c      	ldr	r3, [pc, #624]	@ (8005060 <_printf_float+0x2c8>)
 8004df0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004df4:	f7fb fea2 	bl	8000b3c <__aeabi_dcmpun>
 8004df8:	bb70      	cbnz	r0, 8004e58 <_printf_float+0xc0>
 8004dfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004dfe:	4b98      	ldr	r3, [pc, #608]	@ (8005060 <_printf_float+0x2c8>)
 8004e00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004e04:	f7fb fe7c 	bl	8000b00 <__aeabi_dcmple>
 8004e08:	bb30      	cbnz	r0, 8004e58 <_printf_float+0xc0>
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	4640      	mov	r0, r8
 8004e10:	4649      	mov	r1, r9
 8004e12:	f7fb fe6b 	bl	8000aec <__aeabi_dcmplt>
 8004e16:	b110      	cbz	r0, 8004e1e <_printf_float+0x86>
 8004e18:	232d      	movs	r3, #45	@ 0x2d
 8004e1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e1e:	4a91      	ldr	r2, [pc, #580]	@ (8005064 <_printf_float+0x2cc>)
 8004e20:	4b91      	ldr	r3, [pc, #580]	@ (8005068 <_printf_float+0x2d0>)
 8004e22:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004e26:	bf8c      	ite	hi
 8004e28:	4690      	movhi	r8, r2
 8004e2a:	4698      	movls	r8, r3
 8004e2c:	2303      	movs	r3, #3
 8004e2e:	6123      	str	r3, [r4, #16]
 8004e30:	f02b 0304 	bic.w	r3, fp, #4
 8004e34:	6023      	str	r3, [r4, #0]
 8004e36:	f04f 0900 	mov.w	r9, #0
 8004e3a:	9700      	str	r7, [sp, #0]
 8004e3c:	4633      	mov	r3, r6
 8004e3e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004e40:	4621      	mov	r1, r4
 8004e42:	4628      	mov	r0, r5
 8004e44:	f000 f9d2 	bl	80051ec <_printf_common>
 8004e48:	3001      	adds	r0, #1
 8004e4a:	f040 808d 	bne.w	8004f68 <_printf_float+0x1d0>
 8004e4e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004e52:	b00d      	add	sp, #52	@ 0x34
 8004e54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e58:	4642      	mov	r2, r8
 8004e5a:	464b      	mov	r3, r9
 8004e5c:	4640      	mov	r0, r8
 8004e5e:	4649      	mov	r1, r9
 8004e60:	f7fb fe6c 	bl	8000b3c <__aeabi_dcmpun>
 8004e64:	b140      	cbz	r0, 8004e78 <_printf_float+0xe0>
 8004e66:	464b      	mov	r3, r9
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	bfbc      	itt	lt
 8004e6c:	232d      	movlt	r3, #45	@ 0x2d
 8004e6e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004e72:	4a7e      	ldr	r2, [pc, #504]	@ (800506c <_printf_float+0x2d4>)
 8004e74:	4b7e      	ldr	r3, [pc, #504]	@ (8005070 <_printf_float+0x2d8>)
 8004e76:	e7d4      	b.n	8004e22 <_printf_float+0x8a>
 8004e78:	6863      	ldr	r3, [r4, #4]
 8004e7a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004e7e:	9206      	str	r2, [sp, #24]
 8004e80:	1c5a      	adds	r2, r3, #1
 8004e82:	d13b      	bne.n	8004efc <_printf_float+0x164>
 8004e84:	2306      	movs	r3, #6
 8004e86:	6063      	str	r3, [r4, #4]
 8004e88:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	6022      	str	r2, [r4, #0]
 8004e90:	9303      	str	r3, [sp, #12]
 8004e92:	ab0a      	add	r3, sp, #40	@ 0x28
 8004e94:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004e98:	ab09      	add	r3, sp, #36	@ 0x24
 8004e9a:	9300      	str	r3, [sp, #0]
 8004e9c:	6861      	ldr	r1, [r4, #4]
 8004e9e:	ec49 8b10 	vmov	d0, r8, r9
 8004ea2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004ea6:	4628      	mov	r0, r5
 8004ea8:	f7ff fed6 	bl	8004c58 <__cvt>
 8004eac:	9b06      	ldr	r3, [sp, #24]
 8004eae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004eb0:	2b47      	cmp	r3, #71	@ 0x47
 8004eb2:	4680      	mov	r8, r0
 8004eb4:	d129      	bne.n	8004f0a <_printf_float+0x172>
 8004eb6:	1cc8      	adds	r0, r1, #3
 8004eb8:	db02      	blt.n	8004ec0 <_printf_float+0x128>
 8004eba:	6863      	ldr	r3, [r4, #4]
 8004ebc:	4299      	cmp	r1, r3
 8004ebe:	dd41      	ble.n	8004f44 <_printf_float+0x1ac>
 8004ec0:	f1aa 0a02 	sub.w	sl, sl, #2
 8004ec4:	fa5f fa8a 	uxtb.w	sl, sl
 8004ec8:	3901      	subs	r1, #1
 8004eca:	4652      	mov	r2, sl
 8004ecc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004ed0:	9109      	str	r1, [sp, #36]	@ 0x24
 8004ed2:	f7ff ff26 	bl	8004d22 <__exponent>
 8004ed6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004ed8:	1813      	adds	r3, r2, r0
 8004eda:	2a01      	cmp	r2, #1
 8004edc:	4681      	mov	r9, r0
 8004ede:	6123      	str	r3, [r4, #16]
 8004ee0:	dc02      	bgt.n	8004ee8 <_printf_float+0x150>
 8004ee2:	6822      	ldr	r2, [r4, #0]
 8004ee4:	07d2      	lsls	r2, r2, #31
 8004ee6:	d501      	bpl.n	8004eec <_printf_float+0x154>
 8004ee8:	3301      	adds	r3, #1
 8004eea:	6123      	str	r3, [r4, #16]
 8004eec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d0a2      	beq.n	8004e3a <_printf_float+0xa2>
 8004ef4:	232d      	movs	r3, #45	@ 0x2d
 8004ef6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004efa:	e79e      	b.n	8004e3a <_printf_float+0xa2>
 8004efc:	9a06      	ldr	r2, [sp, #24]
 8004efe:	2a47      	cmp	r2, #71	@ 0x47
 8004f00:	d1c2      	bne.n	8004e88 <_printf_float+0xf0>
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d1c0      	bne.n	8004e88 <_printf_float+0xf0>
 8004f06:	2301      	movs	r3, #1
 8004f08:	e7bd      	b.n	8004e86 <_printf_float+0xee>
 8004f0a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004f0e:	d9db      	bls.n	8004ec8 <_printf_float+0x130>
 8004f10:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004f14:	d118      	bne.n	8004f48 <_printf_float+0x1b0>
 8004f16:	2900      	cmp	r1, #0
 8004f18:	6863      	ldr	r3, [r4, #4]
 8004f1a:	dd0b      	ble.n	8004f34 <_printf_float+0x19c>
 8004f1c:	6121      	str	r1, [r4, #16]
 8004f1e:	b913      	cbnz	r3, 8004f26 <_printf_float+0x18e>
 8004f20:	6822      	ldr	r2, [r4, #0]
 8004f22:	07d0      	lsls	r0, r2, #31
 8004f24:	d502      	bpl.n	8004f2c <_printf_float+0x194>
 8004f26:	3301      	adds	r3, #1
 8004f28:	440b      	add	r3, r1
 8004f2a:	6123      	str	r3, [r4, #16]
 8004f2c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004f2e:	f04f 0900 	mov.w	r9, #0
 8004f32:	e7db      	b.n	8004eec <_printf_float+0x154>
 8004f34:	b913      	cbnz	r3, 8004f3c <_printf_float+0x1a4>
 8004f36:	6822      	ldr	r2, [r4, #0]
 8004f38:	07d2      	lsls	r2, r2, #31
 8004f3a:	d501      	bpl.n	8004f40 <_printf_float+0x1a8>
 8004f3c:	3302      	adds	r3, #2
 8004f3e:	e7f4      	b.n	8004f2a <_printf_float+0x192>
 8004f40:	2301      	movs	r3, #1
 8004f42:	e7f2      	b.n	8004f2a <_printf_float+0x192>
 8004f44:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004f48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004f4a:	4299      	cmp	r1, r3
 8004f4c:	db05      	blt.n	8004f5a <_printf_float+0x1c2>
 8004f4e:	6823      	ldr	r3, [r4, #0]
 8004f50:	6121      	str	r1, [r4, #16]
 8004f52:	07d8      	lsls	r0, r3, #31
 8004f54:	d5ea      	bpl.n	8004f2c <_printf_float+0x194>
 8004f56:	1c4b      	adds	r3, r1, #1
 8004f58:	e7e7      	b.n	8004f2a <_printf_float+0x192>
 8004f5a:	2900      	cmp	r1, #0
 8004f5c:	bfd4      	ite	le
 8004f5e:	f1c1 0202 	rsble	r2, r1, #2
 8004f62:	2201      	movgt	r2, #1
 8004f64:	4413      	add	r3, r2
 8004f66:	e7e0      	b.n	8004f2a <_printf_float+0x192>
 8004f68:	6823      	ldr	r3, [r4, #0]
 8004f6a:	055a      	lsls	r2, r3, #21
 8004f6c:	d407      	bmi.n	8004f7e <_printf_float+0x1e6>
 8004f6e:	6923      	ldr	r3, [r4, #16]
 8004f70:	4642      	mov	r2, r8
 8004f72:	4631      	mov	r1, r6
 8004f74:	4628      	mov	r0, r5
 8004f76:	47b8      	blx	r7
 8004f78:	3001      	adds	r0, #1
 8004f7a:	d12b      	bne.n	8004fd4 <_printf_float+0x23c>
 8004f7c:	e767      	b.n	8004e4e <_printf_float+0xb6>
 8004f7e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004f82:	f240 80dd 	bls.w	8005140 <_printf_float+0x3a8>
 8004f86:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	f7fb fda3 	bl	8000ad8 <__aeabi_dcmpeq>
 8004f92:	2800      	cmp	r0, #0
 8004f94:	d033      	beq.n	8004ffe <_printf_float+0x266>
 8004f96:	4a37      	ldr	r2, [pc, #220]	@ (8005074 <_printf_float+0x2dc>)
 8004f98:	2301      	movs	r3, #1
 8004f9a:	4631      	mov	r1, r6
 8004f9c:	4628      	mov	r0, r5
 8004f9e:	47b8      	blx	r7
 8004fa0:	3001      	adds	r0, #1
 8004fa2:	f43f af54 	beq.w	8004e4e <_printf_float+0xb6>
 8004fa6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004faa:	4543      	cmp	r3, r8
 8004fac:	db02      	blt.n	8004fb4 <_printf_float+0x21c>
 8004fae:	6823      	ldr	r3, [r4, #0]
 8004fb0:	07d8      	lsls	r0, r3, #31
 8004fb2:	d50f      	bpl.n	8004fd4 <_printf_float+0x23c>
 8004fb4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004fb8:	4631      	mov	r1, r6
 8004fba:	4628      	mov	r0, r5
 8004fbc:	47b8      	blx	r7
 8004fbe:	3001      	adds	r0, #1
 8004fc0:	f43f af45 	beq.w	8004e4e <_printf_float+0xb6>
 8004fc4:	f04f 0900 	mov.w	r9, #0
 8004fc8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004fcc:	f104 0a1a 	add.w	sl, r4, #26
 8004fd0:	45c8      	cmp	r8, r9
 8004fd2:	dc09      	bgt.n	8004fe8 <_printf_float+0x250>
 8004fd4:	6823      	ldr	r3, [r4, #0]
 8004fd6:	079b      	lsls	r3, r3, #30
 8004fd8:	f100 8103 	bmi.w	80051e2 <_printf_float+0x44a>
 8004fdc:	68e0      	ldr	r0, [r4, #12]
 8004fde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004fe0:	4298      	cmp	r0, r3
 8004fe2:	bfb8      	it	lt
 8004fe4:	4618      	movlt	r0, r3
 8004fe6:	e734      	b.n	8004e52 <_printf_float+0xba>
 8004fe8:	2301      	movs	r3, #1
 8004fea:	4652      	mov	r2, sl
 8004fec:	4631      	mov	r1, r6
 8004fee:	4628      	mov	r0, r5
 8004ff0:	47b8      	blx	r7
 8004ff2:	3001      	adds	r0, #1
 8004ff4:	f43f af2b 	beq.w	8004e4e <_printf_float+0xb6>
 8004ff8:	f109 0901 	add.w	r9, r9, #1
 8004ffc:	e7e8      	b.n	8004fd0 <_printf_float+0x238>
 8004ffe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005000:	2b00      	cmp	r3, #0
 8005002:	dc39      	bgt.n	8005078 <_printf_float+0x2e0>
 8005004:	4a1b      	ldr	r2, [pc, #108]	@ (8005074 <_printf_float+0x2dc>)
 8005006:	2301      	movs	r3, #1
 8005008:	4631      	mov	r1, r6
 800500a:	4628      	mov	r0, r5
 800500c:	47b8      	blx	r7
 800500e:	3001      	adds	r0, #1
 8005010:	f43f af1d 	beq.w	8004e4e <_printf_float+0xb6>
 8005014:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005018:	ea59 0303 	orrs.w	r3, r9, r3
 800501c:	d102      	bne.n	8005024 <_printf_float+0x28c>
 800501e:	6823      	ldr	r3, [r4, #0]
 8005020:	07d9      	lsls	r1, r3, #31
 8005022:	d5d7      	bpl.n	8004fd4 <_printf_float+0x23c>
 8005024:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005028:	4631      	mov	r1, r6
 800502a:	4628      	mov	r0, r5
 800502c:	47b8      	blx	r7
 800502e:	3001      	adds	r0, #1
 8005030:	f43f af0d 	beq.w	8004e4e <_printf_float+0xb6>
 8005034:	f04f 0a00 	mov.w	sl, #0
 8005038:	f104 0b1a 	add.w	fp, r4, #26
 800503c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800503e:	425b      	negs	r3, r3
 8005040:	4553      	cmp	r3, sl
 8005042:	dc01      	bgt.n	8005048 <_printf_float+0x2b0>
 8005044:	464b      	mov	r3, r9
 8005046:	e793      	b.n	8004f70 <_printf_float+0x1d8>
 8005048:	2301      	movs	r3, #1
 800504a:	465a      	mov	r2, fp
 800504c:	4631      	mov	r1, r6
 800504e:	4628      	mov	r0, r5
 8005050:	47b8      	blx	r7
 8005052:	3001      	adds	r0, #1
 8005054:	f43f aefb 	beq.w	8004e4e <_printf_float+0xb6>
 8005058:	f10a 0a01 	add.w	sl, sl, #1
 800505c:	e7ee      	b.n	800503c <_printf_float+0x2a4>
 800505e:	bf00      	nop
 8005060:	7fefffff 	.word	0x7fefffff
 8005064:	080086dc 	.word	0x080086dc
 8005068:	080086d8 	.word	0x080086d8
 800506c:	080086e4 	.word	0x080086e4
 8005070:	080086e0 	.word	0x080086e0
 8005074:	080086e8 	.word	0x080086e8
 8005078:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800507a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800507e:	4553      	cmp	r3, sl
 8005080:	bfa8      	it	ge
 8005082:	4653      	movge	r3, sl
 8005084:	2b00      	cmp	r3, #0
 8005086:	4699      	mov	r9, r3
 8005088:	dc36      	bgt.n	80050f8 <_printf_float+0x360>
 800508a:	f04f 0b00 	mov.w	fp, #0
 800508e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005092:	f104 021a 	add.w	r2, r4, #26
 8005096:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005098:	9306      	str	r3, [sp, #24]
 800509a:	eba3 0309 	sub.w	r3, r3, r9
 800509e:	455b      	cmp	r3, fp
 80050a0:	dc31      	bgt.n	8005106 <_printf_float+0x36e>
 80050a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050a4:	459a      	cmp	sl, r3
 80050a6:	dc3a      	bgt.n	800511e <_printf_float+0x386>
 80050a8:	6823      	ldr	r3, [r4, #0]
 80050aa:	07da      	lsls	r2, r3, #31
 80050ac:	d437      	bmi.n	800511e <_printf_float+0x386>
 80050ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050b0:	ebaa 0903 	sub.w	r9, sl, r3
 80050b4:	9b06      	ldr	r3, [sp, #24]
 80050b6:	ebaa 0303 	sub.w	r3, sl, r3
 80050ba:	4599      	cmp	r9, r3
 80050bc:	bfa8      	it	ge
 80050be:	4699      	movge	r9, r3
 80050c0:	f1b9 0f00 	cmp.w	r9, #0
 80050c4:	dc33      	bgt.n	800512e <_printf_float+0x396>
 80050c6:	f04f 0800 	mov.w	r8, #0
 80050ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050ce:	f104 0b1a 	add.w	fp, r4, #26
 80050d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050d4:	ebaa 0303 	sub.w	r3, sl, r3
 80050d8:	eba3 0309 	sub.w	r3, r3, r9
 80050dc:	4543      	cmp	r3, r8
 80050de:	f77f af79 	ble.w	8004fd4 <_printf_float+0x23c>
 80050e2:	2301      	movs	r3, #1
 80050e4:	465a      	mov	r2, fp
 80050e6:	4631      	mov	r1, r6
 80050e8:	4628      	mov	r0, r5
 80050ea:	47b8      	blx	r7
 80050ec:	3001      	adds	r0, #1
 80050ee:	f43f aeae 	beq.w	8004e4e <_printf_float+0xb6>
 80050f2:	f108 0801 	add.w	r8, r8, #1
 80050f6:	e7ec      	b.n	80050d2 <_printf_float+0x33a>
 80050f8:	4642      	mov	r2, r8
 80050fa:	4631      	mov	r1, r6
 80050fc:	4628      	mov	r0, r5
 80050fe:	47b8      	blx	r7
 8005100:	3001      	adds	r0, #1
 8005102:	d1c2      	bne.n	800508a <_printf_float+0x2f2>
 8005104:	e6a3      	b.n	8004e4e <_printf_float+0xb6>
 8005106:	2301      	movs	r3, #1
 8005108:	4631      	mov	r1, r6
 800510a:	4628      	mov	r0, r5
 800510c:	9206      	str	r2, [sp, #24]
 800510e:	47b8      	blx	r7
 8005110:	3001      	adds	r0, #1
 8005112:	f43f ae9c 	beq.w	8004e4e <_printf_float+0xb6>
 8005116:	9a06      	ldr	r2, [sp, #24]
 8005118:	f10b 0b01 	add.w	fp, fp, #1
 800511c:	e7bb      	b.n	8005096 <_printf_float+0x2fe>
 800511e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005122:	4631      	mov	r1, r6
 8005124:	4628      	mov	r0, r5
 8005126:	47b8      	blx	r7
 8005128:	3001      	adds	r0, #1
 800512a:	d1c0      	bne.n	80050ae <_printf_float+0x316>
 800512c:	e68f      	b.n	8004e4e <_printf_float+0xb6>
 800512e:	9a06      	ldr	r2, [sp, #24]
 8005130:	464b      	mov	r3, r9
 8005132:	4442      	add	r2, r8
 8005134:	4631      	mov	r1, r6
 8005136:	4628      	mov	r0, r5
 8005138:	47b8      	blx	r7
 800513a:	3001      	adds	r0, #1
 800513c:	d1c3      	bne.n	80050c6 <_printf_float+0x32e>
 800513e:	e686      	b.n	8004e4e <_printf_float+0xb6>
 8005140:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005144:	f1ba 0f01 	cmp.w	sl, #1
 8005148:	dc01      	bgt.n	800514e <_printf_float+0x3b6>
 800514a:	07db      	lsls	r3, r3, #31
 800514c:	d536      	bpl.n	80051bc <_printf_float+0x424>
 800514e:	2301      	movs	r3, #1
 8005150:	4642      	mov	r2, r8
 8005152:	4631      	mov	r1, r6
 8005154:	4628      	mov	r0, r5
 8005156:	47b8      	blx	r7
 8005158:	3001      	adds	r0, #1
 800515a:	f43f ae78 	beq.w	8004e4e <_printf_float+0xb6>
 800515e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005162:	4631      	mov	r1, r6
 8005164:	4628      	mov	r0, r5
 8005166:	47b8      	blx	r7
 8005168:	3001      	adds	r0, #1
 800516a:	f43f ae70 	beq.w	8004e4e <_printf_float+0xb6>
 800516e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005172:	2200      	movs	r2, #0
 8005174:	2300      	movs	r3, #0
 8005176:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800517a:	f7fb fcad 	bl	8000ad8 <__aeabi_dcmpeq>
 800517e:	b9c0      	cbnz	r0, 80051b2 <_printf_float+0x41a>
 8005180:	4653      	mov	r3, sl
 8005182:	f108 0201 	add.w	r2, r8, #1
 8005186:	4631      	mov	r1, r6
 8005188:	4628      	mov	r0, r5
 800518a:	47b8      	blx	r7
 800518c:	3001      	adds	r0, #1
 800518e:	d10c      	bne.n	80051aa <_printf_float+0x412>
 8005190:	e65d      	b.n	8004e4e <_printf_float+0xb6>
 8005192:	2301      	movs	r3, #1
 8005194:	465a      	mov	r2, fp
 8005196:	4631      	mov	r1, r6
 8005198:	4628      	mov	r0, r5
 800519a:	47b8      	blx	r7
 800519c:	3001      	adds	r0, #1
 800519e:	f43f ae56 	beq.w	8004e4e <_printf_float+0xb6>
 80051a2:	f108 0801 	add.w	r8, r8, #1
 80051a6:	45d0      	cmp	r8, sl
 80051a8:	dbf3      	blt.n	8005192 <_printf_float+0x3fa>
 80051aa:	464b      	mov	r3, r9
 80051ac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80051b0:	e6df      	b.n	8004f72 <_printf_float+0x1da>
 80051b2:	f04f 0800 	mov.w	r8, #0
 80051b6:	f104 0b1a 	add.w	fp, r4, #26
 80051ba:	e7f4      	b.n	80051a6 <_printf_float+0x40e>
 80051bc:	2301      	movs	r3, #1
 80051be:	4642      	mov	r2, r8
 80051c0:	e7e1      	b.n	8005186 <_printf_float+0x3ee>
 80051c2:	2301      	movs	r3, #1
 80051c4:	464a      	mov	r2, r9
 80051c6:	4631      	mov	r1, r6
 80051c8:	4628      	mov	r0, r5
 80051ca:	47b8      	blx	r7
 80051cc:	3001      	adds	r0, #1
 80051ce:	f43f ae3e 	beq.w	8004e4e <_printf_float+0xb6>
 80051d2:	f108 0801 	add.w	r8, r8, #1
 80051d6:	68e3      	ldr	r3, [r4, #12]
 80051d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80051da:	1a5b      	subs	r3, r3, r1
 80051dc:	4543      	cmp	r3, r8
 80051de:	dcf0      	bgt.n	80051c2 <_printf_float+0x42a>
 80051e0:	e6fc      	b.n	8004fdc <_printf_float+0x244>
 80051e2:	f04f 0800 	mov.w	r8, #0
 80051e6:	f104 0919 	add.w	r9, r4, #25
 80051ea:	e7f4      	b.n	80051d6 <_printf_float+0x43e>

080051ec <_printf_common>:
 80051ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051f0:	4616      	mov	r6, r2
 80051f2:	4698      	mov	r8, r3
 80051f4:	688a      	ldr	r2, [r1, #8]
 80051f6:	690b      	ldr	r3, [r1, #16]
 80051f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80051fc:	4293      	cmp	r3, r2
 80051fe:	bfb8      	it	lt
 8005200:	4613      	movlt	r3, r2
 8005202:	6033      	str	r3, [r6, #0]
 8005204:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005208:	4607      	mov	r7, r0
 800520a:	460c      	mov	r4, r1
 800520c:	b10a      	cbz	r2, 8005212 <_printf_common+0x26>
 800520e:	3301      	adds	r3, #1
 8005210:	6033      	str	r3, [r6, #0]
 8005212:	6823      	ldr	r3, [r4, #0]
 8005214:	0699      	lsls	r1, r3, #26
 8005216:	bf42      	ittt	mi
 8005218:	6833      	ldrmi	r3, [r6, #0]
 800521a:	3302      	addmi	r3, #2
 800521c:	6033      	strmi	r3, [r6, #0]
 800521e:	6825      	ldr	r5, [r4, #0]
 8005220:	f015 0506 	ands.w	r5, r5, #6
 8005224:	d106      	bne.n	8005234 <_printf_common+0x48>
 8005226:	f104 0a19 	add.w	sl, r4, #25
 800522a:	68e3      	ldr	r3, [r4, #12]
 800522c:	6832      	ldr	r2, [r6, #0]
 800522e:	1a9b      	subs	r3, r3, r2
 8005230:	42ab      	cmp	r3, r5
 8005232:	dc26      	bgt.n	8005282 <_printf_common+0x96>
 8005234:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005238:	6822      	ldr	r2, [r4, #0]
 800523a:	3b00      	subs	r3, #0
 800523c:	bf18      	it	ne
 800523e:	2301      	movne	r3, #1
 8005240:	0692      	lsls	r2, r2, #26
 8005242:	d42b      	bmi.n	800529c <_printf_common+0xb0>
 8005244:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005248:	4641      	mov	r1, r8
 800524a:	4638      	mov	r0, r7
 800524c:	47c8      	blx	r9
 800524e:	3001      	adds	r0, #1
 8005250:	d01e      	beq.n	8005290 <_printf_common+0xa4>
 8005252:	6823      	ldr	r3, [r4, #0]
 8005254:	6922      	ldr	r2, [r4, #16]
 8005256:	f003 0306 	and.w	r3, r3, #6
 800525a:	2b04      	cmp	r3, #4
 800525c:	bf02      	ittt	eq
 800525e:	68e5      	ldreq	r5, [r4, #12]
 8005260:	6833      	ldreq	r3, [r6, #0]
 8005262:	1aed      	subeq	r5, r5, r3
 8005264:	68a3      	ldr	r3, [r4, #8]
 8005266:	bf0c      	ite	eq
 8005268:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800526c:	2500      	movne	r5, #0
 800526e:	4293      	cmp	r3, r2
 8005270:	bfc4      	itt	gt
 8005272:	1a9b      	subgt	r3, r3, r2
 8005274:	18ed      	addgt	r5, r5, r3
 8005276:	2600      	movs	r6, #0
 8005278:	341a      	adds	r4, #26
 800527a:	42b5      	cmp	r5, r6
 800527c:	d11a      	bne.n	80052b4 <_printf_common+0xc8>
 800527e:	2000      	movs	r0, #0
 8005280:	e008      	b.n	8005294 <_printf_common+0xa8>
 8005282:	2301      	movs	r3, #1
 8005284:	4652      	mov	r2, sl
 8005286:	4641      	mov	r1, r8
 8005288:	4638      	mov	r0, r7
 800528a:	47c8      	blx	r9
 800528c:	3001      	adds	r0, #1
 800528e:	d103      	bne.n	8005298 <_printf_common+0xac>
 8005290:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005298:	3501      	adds	r5, #1
 800529a:	e7c6      	b.n	800522a <_printf_common+0x3e>
 800529c:	18e1      	adds	r1, r4, r3
 800529e:	1c5a      	adds	r2, r3, #1
 80052a0:	2030      	movs	r0, #48	@ 0x30
 80052a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80052a6:	4422      	add	r2, r4
 80052a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80052ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80052b0:	3302      	adds	r3, #2
 80052b2:	e7c7      	b.n	8005244 <_printf_common+0x58>
 80052b4:	2301      	movs	r3, #1
 80052b6:	4622      	mov	r2, r4
 80052b8:	4641      	mov	r1, r8
 80052ba:	4638      	mov	r0, r7
 80052bc:	47c8      	blx	r9
 80052be:	3001      	adds	r0, #1
 80052c0:	d0e6      	beq.n	8005290 <_printf_common+0xa4>
 80052c2:	3601      	adds	r6, #1
 80052c4:	e7d9      	b.n	800527a <_printf_common+0x8e>
	...

080052c8 <_printf_i>:
 80052c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052cc:	7e0f      	ldrb	r7, [r1, #24]
 80052ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80052d0:	2f78      	cmp	r7, #120	@ 0x78
 80052d2:	4691      	mov	r9, r2
 80052d4:	4680      	mov	r8, r0
 80052d6:	460c      	mov	r4, r1
 80052d8:	469a      	mov	sl, r3
 80052da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80052de:	d807      	bhi.n	80052f0 <_printf_i+0x28>
 80052e0:	2f62      	cmp	r7, #98	@ 0x62
 80052e2:	d80a      	bhi.n	80052fa <_printf_i+0x32>
 80052e4:	2f00      	cmp	r7, #0
 80052e6:	f000 80d1 	beq.w	800548c <_printf_i+0x1c4>
 80052ea:	2f58      	cmp	r7, #88	@ 0x58
 80052ec:	f000 80b8 	beq.w	8005460 <_printf_i+0x198>
 80052f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80052f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80052f8:	e03a      	b.n	8005370 <_printf_i+0xa8>
 80052fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80052fe:	2b15      	cmp	r3, #21
 8005300:	d8f6      	bhi.n	80052f0 <_printf_i+0x28>
 8005302:	a101      	add	r1, pc, #4	@ (adr r1, 8005308 <_printf_i+0x40>)
 8005304:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005308:	08005361 	.word	0x08005361
 800530c:	08005375 	.word	0x08005375
 8005310:	080052f1 	.word	0x080052f1
 8005314:	080052f1 	.word	0x080052f1
 8005318:	080052f1 	.word	0x080052f1
 800531c:	080052f1 	.word	0x080052f1
 8005320:	08005375 	.word	0x08005375
 8005324:	080052f1 	.word	0x080052f1
 8005328:	080052f1 	.word	0x080052f1
 800532c:	080052f1 	.word	0x080052f1
 8005330:	080052f1 	.word	0x080052f1
 8005334:	08005473 	.word	0x08005473
 8005338:	0800539f 	.word	0x0800539f
 800533c:	0800542d 	.word	0x0800542d
 8005340:	080052f1 	.word	0x080052f1
 8005344:	080052f1 	.word	0x080052f1
 8005348:	08005495 	.word	0x08005495
 800534c:	080052f1 	.word	0x080052f1
 8005350:	0800539f 	.word	0x0800539f
 8005354:	080052f1 	.word	0x080052f1
 8005358:	080052f1 	.word	0x080052f1
 800535c:	08005435 	.word	0x08005435
 8005360:	6833      	ldr	r3, [r6, #0]
 8005362:	1d1a      	adds	r2, r3, #4
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	6032      	str	r2, [r6, #0]
 8005368:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800536c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005370:	2301      	movs	r3, #1
 8005372:	e09c      	b.n	80054ae <_printf_i+0x1e6>
 8005374:	6833      	ldr	r3, [r6, #0]
 8005376:	6820      	ldr	r0, [r4, #0]
 8005378:	1d19      	adds	r1, r3, #4
 800537a:	6031      	str	r1, [r6, #0]
 800537c:	0606      	lsls	r6, r0, #24
 800537e:	d501      	bpl.n	8005384 <_printf_i+0xbc>
 8005380:	681d      	ldr	r5, [r3, #0]
 8005382:	e003      	b.n	800538c <_printf_i+0xc4>
 8005384:	0645      	lsls	r5, r0, #25
 8005386:	d5fb      	bpl.n	8005380 <_printf_i+0xb8>
 8005388:	f9b3 5000 	ldrsh.w	r5, [r3]
 800538c:	2d00      	cmp	r5, #0
 800538e:	da03      	bge.n	8005398 <_printf_i+0xd0>
 8005390:	232d      	movs	r3, #45	@ 0x2d
 8005392:	426d      	negs	r5, r5
 8005394:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005398:	4858      	ldr	r0, [pc, #352]	@ (80054fc <_printf_i+0x234>)
 800539a:	230a      	movs	r3, #10
 800539c:	e011      	b.n	80053c2 <_printf_i+0xfa>
 800539e:	6821      	ldr	r1, [r4, #0]
 80053a0:	6833      	ldr	r3, [r6, #0]
 80053a2:	0608      	lsls	r0, r1, #24
 80053a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80053a8:	d402      	bmi.n	80053b0 <_printf_i+0xe8>
 80053aa:	0649      	lsls	r1, r1, #25
 80053ac:	bf48      	it	mi
 80053ae:	b2ad      	uxthmi	r5, r5
 80053b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80053b2:	4852      	ldr	r0, [pc, #328]	@ (80054fc <_printf_i+0x234>)
 80053b4:	6033      	str	r3, [r6, #0]
 80053b6:	bf14      	ite	ne
 80053b8:	230a      	movne	r3, #10
 80053ba:	2308      	moveq	r3, #8
 80053bc:	2100      	movs	r1, #0
 80053be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80053c2:	6866      	ldr	r6, [r4, #4]
 80053c4:	60a6      	str	r6, [r4, #8]
 80053c6:	2e00      	cmp	r6, #0
 80053c8:	db05      	blt.n	80053d6 <_printf_i+0x10e>
 80053ca:	6821      	ldr	r1, [r4, #0]
 80053cc:	432e      	orrs	r6, r5
 80053ce:	f021 0104 	bic.w	r1, r1, #4
 80053d2:	6021      	str	r1, [r4, #0]
 80053d4:	d04b      	beq.n	800546e <_printf_i+0x1a6>
 80053d6:	4616      	mov	r6, r2
 80053d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80053dc:	fb03 5711 	mls	r7, r3, r1, r5
 80053e0:	5dc7      	ldrb	r7, [r0, r7]
 80053e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80053e6:	462f      	mov	r7, r5
 80053e8:	42bb      	cmp	r3, r7
 80053ea:	460d      	mov	r5, r1
 80053ec:	d9f4      	bls.n	80053d8 <_printf_i+0x110>
 80053ee:	2b08      	cmp	r3, #8
 80053f0:	d10b      	bne.n	800540a <_printf_i+0x142>
 80053f2:	6823      	ldr	r3, [r4, #0]
 80053f4:	07df      	lsls	r7, r3, #31
 80053f6:	d508      	bpl.n	800540a <_printf_i+0x142>
 80053f8:	6923      	ldr	r3, [r4, #16]
 80053fa:	6861      	ldr	r1, [r4, #4]
 80053fc:	4299      	cmp	r1, r3
 80053fe:	bfde      	ittt	le
 8005400:	2330      	movle	r3, #48	@ 0x30
 8005402:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005406:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800540a:	1b92      	subs	r2, r2, r6
 800540c:	6122      	str	r2, [r4, #16]
 800540e:	f8cd a000 	str.w	sl, [sp]
 8005412:	464b      	mov	r3, r9
 8005414:	aa03      	add	r2, sp, #12
 8005416:	4621      	mov	r1, r4
 8005418:	4640      	mov	r0, r8
 800541a:	f7ff fee7 	bl	80051ec <_printf_common>
 800541e:	3001      	adds	r0, #1
 8005420:	d14a      	bne.n	80054b8 <_printf_i+0x1f0>
 8005422:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005426:	b004      	add	sp, #16
 8005428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800542c:	6823      	ldr	r3, [r4, #0]
 800542e:	f043 0320 	orr.w	r3, r3, #32
 8005432:	6023      	str	r3, [r4, #0]
 8005434:	4832      	ldr	r0, [pc, #200]	@ (8005500 <_printf_i+0x238>)
 8005436:	2778      	movs	r7, #120	@ 0x78
 8005438:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800543c:	6823      	ldr	r3, [r4, #0]
 800543e:	6831      	ldr	r1, [r6, #0]
 8005440:	061f      	lsls	r7, r3, #24
 8005442:	f851 5b04 	ldr.w	r5, [r1], #4
 8005446:	d402      	bmi.n	800544e <_printf_i+0x186>
 8005448:	065f      	lsls	r7, r3, #25
 800544a:	bf48      	it	mi
 800544c:	b2ad      	uxthmi	r5, r5
 800544e:	6031      	str	r1, [r6, #0]
 8005450:	07d9      	lsls	r1, r3, #31
 8005452:	bf44      	itt	mi
 8005454:	f043 0320 	orrmi.w	r3, r3, #32
 8005458:	6023      	strmi	r3, [r4, #0]
 800545a:	b11d      	cbz	r5, 8005464 <_printf_i+0x19c>
 800545c:	2310      	movs	r3, #16
 800545e:	e7ad      	b.n	80053bc <_printf_i+0xf4>
 8005460:	4826      	ldr	r0, [pc, #152]	@ (80054fc <_printf_i+0x234>)
 8005462:	e7e9      	b.n	8005438 <_printf_i+0x170>
 8005464:	6823      	ldr	r3, [r4, #0]
 8005466:	f023 0320 	bic.w	r3, r3, #32
 800546a:	6023      	str	r3, [r4, #0]
 800546c:	e7f6      	b.n	800545c <_printf_i+0x194>
 800546e:	4616      	mov	r6, r2
 8005470:	e7bd      	b.n	80053ee <_printf_i+0x126>
 8005472:	6833      	ldr	r3, [r6, #0]
 8005474:	6825      	ldr	r5, [r4, #0]
 8005476:	6961      	ldr	r1, [r4, #20]
 8005478:	1d18      	adds	r0, r3, #4
 800547a:	6030      	str	r0, [r6, #0]
 800547c:	062e      	lsls	r6, r5, #24
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	d501      	bpl.n	8005486 <_printf_i+0x1be>
 8005482:	6019      	str	r1, [r3, #0]
 8005484:	e002      	b.n	800548c <_printf_i+0x1c4>
 8005486:	0668      	lsls	r0, r5, #25
 8005488:	d5fb      	bpl.n	8005482 <_printf_i+0x1ba>
 800548a:	8019      	strh	r1, [r3, #0]
 800548c:	2300      	movs	r3, #0
 800548e:	6123      	str	r3, [r4, #16]
 8005490:	4616      	mov	r6, r2
 8005492:	e7bc      	b.n	800540e <_printf_i+0x146>
 8005494:	6833      	ldr	r3, [r6, #0]
 8005496:	1d1a      	adds	r2, r3, #4
 8005498:	6032      	str	r2, [r6, #0]
 800549a:	681e      	ldr	r6, [r3, #0]
 800549c:	6862      	ldr	r2, [r4, #4]
 800549e:	2100      	movs	r1, #0
 80054a0:	4630      	mov	r0, r6
 80054a2:	f7fa fe9d 	bl	80001e0 <memchr>
 80054a6:	b108      	cbz	r0, 80054ac <_printf_i+0x1e4>
 80054a8:	1b80      	subs	r0, r0, r6
 80054aa:	6060      	str	r0, [r4, #4]
 80054ac:	6863      	ldr	r3, [r4, #4]
 80054ae:	6123      	str	r3, [r4, #16]
 80054b0:	2300      	movs	r3, #0
 80054b2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054b6:	e7aa      	b.n	800540e <_printf_i+0x146>
 80054b8:	6923      	ldr	r3, [r4, #16]
 80054ba:	4632      	mov	r2, r6
 80054bc:	4649      	mov	r1, r9
 80054be:	4640      	mov	r0, r8
 80054c0:	47d0      	blx	sl
 80054c2:	3001      	adds	r0, #1
 80054c4:	d0ad      	beq.n	8005422 <_printf_i+0x15a>
 80054c6:	6823      	ldr	r3, [r4, #0]
 80054c8:	079b      	lsls	r3, r3, #30
 80054ca:	d413      	bmi.n	80054f4 <_printf_i+0x22c>
 80054cc:	68e0      	ldr	r0, [r4, #12]
 80054ce:	9b03      	ldr	r3, [sp, #12]
 80054d0:	4298      	cmp	r0, r3
 80054d2:	bfb8      	it	lt
 80054d4:	4618      	movlt	r0, r3
 80054d6:	e7a6      	b.n	8005426 <_printf_i+0x15e>
 80054d8:	2301      	movs	r3, #1
 80054da:	4632      	mov	r2, r6
 80054dc:	4649      	mov	r1, r9
 80054de:	4640      	mov	r0, r8
 80054e0:	47d0      	blx	sl
 80054e2:	3001      	adds	r0, #1
 80054e4:	d09d      	beq.n	8005422 <_printf_i+0x15a>
 80054e6:	3501      	adds	r5, #1
 80054e8:	68e3      	ldr	r3, [r4, #12]
 80054ea:	9903      	ldr	r1, [sp, #12]
 80054ec:	1a5b      	subs	r3, r3, r1
 80054ee:	42ab      	cmp	r3, r5
 80054f0:	dcf2      	bgt.n	80054d8 <_printf_i+0x210>
 80054f2:	e7eb      	b.n	80054cc <_printf_i+0x204>
 80054f4:	2500      	movs	r5, #0
 80054f6:	f104 0619 	add.w	r6, r4, #25
 80054fa:	e7f5      	b.n	80054e8 <_printf_i+0x220>
 80054fc:	080086ea 	.word	0x080086ea
 8005500:	080086fb 	.word	0x080086fb

08005504 <std>:
 8005504:	2300      	movs	r3, #0
 8005506:	b510      	push	{r4, lr}
 8005508:	4604      	mov	r4, r0
 800550a:	e9c0 3300 	strd	r3, r3, [r0]
 800550e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005512:	6083      	str	r3, [r0, #8]
 8005514:	8181      	strh	r1, [r0, #12]
 8005516:	6643      	str	r3, [r0, #100]	@ 0x64
 8005518:	81c2      	strh	r2, [r0, #14]
 800551a:	6183      	str	r3, [r0, #24]
 800551c:	4619      	mov	r1, r3
 800551e:	2208      	movs	r2, #8
 8005520:	305c      	adds	r0, #92	@ 0x5c
 8005522:	f000 f916 	bl	8005752 <memset>
 8005526:	4b0d      	ldr	r3, [pc, #52]	@ (800555c <std+0x58>)
 8005528:	6263      	str	r3, [r4, #36]	@ 0x24
 800552a:	4b0d      	ldr	r3, [pc, #52]	@ (8005560 <std+0x5c>)
 800552c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800552e:	4b0d      	ldr	r3, [pc, #52]	@ (8005564 <std+0x60>)
 8005530:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005532:	4b0d      	ldr	r3, [pc, #52]	@ (8005568 <std+0x64>)
 8005534:	6323      	str	r3, [r4, #48]	@ 0x30
 8005536:	4b0d      	ldr	r3, [pc, #52]	@ (800556c <std+0x68>)
 8005538:	6224      	str	r4, [r4, #32]
 800553a:	429c      	cmp	r4, r3
 800553c:	d006      	beq.n	800554c <std+0x48>
 800553e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005542:	4294      	cmp	r4, r2
 8005544:	d002      	beq.n	800554c <std+0x48>
 8005546:	33d0      	adds	r3, #208	@ 0xd0
 8005548:	429c      	cmp	r4, r3
 800554a:	d105      	bne.n	8005558 <std+0x54>
 800554c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005554:	f000 b97a 	b.w	800584c <__retarget_lock_init_recursive>
 8005558:	bd10      	pop	{r4, pc}
 800555a:	bf00      	nop
 800555c:	080056cd 	.word	0x080056cd
 8005560:	080056ef 	.word	0x080056ef
 8005564:	08005727 	.word	0x08005727
 8005568:	0800574b 	.word	0x0800574b
 800556c:	20000974 	.word	0x20000974

08005570 <stdio_exit_handler>:
 8005570:	4a02      	ldr	r2, [pc, #8]	@ (800557c <stdio_exit_handler+0xc>)
 8005572:	4903      	ldr	r1, [pc, #12]	@ (8005580 <stdio_exit_handler+0x10>)
 8005574:	4803      	ldr	r0, [pc, #12]	@ (8005584 <stdio_exit_handler+0x14>)
 8005576:	f000 b869 	b.w	800564c <_fwalk_sglue>
 800557a:	bf00      	nop
 800557c:	20000658 	.word	0x20000658
 8005580:	080071b5 	.word	0x080071b5
 8005584:	20000668 	.word	0x20000668

08005588 <cleanup_stdio>:
 8005588:	6841      	ldr	r1, [r0, #4]
 800558a:	4b0c      	ldr	r3, [pc, #48]	@ (80055bc <cleanup_stdio+0x34>)
 800558c:	4299      	cmp	r1, r3
 800558e:	b510      	push	{r4, lr}
 8005590:	4604      	mov	r4, r0
 8005592:	d001      	beq.n	8005598 <cleanup_stdio+0x10>
 8005594:	f001 fe0e 	bl	80071b4 <_fflush_r>
 8005598:	68a1      	ldr	r1, [r4, #8]
 800559a:	4b09      	ldr	r3, [pc, #36]	@ (80055c0 <cleanup_stdio+0x38>)
 800559c:	4299      	cmp	r1, r3
 800559e:	d002      	beq.n	80055a6 <cleanup_stdio+0x1e>
 80055a0:	4620      	mov	r0, r4
 80055a2:	f001 fe07 	bl	80071b4 <_fflush_r>
 80055a6:	68e1      	ldr	r1, [r4, #12]
 80055a8:	4b06      	ldr	r3, [pc, #24]	@ (80055c4 <cleanup_stdio+0x3c>)
 80055aa:	4299      	cmp	r1, r3
 80055ac:	d004      	beq.n	80055b8 <cleanup_stdio+0x30>
 80055ae:	4620      	mov	r0, r4
 80055b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055b4:	f001 bdfe 	b.w	80071b4 <_fflush_r>
 80055b8:	bd10      	pop	{r4, pc}
 80055ba:	bf00      	nop
 80055bc:	20000974 	.word	0x20000974
 80055c0:	200009dc 	.word	0x200009dc
 80055c4:	20000a44 	.word	0x20000a44

080055c8 <global_stdio_init.part.0>:
 80055c8:	b510      	push	{r4, lr}
 80055ca:	4b0b      	ldr	r3, [pc, #44]	@ (80055f8 <global_stdio_init.part.0+0x30>)
 80055cc:	4c0b      	ldr	r4, [pc, #44]	@ (80055fc <global_stdio_init.part.0+0x34>)
 80055ce:	4a0c      	ldr	r2, [pc, #48]	@ (8005600 <global_stdio_init.part.0+0x38>)
 80055d0:	601a      	str	r2, [r3, #0]
 80055d2:	4620      	mov	r0, r4
 80055d4:	2200      	movs	r2, #0
 80055d6:	2104      	movs	r1, #4
 80055d8:	f7ff ff94 	bl	8005504 <std>
 80055dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80055e0:	2201      	movs	r2, #1
 80055e2:	2109      	movs	r1, #9
 80055e4:	f7ff ff8e 	bl	8005504 <std>
 80055e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80055ec:	2202      	movs	r2, #2
 80055ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055f2:	2112      	movs	r1, #18
 80055f4:	f7ff bf86 	b.w	8005504 <std>
 80055f8:	20000aac 	.word	0x20000aac
 80055fc:	20000974 	.word	0x20000974
 8005600:	08005571 	.word	0x08005571

08005604 <__sfp_lock_acquire>:
 8005604:	4801      	ldr	r0, [pc, #4]	@ (800560c <__sfp_lock_acquire+0x8>)
 8005606:	f000 b922 	b.w	800584e <__retarget_lock_acquire_recursive>
 800560a:	bf00      	nop
 800560c:	20000ab5 	.word	0x20000ab5

08005610 <__sfp_lock_release>:
 8005610:	4801      	ldr	r0, [pc, #4]	@ (8005618 <__sfp_lock_release+0x8>)
 8005612:	f000 b91d 	b.w	8005850 <__retarget_lock_release_recursive>
 8005616:	bf00      	nop
 8005618:	20000ab5 	.word	0x20000ab5

0800561c <__sinit>:
 800561c:	b510      	push	{r4, lr}
 800561e:	4604      	mov	r4, r0
 8005620:	f7ff fff0 	bl	8005604 <__sfp_lock_acquire>
 8005624:	6a23      	ldr	r3, [r4, #32]
 8005626:	b11b      	cbz	r3, 8005630 <__sinit+0x14>
 8005628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800562c:	f7ff bff0 	b.w	8005610 <__sfp_lock_release>
 8005630:	4b04      	ldr	r3, [pc, #16]	@ (8005644 <__sinit+0x28>)
 8005632:	6223      	str	r3, [r4, #32]
 8005634:	4b04      	ldr	r3, [pc, #16]	@ (8005648 <__sinit+0x2c>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	2b00      	cmp	r3, #0
 800563a:	d1f5      	bne.n	8005628 <__sinit+0xc>
 800563c:	f7ff ffc4 	bl	80055c8 <global_stdio_init.part.0>
 8005640:	e7f2      	b.n	8005628 <__sinit+0xc>
 8005642:	bf00      	nop
 8005644:	08005589 	.word	0x08005589
 8005648:	20000aac 	.word	0x20000aac

0800564c <_fwalk_sglue>:
 800564c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005650:	4607      	mov	r7, r0
 8005652:	4688      	mov	r8, r1
 8005654:	4614      	mov	r4, r2
 8005656:	2600      	movs	r6, #0
 8005658:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800565c:	f1b9 0901 	subs.w	r9, r9, #1
 8005660:	d505      	bpl.n	800566e <_fwalk_sglue+0x22>
 8005662:	6824      	ldr	r4, [r4, #0]
 8005664:	2c00      	cmp	r4, #0
 8005666:	d1f7      	bne.n	8005658 <_fwalk_sglue+0xc>
 8005668:	4630      	mov	r0, r6
 800566a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800566e:	89ab      	ldrh	r3, [r5, #12]
 8005670:	2b01      	cmp	r3, #1
 8005672:	d907      	bls.n	8005684 <_fwalk_sglue+0x38>
 8005674:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005678:	3301      	adds	r3, #1
 800567a:	d003      	beq.n	8005684 <_fwalk_sglue+0x38>
 800567c:	4629      	mov	r1, r5
 800567e:	4638      	mov	r0, r7
 8005680:	47c0      	blx	r8
 8005682:	4306      	orrs	r6, r0
 8005684:	3568      	adds	r5, #104	@ 0x68
 8005686:	e7e9      	b.n	800565c <_fwalk_sglue+0x10>

08005688 <siprintf>:
 8005688:	b40e      	push	{r1, r2, r3}
 800568a:	b510      	push	{r4, lr}
 800568c:	b09d      	sub	sp, #116	@ 0x74
 800568e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005690:	9002      	str	r0, [sp, #8]
 8005692:	9006      	str	r0, [sp, #24]
 8005694:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005698:	480a      	ldr	r0, [pc, #40]	@ (80056c4 <siprintf+0x3c>)
 800569a:	9107      	str	r1, [sp, #28]
 800569c:	9104      	str	r1, [sp, #16]
 800569e:	490a      	ldr	r1, [pc, #40]	@ (80056c8 <siprintf+0x40>)
 80056a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80056a4:	9105      	str	r1, [sp, #20]
 80056a6:	2400      	movs	r4, #0
 80056a8:	a902      	add	r1, sp, #8
 80056aa:	6800      	ldr	r0, [r0, #0]
 80056ac:	9301      	str	r3, [sp, #4]
 80056ae:	941b      	str	r4, [sp, #108]	@ 0x6c
 80056b0:	f001 fc00 	bl	8006eb4 <_svfiprintf_r>
 80056b4:	9b02      	ldr	r3, [sp, #8]
 80056b6:	701c      	strb	r4, [r3, #0]
 80056b8:	b01d      	add	sp, #116	@ 0x74
 80056ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056be:	b003      	add	sp, #12
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	20000664 	.word	0x20000664
 80056c8:	ffff0208 	.word	0xffff0208

080056cc <__sread>:
 80056cc:	b510      	push	{r4, lr}
 80056ce:	460c      	mov	r4, r1
 80056d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056d4:	f000 f86c 	bl	80057b0 <_read_r>
 80056d8:	2800      	cmp	r0, #0
 80056da:	bfab      	itete	ge
 80056dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80056de:	89a3      	ldrhlt	r3, [r4, #12]
 80056e0:	181b      	addge	r3, r3, r0
 80056e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80056e6:	bfac      	ite	ge
 80056e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80056ea:	81a3      	strhlt	r3, [r4, #12]
 80056ec:	bd10      	pop	{r4, pc}

080056ee <__swrite>:
 80056ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056f2:	461f      	mov	r7, r3
 80056f4:	898b      	ldrh	r3, [r1, #12]
 80056f6:	05db      	lsls	r3, r3, #23
 80056f8:	4605      	mov	r5, r0
 80056fa:	460c      	mov	r4, r1
 80056fc:	4616      	mov	r6, r2
 80056fe:	d505      	bpl.n	800570c <__swrite+0x1e>
 8005700:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005704:	2302      	movs	r3, #2
 8005706:	2200      	movs	r2, #0
 8005708:	f000 f840 	bl	800578c <_lseek_r>
 800570c:	89a3      	ldrh	r3, [r4, #12]
 800570e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005712:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005716:	81a3      	strh	r3, [r4, #12]
 8005718:	4632      	mov	r2, r6
 800571a:	463b      	mov	r3, r7
 800571c:	4628      	mov	r0, r5
 800571e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005722:	f000 b857 	b.w	80057d4 <_write_r>

08005726 <__sseek>:
 8005726:	b510      	push	{r4, lr}
 8005728:	460c      	mov	r4, r1
 800572a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800572e:	f000 f82d 	bl	800578c <_lseek_r>
 8005732:	1c43      	adds	r3, r0, #1
 8005734:	89a3      	ldrh	r3, [r4, #12]
 8005736:	bf15      	itete	ne
 8005738:	6560      	strne	r0, [r4, #84]	@ 0x54
 800573a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800573e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005742:	81a3      	strheq	r3, [r4, #12]
 8005744:	bf18      	it	ne
 8005746:	81a3      	strhne	r3, [r4, #12]
 8005748:	bd10      	pop	{r4, pc}

0800574a <__sclose>:
 800574a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800574e:	f000 b80d 	b.w	800576c <_close_r>

08005752 <memset>:
 8005752:	4402      	add	r2, r0
 8005754:	4603      	mov	r3, r0
 8005756:	4293      	cmp	r3, r2
 8005758:	d100      	bne.n	800575c <memset+0xa>
 800575a:	4770      	bx	lr
 800575c:	f803 1b01 	strb.w	r1, [r3], #1
 8005760:	e7f9      	b.n	8005756 <memset+0x4>
	...

08005764 <_localeconv_r>:
 8005764:	4800      	ldr	r0, [pc, #0]	@ (8005768 <_localeconv_r+0x4>)
 8005766:	4770      	bx	lr
 8005768:	200007a4 	.word	0x200007a4

0800576c <_close_r>:
 800576c:	b538      	push	{r3, r4, r5, lr}
 800576e:	4d06      	ldr	r5, [pc, #24]	@ (8005788 <_close_r+0x1c>)
 8005770:	2300      	movs	r3, #0
 8005772:	4604      	mov	r4, r0
 8005774:	4608      	mov	r0, r1
 8005776:	602b      	str	r3, [r5, #0]
 8005778:	f7fc fa68 	bl	8001c4c <_close>
 800577c:	1c43      	adds	r3, r0, #1
 800577e:	d102      	bne.n	8005786 <_close_r+0x1a>
 8005780:	682b      	ldr	r3, [r5, #0]
 8005782:	b103      	cbz	r3, 8005786 <_close_r+0x1a>
 8005784:	6023      	str	r3, [r4, #0]
 8005786:	bd38      	pop	{r3, r4, r5, pc}
 8005788:	20000ab0 	.word	0x20000ab0

0800578c <_lseek_r>:
 800578c:	b538      	push	{r3, r4, r5, lr}
 800578e:	4d07      	ldr	r5, [pc, #28]	@ (80057ac <_lseek_r+0x20>)
 8005790:	4604      	mov	r4, r0
 8005792:	4608      	mov	r0, r1
 8005794:	4611      	mov	r1, r2
 8005796:	2200      	movs	r2, #0
 8005798:	602a      	str	r2, [r5, #0]
 800579a:	461a      	mov	r2, r3
 800579c:	f7fc fa7d 	bl	8001c9a <_lseek>
 80057a0:	1c43      	adds	r3, r0, #1
 80057a2:	d102      	bne.n	80057aa <_lseek_r+0x1e>
 80057a4:	682b      	ldr	r3, [r5, #0]
 80057a6:	b103      	cbz	r3, 80057aa <_lseek_r+0x1e>
 80057a8:	6023      	str	r3, [r4, #0]
 80057aa:	bd38      	pop	{r3, r4, r5, pc}
 80057ac:	20000ab0 	.word	0x20000ab0

080057b0 <_read_r>:
 80057b0:	b538      	push	{r3, r4, r5, lr}
 80057b2:	4d07      	ldr	r5, [pc, #28]	@ (80057d0 <_read_r+0x20>)
 80057b4:	4604      	mov	r4, r0
 80057b6:	4608      	mov	r0, r1
 80057b8:	4611      	mov	r1, r2
 80057ba:	2200      	movs	r2, #0
 80057bc:	602a      	str	r2, [r5, #0]
 80057be:	461a      	mov	r2, r3
 80057c0:	f7fc fa0b 	bl	8001bda <_read>
 80057c4:	1c43      	adds	r3, r0, #1
 80057c6:	d102      	bne.n	80057ce <_read_r+0x1e>
 80057c8:	682b      	ldr	r3, [r5, #0]
 80057ca:	b103      	cbz	r3, 80057ce <_read_r+0x1e>
 80057cc:	6023      	str	r3, [r4, #0]
 80057ce:	bd38      	pop	{r3, r4, r5, pc}
 80057d0:	20000ab0 	.word	0x20000ab0

080057d4 <_write_r>:
 80057d4:	b538      	push	{r3, r4, r5, lr}
 80057d6:	4d07      	ldr	r5, [pc, #28]	@ (80057f4 <_write_r+0x20>)
 80057d8:	4604      	mov	r4, r0
 80057da:	4608      	mov	r0, r1
 80057dc:	4611      	mov	r1, r2
 80057de:	2200      	movs	r2, #0
 80057e0:	602a      	str	r2, [r5, #0]
 80057e2:	461a      	mov	r2, r3
 80057e4:	f7fc fa16 	bl	8001c14 <_write>
 80057e8:	1c43      	adds	r3, r0, #1
 80057ea:	d102      	bne.n	80057f2 <_write_r+0x1e>
 80057ec:	682b      	ldr	r3, [r5, #0]
 80057ee:	b103      	cbz	r3, 80057f2 <_write_r+0x1e>
 80057f0:	6023      	str	r3, [r4, #0]
 80057f2:	bd38      	pop	{r3, r4, r5, pc}
 80057f4:	20000ab0 	.word	0x20000ab0

080057f8 <__errno>:
 80057f8:	4b01      	ldr	r3, [pc, #4]	@ (8005800 <__errno+0x8>)
 80057fa:	6818      	ldr	r0, [r3, #0]
 80057fc:	4770      	bx	lr
 80057fe:	bf00      	nop
 8005800:	20000664 	.word	0x20000664

08005804 <__libc_init_array>:
 8005804:	b570      	push	{r4, r5, r6, lr}
 8005806:	4d0d      	ldr	r5, [pc, #52]	@ (800583c <__libc_init_array+0x38>)
 8005808:	4c0d      	ldr	r4, [pc, #52]	@ (8005840 <__libc_init_array+0x3c>)
 800580a:	1b64      	subs	r4, r4, r5
 800580c:	10a4      	asrs	r4, r4, #2
 800580e:	2600      	movs	r6, #0
 8005810:	42a6      	cmp	r6, r4
 8005812:	d109      	bne.n	8005828 <__libc_init_array+0x24>
 8005814:	4d0b      	ldr	r5, [pc, #44]	@ (8005844 <__libc_init_array+0x40>)
 8005816:	4c0c      	ldr	r4, [pc, #48]	@ (8005848 <__libc_init_array+0x44>)
 8005818:	f002 f86a 	bl	80078f0 <_init>
 800581c:	1b64      	subs	r4, r4, r5
 800581e:	10a4      	asrs	r4, r4, #2
 8005820:	2600      	movs	r6, #0
 8005822:	42a6      	cmp	r6, r4
 8005824:	d105      	bne.n	8005832 <__libc_init_array+0x2e>
 8005826:	bd70      	pop	{r4, r5, r6, pc}
 8005828:	f855 3b04 	ldr.w	r3, [r5], #4
 800582c:	4798      	blx	r3
 800582e:	3601      	adds	r6, #1
 8005830:	e7ee      	b.n	8005810 <__libc_init_array+0xc>
 8005832:	f855 3b04 	ldr.w	r3, [r5], #4
 8005836:	4798      	blx	r3
 8005838:	3601      	adds	r6, #1
 800583a:	e7f2      	b.n	8005822 <__libc_init_array+0x1e>
 800583c:	08008a54 	.word	0x08008a54
 8005840:	08008a54 	.word	0x08008a54
 8005844:	08008a54 	.word	0x08008a54
 8005848:	08008a58 	.word	0x08008a58

0800584c <__retarget_lock_init_recursive>:
 800584c:	4770      	bx	lr

0800584e <__retarget_lock_acquire_recursive>:
 800584e:	4770      	bx	lr

08005850 <__retarget_lock_release_recursive>:
 8005850:	4770      	bx	lr

08005852 <quorem>:
 8005852:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005856:	6903      	ldr	r3, [r0, #16]
 8005858:	690c      	ldr	r4, [r1, #16]
 800585a:	42a3      	cmp	r3, r4
 800585c:	4607      	mov	r7, r0
 800585e:	db7e      	blt.n	800595e <quorem+0x10c>
 8005860:	3c01      	subs	r4, #1
 8005862:	f101 0814 	add.w	r8, r1, #20
 8005866:	00a3      	lsls	r3, r4, #2
 8005868:	f100 0514 	add.w	r5, r0, #20
 800586c:	9300      	str	r3, [sp, #0]
 800586e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005872:	9301      	str	r3, [sp, #4]
 8005874:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005878:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800587c:	3301      	adds	r3, #1
 800587e:	429a      	cmp	r2, r3
 8005880:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005884:	fbb2 f6f3 	udiv	r6, r2, r3
 8005888:	d32e      	bcc.n	80058e8 <quorem+0x96>
 800588a:	f04f 0a00 	mov.w	sl, #0
 800588e:	46c4      	mov	ip, r8
 8005890:	46ae      	mov	lr, r5
 8005892:	46d3      	mov	fp, sl
 8005894:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005898:	b298      	uxth	r0, r3
 800589a:	fb06 a000 	mla	r0, r6, r0, sl
 800589e:	0c02      	lsrs	r2, r0, #16
 80058a0:	0c1b      	lsrs	r3, r3, #16
 80058a2:	fb06 2303 	mla	r3, r6, r3, r2
 80058a6:	f8de 2000 	ldr.w	r2, [lr]
 80058aa:	b280      	uxth	r0, r0
 80058ac:	b292      	uxth	r2, r2
 80058ae:	1a12      	subs	r2, r2, r0
 80058b0:	445a      	add	r2, fp
 80058b2:	f8de 0000 	ldr.w	r0, [lr]
 80058b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80058c0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80058c4:	b292      	uxth	r2, r2
 80058c6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80058ca:	45e1      	cmp	r9, ip
 80058cc:	f84e 2b04 	str.w	r2, [lr], #4
 80058d0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80058d4:	d2de      	bcs.n	8005894 <quorem+0x42>
 80058d6:	9b00      	ldr	r3, [sp, #0]
 80058d8:	58eb      	ldr	r3, [r5, r3]
 80058da:	b92b      	cbnz	r3, 80058e8 <quorem+0x96>
 80058dc:	9b01      	ldr	r3, [sp, #4]
 80058de:	3b04      	subs	r3, #4
 80058e0:	429d      	cmp	r5, r3
 80058e2:	461a      	mov	r2, r3
 80058e4:	d32f      	bcc.n	8005946 <quorem+0xf4>
 80058e6:	613c      	str	r4, [r7, #16]
 80058e8:	4638      	mov	r0, r7
 80058ea:	f001 f97f 	bl	8006bec <__mcmp>
 80058ee:	2800      	cmp	r0, #0
 80058f0:	db25      	blt.n	800593e <quorem+0xec>
 80058f2:	4629      	mov	r1, r5
 80058f4:	2000      	movs	r0, #0
 80058f6:	f858 2b04 	ldr.w	r2, [r8], #4
 80058fa:	f8d1 c000 	ldr.w	ip, [r1]
 80058fe:	fa1f fe82 	uxth.w	lr, r2
 8005902:	fa1f f38c 	uxth.w	r3, ip
 8005906:	eba3 030e 	sub.w	r3, r3, lr
 800590a:	4403      	add	r3, r0
 800590c:	0c12      	lsrs	r2, r2, #16
 800590e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005912:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005916:	b29b      	uxth	r3, r3
 8005918:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800591c:	45c1      	cmp	r9, r8
 800591e:	f841 3b04 	str.w	r3, [r1], #4
 8005922:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005926:	d2e6      	bcs.n	80058f6 <quorem+0xa4>
 8005928:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800592c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005930:	b922      	cbnz	r2, 800593c <quorem+0xea>
 8005932:	3b04      	subs	r3, #4
 8005934:	429d      	cmp	r5, r3
 8005936:	461a      	mov	r2, r3
 8005938:	d30b      	bcc.n	8005952 <quorem+0x100>
 800593a:	613c      	str	r4, [r7, #16]
 800593c:	3601      	adds	r6, #1
 800593e:	4630      	mov	r0, r6
 8005940:	b003      	add	sp, #12
 8005942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005946:	6812      	ldr	r2, [r2, #0]
 8005948:	3b04      	subs	r3, #4
 800594a:	2a00      	cmp	r2, #0
 800594c:	d1cb      	bne.n	80058e6 <quorem+0x94>
 800594e:	3c01      	subs	r4, #1
 8005950:	e7c6      	b.n	80058e0 <quorem+0x8e>
 8005952:	6812      	ldr	r2, [r2, #0]
 8005954:	3b04      	subs	r3, #4
 8005956:	2a00      	cmp	r2, #0
 8005958:	d1ef      	bne.n	800593a <quorem+0xe8>
 800595a:	3c01      	subs	r4, #1
 800595c:	e7ea      	b.n	8005934 <quorem+0xe2>
 800595e:	2000      	movs	r0, #0
 8005960:	e7ee      	b.n	8005940 <quorem+0xee>
 8005962:	0000      	movs	r0, r0
 8005964:	0000      	movs	r0, r0
	...

08005968 <_dtoa_r>:
 8005968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800596c:	69c7      	ldr	r7, [r0, #28]
 800596e:	b097      	sub	sp, #92	@ 0x5c
 8005970:	ed8d 0b04 	vstr	d0, [sp, #16]
 8005974:	ec55 4b10 	vmov	r4, r5, d0
 8005978:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800597a:	9107      	str	r1, [sp, #28]
 800597c:	4681      	mov	r9, r0
 800597e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005980:	9311      	str	r3, [sp, #68]	@ 0x44
 8005982:	b97f      	cbnz	r7, 80059a4 <_dtoa_r+0x3c>
 8005984:	2010      	movs	r0, #16
 8005986:	f000 fe09 	bl	800659c <malloc>
 800598a:	4602      	mov	r2, r0
 800598c:	f8c9 001c 	str.w	r0, [r9, #28]
 8005990:	b920      	cbnz	r0, 800599c <_dtoa_r+0x34>
 8005992:	4ba9      	ldr	r3, [pc, #676]	@ (8005c38 <_dtoa_r+0x2d0>)
 8005994:	21ef      	movs	r1, #239	@ 0xef
 8005996:	48a9      	ldr	r0, [pc, #676]	@ (8005c3c <_dtoa_r+0x2d4>)
 8005998:	f001 fc6c 	bl	8007274 <__assert_func>
 800599c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80059a0:	6007      	str	r7, [r0, #0]
 80059a2:	60c7      	str	r7, [r0, #12]
 80059a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80059a8:	6819      	ldr	r1, [r3, #0]
 80059aa:	b159      	cbz	r1, 80059c4 <_dtoa_r+0x5c>
 80059ac:	685a      	ldr	r2, [r3, #4]
 80059ae:	604a      	str	r2, [r1, #4]
 80059b0:	2301      	movs	r3, #1
 80059b2:	4093      	lsls	r3, r2
 80059b4:	608b      	str	r3, [r1, #8]
 80059b6:	4648      	mov	r0, r9
 80059b8:	f000 fee6 	bl	8006788 <_Bfree>
 80059bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80059c0:	2200      	movs	r2, #0
 80059c2:	601a      	str	r2, [r3, #0]
 80059c4:	1e2b      	subs	r3, r5, #0
 80059c6:	bfb9      	ittee	lt
 80059c8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80059cc:	9305      	strlt	r3, [sp, #20]
 80059ce:	2300      	movge	r3, #0
 80059d0:	6033      	strge	r3, [r6, #0]
 80059d2:	9f05      	ldr	r7, [sp, #20]
 80059d4:	4b9a      	ldr	r3, [pc, #616]	@ (8005c40 <_dtoa_r+0x2d8>)
 80059d6:	bfbc      	itt	lt
 80059d8:	2201      	movlt	r2, #1
 80059da:	6032      	strlt	r2, [r6, #0]
 80059dc:	43bb      	bics	r3, r7
 80059de:	d112      	bne.n	8005a06 <_dtoa_r+0x9e>
 80059e0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80059e2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80059e6:	6013      	str	r3, [r2, #0]
 80059e8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80059ec:	4323      	orrs	r3, r4
 80059ee:	f000 855a 	beq.w	80064a6 <_dtoa_r+0xb3e>
 80059f2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80059f4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005c54 <_dtoa_r+0x2ec>
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	f000 855c 	beq.w	80064b6 <_dtoa_r+0xb4e>
 80059fe:	f10a 0303 	add.w	r3, sl, #3
 8005a02:	f000 bd56 	b.w	80064b2 <_dtoa_r+0xb4a>
 8005a06:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	ec51 0b17 	vmov	r0, r1, d7
 8005a10:	2300      	movs	r3, #0
 8005a12:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005a16:	f7fb f85f 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a1a:	4680      	mov	r8, r0
 8005a1c:	b158      	cbz	r0, 8005a36 <_dtoa_r+0xce>
 8005a1e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005a20:	2301      	movs	r3, #1
 8005a22:	6013      	str	r3, [r2, #0]
 8005a24:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005a26:	b113      	cbz	r3, 8005a2e <_dtoa_r+0xc6>
 8005a28:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005a2a:	4b86      	ldr	r3, [pc, #536]	@ (8005c44 <_dtoa_r+0x2dc>)
 8005a2c:	6013      	str	r3, [r2, #0]
 8005a2e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005c58 <_dtoa_r+0x2f0>
 8005a32:	f000 bd40 	b.w	80064b6 <_dtoa_r+0xb4e>
 8005a36:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005a3a:	aa14      	add	r2, sp, #80	@ 0x50
 8005a3c:	a915      	add	r1, sp, #84	@ 0x54
 8005a3e:	4648      	mov	r0, r9
 8005a40:	f001 f984 	bl	8006d4c <__d2b>
 8005a44:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005a48:	9002      	str	r0, [sp, #8]
 8005a4a:	2e00      	cmp	r6, #0
 8005a4c:	d078      	beq.n	8005b40 <_dtoa_r+0x1d8>
 8005a4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a50:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005a54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a58:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005a5c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005a60:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005a64:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005a68:	4619      	mov	r1, r3
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	4b76      	ldr	r3, [pc, #472]	@ (8005c48 <_dtoa_r+0x2e0>)
 8005a6e:	f7fa fc13 	bl	8000298 <__aeabi_dsub>
 8005a72:	a36b      	add	r3, pc, #428	@ (adr r3, 8005c20 <_dtoa_r+0x2b8>)
 8005a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a78:	f7fa fdc6 	bl	8000608 <__aeabi_dmul>
 8005a7c:	a36a      	add	r3, pc, #424	@ (adr r3, 8005c28 <_dtoa_r+0x2c0>)
 8005a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a82:	f7fa fc0b 	bl	800029c <__adddf3>
 8005a86:	4604      	mov	r4, r0
 8005a88:	4630      	mov	r0, r6
 8005a8a:	460d      	mov	r5, r1
 8005a8c:	f7fa fd52 	bl	8000534 <__aeabi_i2d>
 8005a90:	a367      	add	r3, pc, #412	@ (adr r3, 8005c30 <_dtoa_r+0x2c8>)
 8005a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a96:	f7fa fdb7 	bl	8000608 <__aeabi_dmul>
 8005a9a:	4602      	mov	r2, r0
 8005a9c:	460b      	mov	r3, r1
 8005a9e:	4620      	mov	r0, r4
 8005aa0:	4629      	mov	r1, r5
 8005aa2:	f7fa fbfb 	bl	800029c <__adddf3>
 8005aa6:	4604      	mov	r4, r0
 8005aa8:	460d      	mov	r5, r1
 8005aaa:	f7fb f85d 	bl	8000b68 <__aeabi_d2iz>
 8005aae:	2200      	movs	r2, #0
 8005ab0:	4607      	mov	r7, r0
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	4620      	mov	r0, r4
 8005ab6:	4629      	mov	r1, r5
 8005ab8:	f7fb f818 	bl	8000aec <__aeabi_dcmplt>
 8005abc:	b140      	cbz	r0, 8005ad0 <_dtoa_r+0x168>
 8005abe:	4638      	mov	r0, r7
 8005ac0:	f7fa fd38 	bl	8000534 <__aeabi_i2d>
 8005ac4:	4622      	mov	r2, r4
 8005ac6:	462b      	mov	r3, r5
 8005ac8:	f7fb f806 	bl	8000ad8 <__aeabi_dcmpeq>
 8005acc:	b900      	cbnz	r0, 8005ad0 <_dtoa_r+0x168>
 8005ace:	3f01      	subs	r7, #1
 8005ad0:	2f16      	cmp	r7, #22
 8005ad2:	d852      	bhi.n	8005b7a <_dtoa_r+0x212>
 8005ad4:	4b5d      	ldr	r3, [pc, #372]	@ (8005c4c <_dtoa_r+0x2e4>)
 8005ad6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ade:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005ae2:	f7fb f803 	bl	8000aec <__aeabi_dcmplt>
 8005ae6:	2800      	cmp	r0, #0
 8005ae8:	d049      	beq.n	8005b7e <_dtoa_r+0x216>
 8005aea:	3f01      	subs	r7, #1
 8005aec:	2300      	movs	r3, #0
 8005aee:	9310      	str	r3, [sp, #64]	@ 0x40
 8005af0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005af2:	1b9b      	subs	r3, r3, r6
 8005af4:	1e5a      	subs	r2, r3, #1
 8005af6:	bf45      	ittet	mi
 8005af8:	f1c3 0301 	rsbmi	r3, r3, #1
 8005afc:	9300      	strmi	r3, [sp, #0]
 8005afe:	2300      	movpl	r3, #0
 8005b00:	2300      	movmi	r3, #0
 8005b02:	9206      	str	r2, [sp, #24]
 8005b04:	bf54      	ite	pl
 8005b06:	9300      	strpl	r3, [sp, #0]
 8005b08:	9306      	strmi	r3, [sp, #24]
 8005b0a:	2f00      	cmp	r7, #0
 8005b0c:	db39      	blt.n	8005b82 <_dtoa_r+0x21a>
 8005b0e:	9b06      	ldr	r3, [sp, #24]
 8005b10:	970d      	str	r7, [sp, #52]	@ 0x34
 8005b12:	443b      	add	r3, r7
 8005b14:	9306      	str	r3, [sp, #24]
 8005b16:	2300      	movs	r3, #0
 8005b18:	9308      	str	r3, [sp, #32]
 8005b1a:	9b07      	ldr	r3, [sp, #28]
 8005b1c:	2b09      	cmp	r3, #9
 8005b1e:	d863      	bhi.n	8005be8 <_dtoa_r+0x280>
 8005b20:	2b05      	cmp	r3, #5
 8005b22:	bfc4      	itt	gt
 8005b24:	3b04      	subgt	r3, #4
 8005b26:	9307      	strgt	r3, [sp, #28]
 8005b28:	9b07      	ldr	r3, [sp, #28]
 8005b2a:	f1a3 0302 	sub.w	r3, r3, #2
 8005b2e:	bfcc      	ite	gt
 8005b30:	2400      	movgt	r4, #0
 8005b32:	2401      	movle	r4, #1
 8005b34:	2b03      	cmp	r3, #3
 8005b36:	d863      	bhi.n	8005c00 <_dtoa_r+0x298>
 8005b38:	e8df f003 	tbb	[pc, r3]
 8005b3c:	2b375452 	.word	0x2b375452
 8005b40:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005b44:	441e      	add	r6, r3
 8005b46:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005b4a:	2b20      	cmp	r3, #32
 8005b4c:	bfc1      	itttt	gt
 8005b4e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005b52:	409f      	lslgt	r7, r3
 8005b54:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005b58:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005b5c:	bfd6      	itet	le
 8005b5e:	f1c3 0320 	rsble	r3, r3, #32
 8005b62:	ea47 0003 	orrgt.w	r0, r7, r3
 8005b66:	fa04 f003 	lslle.w	r0, r4, r3
 8005b6a:	f7fa fcd3 	bl	8000514 <__aeabi_ui2d>
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005b74:	3e01      	subs	r6, #1
 8005b76:	9212      	str	r2, [sp, #72]	@ 0x48
 8005b78:	e776      	b.n	8005a68 <_dtoa_r+0x100>
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e7b7      	b.n	8005aee <_dtoa_r+0x186>
 8005b7e:	9010      	str	r0, [sp, #64]	@ 0x40
 8005b80:	e7b6      	b.n	8005af0 <_dtoa_r+0x188>
 8005b82:	9b00      	ldr	r3, [sp, #0]
 8005b84:	1bdb      	subs	r3, r3, r7
 8005b86:	9300      	str	r3, [sp, #0]
 8005b88:	427b      	negs	r3, r7
 8005b8a:	9308      	str	r3, [sp, #32]
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	930d      	str	r3, [sp, #52]	@ 0x34
 8005b90:	e7c3      	b.n	8005b1a <_dtoa_r+0x1b2>
 8005b92:	2301      	movs	r3, #1
 8005b94:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b98:	eb07 0b03 	add.w	fp, r7, r3
 8005b9c:	f10b 0301 	add.w	r3, fp, #1
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	9303      	str	r3, [sp, #12]
 8005ba4:	bfb8      	it	lt
 8005ba6:	2301      	movlt	r3, #1
 8005ba8:	e006      	b.n	8005bb8 <_dtoa_r+0x250>
 8005baa:	2301      	movs	r3, #1
 8005bac:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	dd28      	ble.n	8005c06 <_dtoa_r+0x29e>
 8005bb4:	469b      	mov	fp, r3
 8005bb6:	9303      	str	r3, [sp, #12]
 8005bb8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005bbc:	2100      	movs	r1, #0
 8005bbe:	2204      	movs	r2, #4
 8005bc0:	f102 0514 	add.w	r5, r2, #20
 8005bc4:	429d      	cmp	r5, r3
 8005bc6:	d926      	bls.n	8005c16 <_dtoa_r+0x2ae>
 8005bc8:	6041      	str	r1, [r0, #4]
 8005bca:	4648      	mov	r0, r9
 8005bcc:	f000 fd9c 	bl	8006708 <_Balloc>
 8005bd0:	4682      	mov	sl, r0
 8005bd2:	2800      	cmp	r0, #0
 8005bd4:	d142      	bne.n	8005c5c <_dtoa_r+0x2f4>
 8005bd6:	4b1e      	ldr	r3, [pc, #120]	@ (8005c50 <_dtoa_r+0x2e8>)
 8005bd8:	4602      	mov	r2, r0
 8005bda:	f240 11af 	movw	r1, #431	@ 0x1af
 8005bde:	e6da      	b.n	8005996 <_dtoa_r+0x2e>
 8005be0:	2300      	movs	r3, #0
 8005be2:	e7e3      	b.n	8005bac <_dtoa_r+0x244>
 8005be4:	2300      	movs	r3, #0
 8005be6:	e7d5      	b.n	8005b94 <_dtoa_r+0x22c>
 8005be8:	2401      	movs	r4, #1
 8005bea:	2300      	movs	r3, #0
 8005bec:	9307      	str	r3, [sp, #28]
 8005bee:	9409      	str	r4, [sp, #36]	@ 0x24
 8005bf0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f8cd b00c 	str.w	fp, [sp, #12]
 8005bfa:	2312      	movs	r3, #18
 8005bfc:	920c      	str	r2, [sp, #48]	@ 0x30
 8005bfe:	e7db      	b.n	8005bb8 <_dtoa_r+0x250>
 8005c00:	2301      	movs	r3, #1
 8005c02:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c04:	e7f4      	b.n	8005bf0 <_dtoa_r+0x288>
 8005c06:	f04f 0b01 	mov.w	fp, #1
 8005c0a:	f8cd b00c 	str.w	fp, [sp, #12]
 8005c0e:	465b      	mov	r3, fp
 8005c10:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8005c14:	e7d0      	b.n	8005bb8 <_dtoa_r+0x250>
 8005c16:	3101      	adds	r1, #1
 8005c18:	0052      	lsls	r2, r2, #1
 8005c1a:	e7d1      	b.n	8005bc0 <_dtoa_r+0x258>
 8005c1c:	f3af 8000 	nop.w
 8005c20:	636f4361 	.word	0x636f4361
 8005c24:	3fd287a7 	.word	0x3fd287a7
 8005c28:	8b60c8b3 	.word	0x8b60c8b3
 8005c2c:	3fc68a28 	.word	0x3fc68a28
 8005c30:	509f79fb 	.word	0x509f79fb
 8005c34:	3fd34413 	.word	0x3fd34413
 8005c38:	08008719 	.word	0x08008719
 8005c3c:	08008730 	.word	0x08008730
 8005c40:	7ff00000 	.word	0x7ff00000
 8005c44:	080086e9 	.word	0x080086e9
 8005c48:	3ff80000 	.word	0x3ff80000
 8005c4c:	08008880 	.word	0x08008880
 8005c50:	08008788 	.word	0x08008788
 8005c54:	08008715 	.word	0x08008715
 8005c58:	080086e8 	.word	0x080086e8
 8005c5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005c60:	6018      	str	r0, [r3, #0]
 8005c62:	9b03      	ldr	r3, [sp, #12]
 8005c64:	2b0e      	cmp	r3, #14
 8005c66:	f200 80a1 	bhi.w	8005dac <_dtoa_r+0x444>
 8005c6a:	2c00      	cmp	r4, #0
 8005c6c:	f000 809e 	beq.w	8005dac <_dtoa_r+0x444>
 8005c70:	2f00      	cmp	r7, #0
 8005c72:	dd33      	ble.n	8005cdc <_dtoa_r+0x374>
 8005c74:	4b9c      	ldr	r3, [pc, #624]	@ (8005ee8 <_dtoa_r+0x580>)
 8005c76:	f007 020f 	and.w	r2, r7, #15
 8005c7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c7e:	ed93 7b00 	vldr	d7, [r3]
 8005c82:	05f8      	lsls	r0, r7, #23
 8005c84:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005c88:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005c8c:	d516      	bpl.n	8005cbc <_dtoa_r+0x354>
 8005c8e:	4b97      	ldr	r3, [pc, #604]	@ (8005eec <_dtoa_r+0x584>)
 8005c90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005c94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005c98:	f7fa fde0 	bl	800085c <__aeabi_ddiv>
 8005c9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ca0:	f004 040f 	and.w	r4, r4, #15
 8005ca4:	2603      	movs	r6, #3
 8005ca6:	4d91      	ldr	r5, [pc, #580]	@ (8005eec <_dtoa_r+0x584>)
 8005ca8:	b954      	cbnz	r4, 8005cc0 <_dtoa_r+0x358>
 8005caa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005cae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cb2:	f7fa fdd3 	bl	800085c <__aeabi_ddiv>
 8005cb6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cba:	e028      	b.n	8005d0e <_dtoa_r+0x3a6>
 8005cbc:	2602      	movs	r6, #2
 8005cbe:	e7f2      	b.n	8005ca6 <_dtoa_r+0x33e>
 8005cc0:	07e1      	lsls	r1, r4, #31
 8005cc2:	d508      	bpl.n	8005cd6 <_dtoa_r+0x36e>
 8005cc4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005cc8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005ccc:	f7fa fc9c 	bl	8000608 <__aeabi_dmul>
 8005cd0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005cd4:	3601      	adds	r6, #1
 8005cd6:	1064      	asrs	r4, r4, #1
 8005cd8:	3508      	adds	r5, #8
 8005cda:	e7e5      	b.n	8005ca8 <_dtoa_r+0x340>
 8005cdc:	f000 80af 	beq.w	8005e3e <_dtoa_r+0x4d6>
 8005ce0:	427c      	negs	r4, r7
 8005ce2:	4b81      	ldr	r3, [pc, #516]	@ (8005ee8 <_dtoa_r+0x580>)
 8005ce4:	4d81      	ldr	r5, [pc, #516]	@ (8005eec <_dtoa_r+0x584>)
 8005ce6:	f004 020f 	and.w	r2, r4, #15
 8005cea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cf2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005cf6:	f7fa fc87 	bl	8000608 <__aeabi_dmul>
 8005cfa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cfe:	1124      	asrs	r4, r4, #4
 8005d00:	2300      	movs	r3, #0
 8005d02:	2602      	movs	r6, #2
 8005d04:	2c00      	cmp	r4, #0
 8005d06:	f040 808f 	bne.w	8005e28 <_dtoa_r+0x4c0>
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d1d3      	bne.n	8005cb6 <_dtoa_r+0x34e>
 8005d0e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005d10:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	f000 8094 	beq.w	8005e42 <_dtoa_r+0x4da>
 8005d1a:	4b75      	ldr	r3, [pc, #468]	@ (8005ef0 <_dtoa_r+0x588>)
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	4620      	mov	r0, r4
 8005d20:	4629      	mov	r1, r5
 8005d22:	f7fa fee3 	bl	8000aec <__aeabi_dcmplt>
 8005d26:	2800      	cmp	r0, #0
 8005d28:	f000 808b 	beq.w	8005e42 <_dtoa_r+0x4da>
 8005d2c:	9b03      	ldr	r3, [sp, #12]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	f000 8087 	beq.w	8005e42 <_dtoa_r+0x4da>
 8005d34:	f1bb 0f00 	cmp.w	fp, #0
 8005d38:	dd34      	ble.n	8005da4 <_dtoa_r+0x43c>
 8005d3a:	4620      	mov	r0, r4
 8005d3c:	4b6d      	ldr	r3, [pc, #436]	@ (8005ef4 <_dtoa_r+0x58c>)
 8005d3e:	2200      	movs	r2, #0
 8005d40:	4629      	mov	r1, r5
 8005d42:	f7fa fc61 	bl	8000608 <__aeabi_dmul>
 8005d46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d4a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005d4e:	3601      	adds	r6, #1
 8005d50:	465c      	mov	r4, fp
 8005d52:	4630      	mov	r0, r6
 8005d54:	f7fa fbee 	bl	8000534 <__aeabi_i2d>
 8005d58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d5c:	f7fa fc54 	bl	8000608 <__aeabi_dmul>
 8005d60:	4b65      	ldr	r3, [pc, #404]	@ (8005ef8 <_dtoa_r+0x590>)
 8005d62:	2200      	movs	r2, #0
 8005d64:	f7fa fa9a 	bl	800029c <__adddf3>
 8005d68:	4605      	mov	r5, r0
 8005d6a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005d6e:	2c00      	cmp	r4, #0
 8005d70:	d16a      	bne.n	8005e48 <_dtoa_r+0x4e0>
 8005d72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d76:	4b61      	ldr	r3, [pc, #388]	@ (8005efc <_dtoa_r+0x594>)
 8005d78:	2200      	movs	r2, #0
 8005d7a:	f7fa fa8d 	bl	8000298 <__aeabi_dsub>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	460b      	mov	r3, r1
 8005d82:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005d86:	462a      	mov	r2, r5
 8005d88:	4633      	mov	r3, r6
 8005d8a:	f7fa fecd 	bl	8000b28 <__aeabi_dcmpgt>
 8005d8e:	2800      	cmp	r0, #0
 8005d90:	f040 8298 	bne.w	80062c4 <_dtoa_r+0x95c>
 8005d94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d98:	462a      	mov	r2, r5
 8005d9a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005d9e:	f7fa fea5 	bl	8000aec <__aeabi_dcmplt>
 8005da2:	bb38      	cbnz	r0, 8005df4 <_dtoa_r+0x48c>
 8005da4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005da8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005dac:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	f2c0 8157 	blt.w	8006062 <_dtoa_r+0x6fa>
 8005db4:	2f0e      	cmp	r7, #14
 8005db6:	f300 8154 	bgt.w	8006062 <_dtoa_r+0x6fa>
 8005dba:	4b4b      	ldr	r3, [pc, #300]	@ (8005ee8 <_dtoa_r+0x580>)
 8005dbc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005dc0:	ed93 7b00 	vldr	d7, [r3]
 8005dc4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	ed8d 7b00 	vstr	d7, [sp]
 8005dcc:	f280 80e5 	bge.w	8005f9a <_dtoa_r+0x632>
 8005dd0:	9b03      	ldr	r3, [sp, #12]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f300 80e1 	bgt.w	8005f9a <_dtoa_r+0x632>
 8005dd8:	d10c      	bne.n	8005df4 <_dtoa_r+0x48c>
 8005dda:	4b48      	ldr	r3, [pc, #288]	@ (8005efc <_dtoa_r+0x594>)
 8005ddc:	2200      	movs	r2, #0
 8005dde:	ec51 0b17 	vmov	r0, r1, d7
 8005de2:	f7fa fc11 	bl	8000608 <__aeabi_dmul>
 8005de6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dea:	f7fa fe93 	bl	8000b14 <__aeabi_dcmpge>
 8005dee:	2800      	cmp	r0, #0
 8005df0:	f000 8266 	beq.w	80062c0 <_dtoa_r+0x958>
 8005df4:	2400      	movs	r4, #0
 8005df6:	4625      	mov	r5, r4
 8005df8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005dfa:	4656      	mov	r6, sl
 8005dfc:	ea6f 0803 	mvn.w	r8, r3
 8005e00:	2700      	movs	r7, #0
 8005e02:	4621      	mov	r1, r4
 8005e04:	4648      	mov	r0, r9
 8005e06:	f000 fcbf 	bl	8006788 <_Bfree>
 8005e0a:	2d00      	cmp	r5, #0
 8005e0c:	f000 80bd 	beq.w	8005f8a <_dtoa_r+0x622>
 8005e10:	b12f      	cbz	r7, 8005e1e <_dtoa_r+0x4b6>
 8005e12:	42af      	cmp	r7, r5
 8005e14:	d003      	beq.n	8005e1e <_dtoa_r+0x4b6>
 8005e16:	4639      	mov	r1, r7
 8005e18:	4648      	mov	r0, r9
 8005e1a:	f000 fcb5 	bl	8006788 <_Bfree>
 8005e1e:	4629      	mov	r1, r5
 8005e20:	4648      	mov	r0, r9
 8005e22:	f000 fcb1 	bl	8006788 <_Bfree>
 8005e26:	e0b0      	b.n	8005f8a <_dtoa_r+0x622>
 8005e28:	07e2      	lsls	r2, r4, #31
 8005e2a:	d505      	bpl.n	8005e38 <_dtoa_r+0x4d0>
 8005e2c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005e30:	f7fa fbea 	bl	8000608 <__aeabi_dmul>
 8005e34:	3601      	adds	r6, #1
 8005e36:	2301      	movs	r3, #1
 8005e38:	1064      	asrs	r4, r4, #1
 8005e3a:	3508      	adds	r5, #8
 8005e3c:	e762      	b.n	8005d04 <_dtoa_r+0x39c>
 8005e3e:	2602      	movs	r6, #2
 8005e40:	e765      	b.n	8005d0e <_dtoa_r+0x3a6>
 8005e42:	9c03      	ldr	r4, [sp, #12]
 8005e44:	46b8      	mov	r8, r7
 8005e46:	e784      	b.n	8005d52 <_dtoa_r+0x3ea>
 8005e48:	4b27      	ldr	r3, [pc, #156]	@ (8005ee8 <_dtoa_r+0x580>)
 8005e4a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005e4c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005e50:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005e54:	4454      	add	r4, sl
 8005e56:	2900      	cmp	r1, #0
 8005e58:	d054      	beq.n	8005f04 <_dtoa_r+0x59c>
 8005e5a:	4929      	ldr	r1, [pc, #164]	@ (8005f00 <_dtoa_r+0x598>)
 8005e5c:	2000      	movs	r0, #0
 8005e5e:	f7fa fcfd 	bl	800085c <__aeabi_ddiv>
 8005e62:	4633      	mov	r3, r6
 8005e64:	462a      	mov	r2, r5
 8005e66:	f7fa fa17 	bl	8000298 <__aeabi_dsub>
 8005e6a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005e6e:	4656      	mov	r6, sl
 8005e70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e74:	f7fa fe78 	bl	8000b68 <__aeabi_d2iz>
 8005e78:	4605      	mov	r5, r0
 8005e7a:	f7fa fb5b 	bl	8000534 <__aeabi_i2d>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	460b      	mov	r3, r1
 8005e82:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e86:	f7fa fa07 	bl	8000298 <__aeabi_dsub>
 8005e8a:	3530      	adds	r5, #48	@ 0x30
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	460b      	mov	r3, r1
 8005e90:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005e94:	f806 5b01 	strb.w	r5, [r6], #1
 8005e98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005e9c:	f7fa fe26 	bl	8000aec <__aeabi_dcmplt>
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	d172      	bne.n	8005f8a <_dtoa_r+0x622>
 8005ea4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ea8:	4911      	ldr	r1, [pc, #68]	@ (8005ef0 <_dtoa_r+0x588>)
 8005eaa:	2000      	movs	r0, #0
 8005eac:	f7fa f9f4 	bl	8000298 <__aeabi_dsub>
 8005eb0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005eb4:	f7fa fe1a 	bl	8000aec <__aeabi_dcmplt>
 8005eb8:	2800      	cmp	r0, #0
 8005eba:	f040 80b4 	bne.w	8006026 <_dtoa_r+0x6be>
 8005ebe:	42a6      	cmp	r6, r4
 8005ec0:	f43f af70 	beq.w	8005da4 <_dtoa_r+0x43c>
 8005ec4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8005ef4 <_dtoa_r+0x58c>)
 8005eca:	2200      	movs	r2, #0
 8005ecc:	f7fa fb9c 	bl	8000608 <__aeabi_dmul>
 8005ed0:	4b08      	ldr	r3, [pc, #32]	@ (8005ef4 <_dtoa_r+0x58c>)
 8005ed2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005edc:	f7fa fb94 	bl	8000608 <__aeabi_dmul>
 8005ee0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ee4:	e7c4      	b.n	8005e70 <_dtoa_r+0x508>
 8005ee6:	bf00      	nop
 8005ee8:	08008880 	.word	0x08008880
 8005eec:	08008858 	.word	0x08008858
 8005ef0:	3ff00000 	.word	0x3ff00000
 8005ef4:	40240000 	.word	0x40240000
 8005ef8:	401c0000 	.word	0x401c0000
 8005efc:	40140000 	.word	0x40140000
 8005f00:	3fe00000 	.word	0x3fe00000
 8005f04:	4631      	mov	r1, r6
 8005f06:	4628      	mov	r0, r5
 8005f08:	f7fa fb7e 	bl	8000608 <__aeabi_dmul>
 8005f0c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005f10:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005f12:	4656      	mov	r6, sl
 8005f14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f18:	f7fa fe26 	bl	8000b68 <__aeabi_d2iz>
 8005f1c:	4605      	mov	r5, r0
 8005f1e:	f7fa fb09 	bl	8000534 <__aeabi_i2d>
 8005f22:	4602      	mov	r2, r0
 8005f24:	460b      	mov	r3, r1
 8005f26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f2a:	f7fa f9b5 	bl	8000298 <__aeabi_dsub>
 8005f2e:	3530      	adds	r5, #48	@ 0x30
 8005f30:	f806 5b01 	strb.w	r5, [r6], #1
 8005f34:	4602      	mov	r2, r0
 8005f36:	460b      	mov	r3, r1
 8005f38:	42a6      	cmp	r6, r4
 8005f3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005f3e:	f04f 0200 	mov.w	r2, #0
 8005f42:	d124      	bne.n	8005f8e <_dtoa_r+0x626>
 8005f44:	4baf      	ldr	r3, [pc, #700]	@ (8006204 <_dtoa_r+0x89c>)
 8005f46:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005f4a:	f7fa f9a7 	bl	800029c <__adddf3>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	460b      	mov	r3, r1
 8005f52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f56:	f7fa fde7 	bl	8000b28 <__aeabi_dcmpgt>
 8005f5a:	2800      	cmp	r0, #0
 8005f5c:	d163      	bne.n	8006026 <_dtoa_r+0x6be>
 8005f5e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005f62:	49a8      	ldr	r1, [pc, #672]	@ (8006204 <_dtoa_r+0x89c>)
 8005f64:	2000      	movs	r0, #0
 8005f66:	f7fa f997 	bl	8000298 <__aeabi_dsub>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	460b      	mov	r3, r1
 8005f6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f72:	f7fa fdbb 	bl	8000aec <__aeabi_dcmplt>
 8005f76:	2800      	cmp	r0, #0
 8005f78:	f43f af14 	beq.w	8005da4 <_dtoa_r+0x43c>
 8005f7c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005f7e:	1e73      	subs	r3, r6, #1
 8005f80:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005f82:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005f86:	2b30      	cmp	r3, #48	@ 0x30
 8005f88:	d0f8      	beq.n	8005f7c <_dtoa_r+0x614>
 8005f8a:	4647      	mov	r7, r8
 8005f8c:	e03b      	b.n	8006006 <_dtoa_r+0x69e>
 8005f8e:	4b9e      	ldr	r3, [pc, #632]	@ (8006208 <_dtoa_r+0x8a0>)
 8005f90:	f7fa fb3a 	bl	8000608 <__aeabi_dmul>
 8005f94:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f98:	e7bc      	b.n	8005f14 <_dtoa_r+0x5ac>
 8005f9a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005f9e:	4656      	mov	r6, sl
 8005fa0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005fa4:	4620      	mov	r0, r4
 8005fa6:	4629      	mov	r1, r5
 8005fa8:	f7fa fc58 	bl	800085c <__aeabi_ddiv>
 8005fac:	f7fa fddc 	bl	8000b68 <__aeabi_d2iz>
 8005fb0:	4680      	mov	r8, r0
 8005fb2:	f7fa fabf 	bl	8000534 <__aeabi_i2d>
 8005fb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005fba:	f7fa fb25 	bl	8000608 <__aeabi_dmul>
 8005fbe:	4602      	mov	r2, r0
 8005fc0:	460b      	mov	r3, r1
 8005fc2:	4620      	mov	r0, r4
 8005fc4:	4629      	mov	r1, r5
 8005fc6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005fca:	f7fa f965 	bl	8000298 <__aeabi_dsub>
 8005fce:	f806 4b01 	strb.w	r4, [r6], #1
 8005fd2:	9d03      	ldr	r5, [sp, #12]
 8005fd4:	eba6 040a 	sub.w	r4, r6, sl
 8005fd8:	42a5      	cmp	r5, r4
 8005fda:	4602      	mov	r2, r0
 8005fdc:	460b      	mov	r3, r1
 8005fde:	d133      	bne.n	8006048 <_dtoa_r+0x6e0>
 8005fe0:	f7fa f95c 	bl	800029c <__adddf3>
 8005fe4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005fe8:	4604      	mov	r4, r0
 8005fea:	460d      	mov	r5, r1
 8005fec:	f7fa fd9c 	bl	8000b28 <__aeabi_dcmpgt>
 8005ff0:	b9c0      	cbnz	r0, 8006024 <_dtoa_r+0x6bc>
 8005ff2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ff6:	4620      	mov	r0, r4
 8005ff8:	4629      	mov	r1, r5
 8005ffa:	f7fa fd6d 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ffe:	b110      	cbz	r0, 8006006 <_dtoa_r+0x69e>
 8006000:	f018 0f01 	tst.w	r8, #1
 8006004:	d10e      	bne.n	8006024 <_dtoa_r+0x6bc>
 8006006:	9902      	ldr	r1, [sp, #8]
 8006008:	4648      	mov	r0, r9
 800600a:	f000 fbbd 	bl	8006788 <_Bfree>
 800600e:	2300      	movs	r3, #0
 8006010:	7033      	strb	r3, [r6, #0]
 8006012:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006014:	3701      	adds	r7, #1
 8006016:	601f      	str	r7, [r3, #0]
 8006018:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800601a:	2b00      	cmp	r3, #0
 800601c:	f000 824b 	beq.w	80064b6 <_dtoa_r+0xb4e>
 8006020:	601e      	str	r6, [r3, #0]
 8006022:	e248      	b.n	80064b6 <_dtoa_r+0xb4e>
 8006024:	46b8      	mov	r8, r7
 8006026:	4633      	mov	r3, r6
 8006028:	461e      	mov	r6, r3
 800602a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800602e:	2a39      	cmp	r2, #57	@ 0x39
 8006030:	d106      	bne.n	8006040 <_dtoa_r+0x6d8>
 8006032:	459a      	cmp	sl, r3
 8006034:	d1f8      	bne.n	8006028 <_dtoa_r+0x6c0>
 8006036:	2230      	movs	r2, #48	@ 0x30
 8006038:	f108 0801 	add.w	r8, r8, #1
 800603c:	f88a 2000 	strb.w	r2, [sl]
 8006040:	781a      	ldrb	r2, [r3, #0]
 8006042:	3201      	adds	r2, #1
 8006044:	701a      	strb	r2, [r3, #0]
 8006046:	e7a0      	b.n	8005f8a <_dtoa_r+0x622>
 8006048:	4b6f      	ldr	r3, [pc, #444]	@ (8006208 <_dtoa_r+0x8a0>)
 800604a:	2200      	movs	r2, #0
 800604c:	f7fa fadc 	bl	8000608 <__aeabi_dmul>
 8006050:	2200      	movs	r2, #0
 8006052:	2300      	movs	r3, #0
 8006054:	4604      	mov	r4, r0
 8006056:	460d      	mov	r5, r1
 8006058:	f7fa fd3e 	bl	8000ad8 <__aeabi_dcmpeq>
 800605c:	2800      	cmp	r0, #0
 800605e:	d09f      	beq.n	8005fa0 <_dtoa_r+0x638>
 8006060:	e7d1      	b.n	8006006 <_dtoa_r+0x69e>
 8006062:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006064:	2a00      	cmp	r2, #0
 8006066:	f000 80ea 	beq.w	800623e <_dtoa_r+0x8d6>
 800606a:	9a07      	ldr	r2, [sp, #28]
 800606c:	2a01      	cmp	r2, #1
 800606e:	f300 80cd 	bgt.w	800620c <_dtoa_r+0x8a4>
 8006072:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006074:	2a00      	cmp	r2, #0
 8006076:	f000 80c1 	beq.w	80061fc <_dtoa_r+0x894>
 800607a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800607e:	9c08      	ldr	r4, [sp, #32]
 8006080:	9e00      	ldr	r6, [sp, #0]
 8006082:	9a00      	ldr	r2, [sp, #0]
 8006084:	441a      	add	r2, r3
 8006086:	9200      	str	r2, [sp, #0]
 8006088:	9a06      	ldr	r2, [sp, #24]
 800608a:	2101      	movs	r1, #1
 800608c:	441a      	add	r2, r3
 800608e:	4648      	mov	r0, r9
 8006090:	9206      	str	r2, [sp, #24]
 8006092:	f000 fc2d 	bl	80068f0 <__i2b>
 8006096:	4605      	mov	r5, r0
 8006098:	b166      	cbz	r6, 80060b4 <_dtoa_r+0x74c>
 800609a:	9b06      	ldr	r3, [sp, #24]
 800609c:	2b00      	cmp	r3, #0
 800609e:	dd09      	ble.n	80060b4 <_dtoa_r+0x74c>
 80060a0:	42b3      	cmp	r3, r6
 80060a2:	9a00      	ldr	r2, [sp, #0]
 80060a4:	bfa8      	it	ge
 80060a6:	4633      	movge	r3, r6
 80060a8:	1ad2      	subs	r2, r2, r3
 80060aa:	9200      	str	r2, [sp, #0]
 80060ac:	9a06      	ldr	r2, [sp, #24]
 80060ae:	1af6      	subs	r6, r6, r3
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	9306      	str	r3, [sp, #24]
 80060b4:	9b08      	ldr	r3, [sp, #32]
 80060b6:	b30b      	cbz	r3, 80060fc <_dtoa_r+0x794>
 80060b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	f000 80c6 	beq.w	800624c <_dtoa_r+0x8e4>
 80060c0:	2c00      	cmp	r4, #0
 80060c2:	f000 80c0 	beq.w	8006246 <_dtoa_r+0x8de>
 80060c6:	4629      	mov	r1, r5
 80060c8:	4622      	mov	r2, r4
 80060ca:	4648      	mov	r0, r9
 80060cc:	f000 fcc8 	bl	8006a60 <__pow5mult>
 80060d0:	9a02      	ldr	r2, [sp, #8]
 80060d2:	4601      	mov	r1, r0
 80060d4:	4605      	mov	r5, r0
 80060d6:	4648      	mov	r0, r9
 80060d8:	f000 fc20 	bl	800691c <__multiply>
 80060dc:	9902      	ldr	r1, [sp, #8]
 80060de:	4680      	mov	r8, r0
 80060e0:	4648      	mov	r0, r9
 80060e2:	f000 fb51 	bl	8006788 <_Bfree>
 80060e6:	9b08      	ldr	r3, [sp, #32]
 80060e8:	1b1b      	subs	r3, r3, r4
 80060ea:	9308      	str	r3, [sp, #32]
 80060ec:	f000 80b1 	beq.w	8006252 <_dtoa_r+0x8ea>
 80060f0:	9a08      	ldr	r2, [sp, #32]
 80060f2:	4641      	mov	r1, r8
 80060f4:	4648      	mov	r0, r9
 80060f6:	f000 fcb3 	bl	8006a60 <__pow5mult>
 80060fa:	9002      	str	r0, [sp, #8]
 80060fc:	2101      	movs	r1, #1
 80060fe:	4648      	mov	r0, r9
 8006100:	f000 fbf6 	bl	80068f0 <__i2b>
 8006104:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006106:	4604      	mov	r4, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	f000 81d8 	beq.w	80064be <_dtoa_r+0xb56>
 800610e:	461a      	mov	r2, r3
 8006110:	4601      	mov	r1, r0
 8006112:	4648      	mov	r0, r9
 8006114:	f000 fca4 	bl	8006a60 <__pow5mult>
 8006118:	9b07      	ldr	r3, [sp, #28]
 800611a:	2b01      	cmp	r3, #1
 800611c:	4604      	mov	r4, r0
 800611e:	f300 809f 	bgt.w	8006260 <_dtoa_r+0x8f8>
 8006122:	9b04      	ldr	r3, [sp, #16]
 8006124:	2b00      	cmp	r3, #0
 8006126:	f040 8097 	bne.w	8006258 <_dtoa_r+0x8f0>
 800612a:	9b05      	ldr	r3, [sp, #20]
 800612c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006130:	2b00      	cmp	r3, #0
 8006132:	f040 8093 	bne.w	800625c <_dtoa_r+0x8f4>
 8006136:	9b05      	ldr	r3, [sp, #20]
 8006138:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800613c:	0d1b      	lsrs	r3, r3, #20
 800613e:	051b      	lsls	r3, r3, #20
 8006140:	b133      	cbz	r3, 8006150 <_dtoa_r+0x7e8>
 8006142:	9b00      	ldr	r3, [sp, #0]
 8006144:	3301      	adds	r3, #1
 8006146:	9300      	str	r3, [sp, #0]
 8006148:	9b06      	ldr	r3, [sp, #24]
 800614a:	3301      	adds	r3, #1
 800614c:	9306      	str	r3, [sp, #24]
 800614e:	2301      	movs	r3, #1
 8006150:	9308      	str	r3, [sp, #32]
 8006152:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006154:	2b00      	cmp	r3, #0
 8006156:	f000 81b8 	beq.w	80064ca <_dtoa_r+0xb62>
 800615a:	6923      	ldr	r3, [r4, #16]
 800615c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006160:	6918      	ldr	r0, [r3, #16]
 8006162:	f000 fb79 	bl	8006858 <__hi0bits>
 8006166:	f1c0 0020 	rsb	r0, r0, #32
 800616a:	9b06      	ldr	r3, [sp, #24]
 800616c:	4418      	add	r0, r3
 800616e:	f010 001f 	ands.w	r0, r0, #31
 8006172:	f000 8082 	beq.w	800627a <_dtoa_r+0x912>
 8006176:	f1c0 0320 	rsb	r3, r0, #32
 800617a:	2b04      	cmp	r3, #4
 800617c:	dd73      	ble.n	8006266 <_dtoa_r+0x8fe>
 800617e:	9b00      	ldr	r3, [sp, #0]
 8006180:	f1c0 001c 	rsb	r0, r0, #28
 8006184:	4403      	add	r3, r0
 8006186:	9300      	str	r3, [sp, #0]
 8006188:	9b06      	ldr	r3, [sp, #24]
 800618a:	4403      	add	r3, r0
 800618c:	4406      	add	r6, r0
 800618e:	9306      	str	r3, [sp, #24]
 8006190:	9b00      	ldr	r3, [sp, #0]
 8006192:	2b00      	cmp	r3, #0
 8006194:	dd05      	ble.n	80061a2 <_dtoa_r+0x83a>
 8006196:	9902      	ldr	r1, [sp, #8]
 8006198:	461a      	mov	r2, r3
 800619a:	4648      	mov	r0, r9
 800619c:	f000 fcba 	bl	8006b14 <__lshift>
 80061a0:	9002      	str	r0, [sp, #8]
 80061a2:	9b06      	ldr	r3, [sp, #24]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	dd05      	ble.n	80061b4 <_dtoa_r+0x84c>
 80061a8:	4621      	mov	r1, r4
 80061aa:	461a      	mov	r2, r3
 80061ac:	4648      	mov	r0, r9
 80061ae:	f000 fcb1 	bl	8006b14 <__lshift>
 80061b2:	4604      	mov	r4, r0
 80061b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d061      	beq.n	800627e <_dtoa_r+0x916>
 80061ba:	9802      	ldr	r0, [sp, #8]
 80061bc:	4621      	mov	r1, r4
 80061be:	f000 fd15 	bl	8006bec <__mcmp>
 80061c2:	2800      	cmp	r0, #0
 80061c4:	da5b      	bge.n	800627e <_dtoa_r+0x916>
 80061c6:	2300      	movs	r3, #0
 80061c8:	9902      	ldr	r1, [sp, #8]
 80061ca:	220a      	movs	r2, #10
 80061cc:	4648      	mov	r0, r9
 80061ce:	f000 fafd 	bl	80067cc <__multadd>
 80061d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061d4:	9002      	str	r0, [sp, #8]
 80061d6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f000 8177 	beq.w	80064ce <_dtoa_r+0xb66>
 80061e0:	4629      	mov	r1, r5
 80061e2:	2300      	movs	r3, #0
 80061e4:	220a      	movs	r2, #10
 80061e6:	4648      	mov	r0, r9
 80061e8:	f000 faf0 	bl	80067cc <__multadd>
 80061ec:	f1bb 0f00 	cmp.w	fp, #0
 80061f0:	4605      	mov	r5, r0
 80061f2:	dc6f      	bgt.n	80062d4 <_dtoa_r+0x96c>
 80061f4:	9b07      	ldr	r3, [sp, #28]
 80061f6:	2b02      	cmp	r3, #2
 80061f8:	dc49      	bgt.n	800628e <_dtoa_r+0x926>
 80061fa:	e06b      	b.n	80062d4 <_dtoa_r+0x96c>
 80061fc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80061fe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006202:	e73c      	b.n	800607e <_dtoa_r+0x716>
 8006204:	3fe00000 	.word	0x3fe00000
 8006208:	40240000 	.word	0x40240000
 800620c:	9b03      	ldr	r3, [sp, #12]
 800620e:	1e5c      	subs	r4, r3, #1
 8006210:	9b08      	ldr	r3, [sp, #32]
 8006212:	42a3      	cmp	r3, r4
 8006214:	db09      	blt.n	800622a <_dtoa_r+0x8c2>
 8006216:	1b1c      	subs	r4, r3, r4
 8006218:	9b03      	ldr	r3, [sp, #12]
 800621a:	2b00      	cmp	r3, #0
 800621c:	f6bf af30 	bge.w	8006080 <_dtoa_r+0x718>
 8006220:	9b00      	ldr	r3, [sp, #0]
 8006222:	9a03      	ldr	r2, [sp, #12]
 8006224:	1a9e      	subs	r6, r3, r2
 8006226:	2300      	movs	r3, #0
 8006228:	e72b      	b.n	8006082 <_dtoa_r+0x71a>
 800622a:	9b08      	ldr	r3, [sp, #32]
 800622c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800622e:	9408      	str	r4, [sp, #32]
 8006230:	1ae3      	subs	r3, r4, r3
 8006232:	441a      	add	r2, r3
 8006234:	9e00      	ldr	r6, [sp, #0]
 8006236:	9b03      	ldr	r3, [sp, #12]
 8006238:	920d      	str	r2, [sp, #52]	@ 0x34
 800623a:	2400      	movs	r4, #0
 800623c:	e721      	b.n	8006082 <_dtoa_r+0x71a>
 800623e:	9c08      	ldr	r4, [sp, #32]
 8006240:	9e00      	ldr	r6, [sp, #0]
 8006242:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006244:	e728      	b.n	8006098 <_dtoa_r+0x730>
 8006246:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800624a:	e751      	b.n	80060f0 <_dtoa_r+0x788>
 800624c:	9a08      	ldr	r2, [sp, #32]
 800624e:	9902      	ldr	r1, [sp, #8]
 8006250:	e750      	b.n	80060f4 <_dtoa_r+0x78c>
 8006252:	f8cd 8008 	str.w	r8, [sp, #8]
 8006256:	e751      	b.n	80060fc <_dtoa_r+0x794>
 8006258:	2300      	movs	r3, #0
 800625a:	e779      	b.n	8006150 <_dtoa_r+0x7e8>
 800625c:	9b04      	ldr	r3, [sp, #16]
 800625e:	e777      	b.n	8006150 <_dtoa_r+0x7e8>
 8006260:	2300      	movs	r3, #0
 8006262:	9308      	str	r3, [sp, #32]
 8006264:	e779      	b.n	800615a <_dtoa_r+0x7f2>
 8006266:	d093      	beq.n	8006190 <_dtoa_r+0x828>
 8006268:	9a00      	ldr	r2, [sp, #0]
 800626a:	331c      	adds	r3, #28
 800626c:	441a      	add	r2, r3
 800626e:	9200      	str	r2, [sp, #0]
 8006270:	9a06      	ldr	r2, [sp, #24]
 8006272:	441a      	add	r2, r3
 8006274:	441e      	add	r6, r3
 8006276:	9206      	str	r2, [sp, #24]
 8006278:	e78a      	b.n	8006190 <_dtoa_r+0x828>
 800627a:	4603      	mov	r3, r0
 800627c:	e7f4      	b.n	8006268 <_dtoa_r+0x900>
 800627e:	9b03      	ldr	r3, [sp, #12]
 8006280:	2b00      	cmp	r3, #0
 8006282:	46b8      	mov	r8, r7
 8006284:	dc20      	bgt.n	80062c8 <_dtoa_r+0x960>
 8006286:	469b      	mov	fp, r3
 8006288:	9b07      	ldr	r3, [sp, #28]
 800628a:	2b02      	cmp	r3, #2
 800628c:	dd1e      	ble.n	80062cc <_dtoa_r+0x964>
 800628e:	f1bb 0f00 	cmp.w	fp, #0
 8006292:	f47f adb1 	bne.w	8005df8 <_dtoa_r+0x490>
 8006296:	4621      	mov	r1, r4
 8006298:	465b      	mov	r3, fp
 800629a:	2205      	movs	r2, #5
 800629c:	4648      	mov	r0, r9
 800629e:	f000 fa95 	bl	80067cc <__multadd>
 80062a2:	4601      	mov	r1, r0
 80062a4:	4604      	mov	r4, r0
 80062a6:	9802      	ldr	r0, [sp, #8]
 80062a8:	f000 fca0 	bl	8006bec <__mcmp>
 80062ac:	2800      	cmp	r0, #0
 80062ae:	f77f ada3 	ble.w	8005df8 <_dtoa_r+0x490>
 80062b2:	4656      	mov	r6, sl
 80062b4:	2331      	movs	r3, #49	@ 0x31
 80062b6:	f806 3b01 	strb.w	r3, [r6], #1
 80062ba:	f108 0801 	add.w	r8, r8, #1
 80062be:	e59f      	b.n	8005e00 <_dtoa_r+0x498>
 80062c0:	9c03      	ldr	r4, [sp, #12]
 80062c2:	46b8      	mov	r8, r7
 80062c4:	4625      	mov	r5, r4
 80062c6:	e7f4      	b.n	80062b2 <_dtoa_r+0x94a>
 80062c8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80062cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	f000 8101 	beq.w	80064d6 <_dtoa_r+0xb6e>
 80062d4:	2e00      	cmp	r6, #0
 80062d6:	dd05      	ble.n	80062e4 <_dtoa_r+0x97c>
 80062d8:	4629      	mov	r1, r5
 80062da:	4632      	mov	r2, r6
 80062dc:	4648      	mov	r0, r9
 80062de:	f000 fc19 	bl	8006b14 <__lshift>
 80062e2:	4605      	mov	r5, r0
 80062e4:	9b08      	ldr	r3, [sp, #32]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d05c      	beq.n	80063a4 <_dtoa_r+0xa3c>
 80062ea:	6869      	ldr	r1, [r5, #4]
 80062ec:	4648      	mov	r0, r9
 80062ee:	f000 fa0b 	bl	8006708 <_Balloc>
 80062f2:	4606      	mov	r6, r0
 80062f4:	b928      	cbnz	r0, 8006302 <_dtoa_r+0x99a>
 80062f6:	4b82      	ldr	r3, [pc, #520]	@ (8006500 <_dtoa_r+0xb98>)
 80062f8:	4602      	mov	r2, r0
 80062fa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80062fe:	f7ff bb4a 	b.w	8005996 <_dtoa_r+0x2e>
 8006302:	692a      	ldr	r2, [r5, #16]
 8006304:	3202      	adds	r2, #2
 8006306:	0092      	lsls	r2, r2, #2
 8006308:	f105 010c 	add.w	r1, r5, #12
 800630c:	300c      	adds	r0, #12
 800630e:	f000 ffa3 	bl	8007258 <memcpy>
 8006312:	2201      	movs	r2, #1
 8006314:	4631      	mov	r1, r6
 8006316:	4648      	mov	r0, r9
 8006318:	f000 fbfc 	bl	8006b14 <__lshift>
 800631c:	f10a 0301 	add.w	r3, sl, #1
 8006320:	9300      	str	r3, [sp, #0]
 8006322:	eb0a 030b 	add.w	r3, sl, fp
 8006326:	9308      	str	r3, [sp, #32]
 8006328:	9b04      	ldr	r3, [sp, #16]
 800632a:	f003 0301 	and.w	r3, r3, #1
 800632e:	462f      	mov	r7, r5
 8006330:	9306      	str	r3, [sp, #24]
 8006332:	4605      	mov	r5, r0
 8006334:	9b00      	ldr	r3, [sp, #0]
 8006336:	9802      	ldr	r0, [sp, #8]
 8006338:	4621      	mov	r1, r4
 800633a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800633e:	f7ff fa88 	bl	8005852 <quorem>
 8006342:	4603      	mov	r3, r0
 8006344:	3330      	adds	r3, #48	@ 0x30
 8006346:	9003      	str	r0, [sp, #12]
 8006348:	4639      	mov	r1, r7
 800634a:	9802      	ldr	r0, [sp, #8]
 800634c:	9309      	str	r3, [sp, #36]	@ 0x24
 800634e:	f000 fc4d 	bl	8006bec <__mcmp>
 8006352:	462a      	mov	r2, r5
 8006354:	9004      	str	r0, [sp, #16]
 8006356:	4621      	mov	r1, r4
 8006358:	4648      	mov	r0, r9
 800635a:	f000 fc63 	bl	8006c24 <__mdiff>
 800635e:	68c2      	ldr	r2, [r0, #12]
 8006360:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006362:	4606      	mov	r6, r0
 8006364:	bb02      	cbnz	r2, 80063a8 <_dtoa_r+0xa40>
 8006366:	4601      	mov	r1, r0
 8006368:	9802      	ldr	r0, [sp, #8]
 800636a:	f000 fc3f 	bl	8006bec <__mcmp>
 800636e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006370:	4602      	mov	r2, r0
 8006372:	4631      	mov	r1, r6
 8006374:	4648      	mov	r0, r9
 8006376:	920c      	str	r2, [sp, #48]	@ 0x30
 8006378:	9309      	str	r3, [sp, #36]	@ 0x24
 800637a:	f000 fa05 	bl	8006788 <_Bfree>
 800637e:	9b07      	ldr	r3, [sp, #28]
 8006380:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006382:	9e00      	ldr	r6, [sp, #0]
 8006384:	ea42 0103 	orr.w	r1, r2, r3
 8006388:	9b06      	ldr	r3, [sp, #24]
 800638a:	4319      	orrs	r1, r3
 800638c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800638e:	d10d      	bne.n	80063ac <_dtoa_r+0xa44>
 8006390:	2b39      	cmp	r3, #57	@ 0x39
 8006392:	d027      	beq.n	80063e4 <_dtoa_r+0xa7c>
 8006394:	9a04      	ldr	r2, [sp, #16]
 8006396:	2a00      	cmp	r2, #0
 8006398:	dd01      	ble.n	800639e <_dtoa_r+0xa36>
 800639a:	9b03      	ldr	r3, [sp, #12]
 800639c:	3331      	adds	r3, #49	@ 0x31
 800639e:	f88b 3000 	strb.w	r3, [fp]
 80063a2:	e52e      	b.n	8005e02 <_dtoa_r+0x49a>
 80063a4:	4628      	mov	r0, r5
 80063a6:	e7b9      	b.n	800631c <_dtoa_r+0x9b4>
 80063a8:	2201      	movs	r2, #1
 80063aa:	e7e2      	b.n	8006372 <_dtoa_r+0xa0a>
 80063ac:	9904      	ldr	r1, [sp, #16]
 80063ae:	2900      	cmp	r1, #0
 80063b0:	db04      	blt.n	80063bc <_dtoa_r+0xa54>
 80063b2:	9807      	ldr	r0, [sp, #28]
 80063b4:	4301      	orrs	r1, r0
 80063b6:	9806      	ldr	r0, [sp, #24]
 80063b8:	4301      	orrs	r1, r0
 80063ba:	d120      	bne.n	80063fe <_dtoa_r+0xa96>
 80063bc:	2a00      	cmp	r2, #0
 80063be:	ddee      	ble.n	800639e <_dtoa_r+0xa36>
 80063c0:	9902      	ldr	r1, [sp, #8]
 80063c2:	9300      	str	r3, [sp, #0]
 80063c4:	2201      	movs	r2, #1
 80063c6:	4648      	mov	r0, r9
 80063c8:	f000 fba4 	bl	8006b14 <__lshift>
 80063cc:	4621      	mov	r1, r4
 80063ce:	9002      	str	r0, [sp, #8]
 80063d0:	f000 fc0c 	bl	8006bec <__mcmp>
 80063d4:	2800      	cmp	r0, #0
 80063d6:	9b00      	ldr	r3, [sp, #0]
 80063d8:	dc02      	bgt.n	80063e0 <_dtoa_r+0xa78>
 80063da:	d1e0      	bne.n	800639e <_dtoa_r+0xa36>
 80063dc:	07da      	lsls	r2, r3, #31
 80063de:	d5de      	bpl.n	800639e <_dtoa_r+0xa36>
 80063e0:	2b39      	cmp	r3, #57	@ 0x39
 80063e2:	d1da      	bne.n	800639a <_dtoa_r+0xa32>
 80063e4:	2339      	movs	r3, #57	@ 0x39
 80063e6:	f88b 3000 	strb.w	r3, [fp]
 80063ea:	4633      	mov	r3, r6
 80063ec:	461e      	mov	r6, r3
 80063ee:	3b01      	subs	r3, #1
 80063f0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80063f4:	2a39      	cmp	r2, #57	@ 0x39
 80063f6:	d04e      	beq.n	8006496 <_dtoa_r+0xb2e>
 80063f8:	3201      	adds	r2, #1
 80063fa:	701a      	strb	r2, [r3, #0]
 80063fc:	e501      	b.n	8005e02 <_dtoa_r+0x49a>
 80063fe:	2a00      	cmp	r2, #0
 8006400:	dd03      	ble.n	800640a <_dtoa_r+0xaa2>
 8006402:	2b39      	cmp	r3, #57	@ 0x39
 8006404:	d0ee      	beq.n	80063e4 <_dtoa_r+0xa7c>
 8006406:	3301      	adds	r3, #1
 8006408:	e7c9      	b.n	800639e <_dtoa_r+0xa36>
 800640a:	9a00      	ldr	r2, [sp, #0]
 800640c:	9908      	ldr	r1, [sp, #32]
 800640e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006412:	428a      	cmp	r2, r1
 8006414:	d028      	beq.n	8006468 <_dtoa_r+0xb00>
 8006416:	9902      	ldr	r1, [sp, #8]
 8006418:	2300      	movs	r3, #0
 800641a:	220a      	movs	r2, #10
 800641c:	4648      	mov	r0, r9
 800641e:	f000 f9d5 	bl	80067cc <__multadd>
 8006422:	42af      	cmp	r7, r5
 8006424:	9002      	str	r0, [sp, #8]
 8006426:	f04f 0300 	mov.w	r3, #0
 800642a:	f04f 020a 	mov.w	r2, #10
 800642e:	4639      	mov	r1, r7
 8006430:	4648      	mov	r0, r9
 8006432:	d107      	bne.n	8006444 <_dtoa_r+0xadc>
 8006434:	f000 f9ca 	bl	80067cc <__multadd>
 8006438:	4607      	mov	r7, r0
 800643a:	4605      	mov	r5, r0
 800643c:	9b00      	ldr	r3, [sp, #0]
 800643e:	3301      	adds	r3, #1
 8006440:	9300      	str	r3, [sp, #0]
 8006442:	e777      	b.n	8006334 <_dtoa_r+0x9cc>
 8006444:	f000 f9c2 	bl	80067cc <__multadd>
 8006448:	4629      	mov	r1, r5
 800644a:	4607      	mov	r7, r0
 800644c:	2300      	movs	r3, #0
 800644e:	220a      	movs	r2, #10
 8006450:	4648      	mov	r0, r9
 8006452:	f000 f9bb 	bl	80067cc <__multadd>
 8006456:	4605      	mov	r5, r0
 8006458:	e7f0      	b.n	800643c <_dtoa_r+0xad4>
 800645a:	f1bb 0f00 	cmp.w	fp, #0
 800645e:	bfcc      	ite	gt
 8006460:	465e      	movgt	r6, fp
 8006462:	2601      	movle	r6, #1
 8006464:	4456      	add	r6, sl
 8006466:	2700      	movs	r7, #0
 8006468:	9902      	ldr	r1, [sp, #8]
 800646a:	9300      	str	r3, [sp, #0]
 800646c:	2201      	movs	r2, #1
 800646e:	4648      	mov	r0, r9
 8006470:	f000 fb50 	bl	8006b14 <__lshift>
 8006474:	4621      	mov	r1, r4
 8006476:	9002      	str	r0, [sp, #8]
 8006478:	f000 fbb8 	bl	8006bec <__mcmp>
 800647c:	2800      	cmp	r0, #0
 800647e:	dcb4      	bgt.n	80063ea <_dtoa_r+0xa82>
 8006480:	d102      	bne.n	8006488 <_dtoa_r+0xb20>
 8006482:	9b00      	ldr	r3, [sp, #0]
 8006484:	07db      	lsls	r3, r3, #31
 8006486:	d4b0      	bmi.n	80063ea <_dtoa_r+0xa82>
 8006488:	4633      	mov	r3, r6
 800648a:	461e      	mov	r6, r3
 800648c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006490:	2a30      	cmp	r2, #48	@ 0x30
 8006492:	d0fa      	beq.n	800648a <_dtoa_r+0xb22>
 8006494:	e4b5      	b.n	8005e02 <_dtoa_r+0x49a>
 8006496:	459a      	cmp	sl, r3
 8006498:	d1a8      	bne.n	80063ec <_dtoa_r+0xa84>
 800649a:	2331      	movs	r3, #49	@ 0x31
 800649c:	f108 0801 	add.w	r8, r8, #1
 80064a0:	f88a 3000 	strb.w	r3, [sl]
 80064a4:	e4ad      	b.n	8005e02 <_dtoa_r+0x49a>
 80064a6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80064a8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006504 <_dtoa_r+0xb9c>
 80064ac:	b11b      	cbz	r3, 80064b6 <_dtoa_r+0xb4e>
 80064ae:	f10a 0308 	add.w	r3, sl, #8
 80064b2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80064b4:	6013      	str	r3, [r2, #0]
 80064b6:	4650      	mov	r0, sl
 80064b8:	b017      	add	sp, #92	@ 0x5c
 80064ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064be:	9b07      	ldr	r3, [sp, #28]
 80064c0:	2b01      	cmp	r3, #1
 80064c2:	f77f ae2e 	ble.w	8006122 <_dtoa_r+0x7ba>
 80064c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80064c8:	9308      	str	r3, [sp, #32]
 80064ca:	2001      	movs	r0, #1
 80064cc:	e64d      	b.n	800616a <_dtoa_r+0x802>
 80064ce:	f1bb 0f00 	cmp.w	fp, #0
 80064d2:	f77f aed9 	ble.w	8006288 <_dtoa_r+0x920>
 80064d6:	4656      	mov	r6, sl
 80064d8:	9802      	ldr	r0, [sp, #8]
 80064da:	4621      	mov	r1, r4
 80064dc:	f7ff f9b9 	bl	8005852 <quorem>
 80064e0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80064e4:	f806 3b01 	strb.w	r3, [r6], #1
 80064e8:	eba6 020a 	sub.w	r2, r6, sl
 80064ec:	4593      	cmp	fp, r2
 80064ee:	ddb4      	ble.n	800645a <_dtoa_r+0xaf2>
 80064f0:	9902      	ldr	r1, [sp, #8]
 80064f2:	2300      	movs	r3, #0
 80064f4:	220a      	movs	r2, #10
 80064f6:	4648      	mov	r0, r9
 80064f8:	f000 f968 	bl	80067cc <__multadd>
 80064fc:	9002      	str	r0, [sp, #8]
 80064fe:	e7eb      	b.n	80064d8 <_dtoa_r+0xb70>
 8006500:	08008788 	.word	0x08008788
 8006504:	0800870c 	.word	0x0800870c

08006508 <_free_r>:
 8006508:	b538      	push	{r3, r4, r5, lr}
 800650a:	4605      	mov	r5, r0
 800650c:	2900      	cmp	r1, #0
 800650e:	d041      	beq.n	8006594 <_free_r+0x8c>
 8006510:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006514:	1f0c      	subs	r4, r1, #4
 8006516:	2b00      	cmp	r3, #0
 8006518:	bfb8      	it	lt
 800651a:	18e4      	addlt	r4, r4, r3
 800651c:	f000 f8e8 	bl	80066f0 <__malloc_lock>
 8006520:	4a1d      	ldr	r2, [pc, #116]	@ (8006598 <_free_r+0x90>)
 8006522:	6813      	ldr	r3, [r2, #0]
 8006524:	b933      	cbnz	r3, 8006534 <_free_r+0x2c>
 8006526:	6063      	str	r3, [r4, #4]
 8006528:	6014      	str	r4, [r2, #0]
 800652a:	4628      	mov	r0, r5
 800652c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006530:	f000 b8e4 	b.w	80066fc <__malloc_unlock>
 8006534:	42a3      	cmp	r3, r4
 8006536:	d908      	bls.n	800654a <_free_r+0x42>
 8006538:	6820      	ldr	r0, [r4, #0]
 800653a:	1821      	adds	r1, r4, r0
 800653c:	428b      	cmp	r3, r1
 800653e:	bf01      	itttt	eq
 8006540:	6819      	ldreq	r1, [r3, #0]
 8006542:	685b      	ldreq	r3, [r3, #4]
 8006544:	1809      	addeq	r1, r1, r0
 8006546:	6021      	streq	r1, [r4, #0]
 8006548:	e7ed      	b.n	8006526 <_free_r+0x1e>
 800654a:	461a      	mov	r2, r3
 800654c:	685b      	ldr	r3, [r3, #4]
 800654e:	b10b      	cbz	r3, 8006554 <_free_r+0x4c>
 8006550:	42a3      	cmp	r3, r4
 8006552:	d9fa      	bls.n	800654a <_free_r+0x42>
 8006554:	6811      	ldr	r1, [r2, #0]
 8006556:	1850      	adds	r0, r2, r1
 8006558:	42a0      	cmp	r0, r4
 800655a:	d10b      	bne.n	8006574 <_free_r+0x6c>
 800655c:	6820      	ldr	r0, [r4, #0]
 800655e:	4401      	add	r1, r0
 8006560:	1850      	adds	r0, r2, r1
 8006562:	4283      	cmp	r3, r0
 8006564:	6011      	str	r1, [r2, #0]
 8006566:	d1e0      	bne.n	800652a <_free_r+0x22>
 8006568:	6818      	ldr	r0, [r3, #0]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	6053      	str	r3, [r2, #4]
 800656e:	4408      	add	r0, r1
 8006570:	6010      	str	r0, [r2, #0]
 8006572:	e7da      	b.n	800652a <_free_r+0x22>
 8006574:	d902      	bls.n	800657c <_free_r+0x74>
 8006576:	230c      	movs	r3, #12
 8006578:	602b      	str	r3, [r5, #0]
 800657a:	e7d6      	b.n	800652a <_free_r+0x22>
 800657c:	6820      	ldr	r0, [r4, #0]
 800657e:	1821      	adds	r1, r4, r0
 8006580:	428b      	cmp	r3, r1
 8006582:	bf04      	itt	eq
 8006584:	6819      	ldreq	r1, [r3, #0]
 8006586:	685b      	ldreq	r3, [r3, #4]
 8006588:	6063      	str	r3, [r4, #4]
 800658a:	bf04      	itt	eq
 800658c:	1809      	addeq	r1, r1, r0
 800658e:	6021      	streq	r1, [r4, #0]
 8006590:	6054      	str	r4, [r2, #4]
 8006592:	e7ca      	b.n	800652a <_free_r+0x22>
 8006594:	bd38      	pop	{r3, r4, r5, pc}
 8006596:	bf00      	nop
 8006598:	20000abc 	.word	0x20000abc

0800659c <malloc>:
 800659c:	4b02      	ldr	r3, [pc, #8]	@ (80065a8 <malloc+0xc>)
 800659e:	4601      	mov	r1, r0
 80065a0:	6818      	ldr	r0, [r3, #0]
 80065a2:	f000 b825 	b.w	80065f0 <_malloc_r>
 80065a6:	bf00      	nop
 80065a8:	20000664 	.word	0x20000664

080065ac <sbrk_aligned>:
 80065ac:	b570      	push	{r4, r5, r6, lr}
 80065ae:	4e0f      	ldr	r6, [pc, #60]	@ (80065ec <sbrk_aligned+0x40>)
 80065b0:	460c      	mov	r4, r1
 80065b2:	6831      	ldr	r1, [r6, #0]
 80065b4:	4605      	mov	r5, r0
 80065b6:	b911      	cbnz	r1, 80065be <sbrk_aligned+0x12>
 80065b8:	f000 fe3e 	bl	8007238 <_sbrk_r>
 80065bc:	6030      	str	r0, [r6, #0]
 80065be:	4621      	mov	r1, r4
 80065c0:	4628      	mov	r0, r5
 80065c2:	f000 fe39 	bl	8007238 <_sbrk_r>
 80065c6:	1c43      	adds	r3, r0, #1
 80065c8:	d103      	bne.n	80065d2 <sbrk_aligned+0x26>
 80065ca:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80065ce:	4620      	mov	r0, r4
 80065d0:	bd70      	pop	{r4, r5, r6, pc}
 80065d2:	1cc4      	adds	r4, r0, #3
 80065d4:	f024 0403 	bic.w	r4, r4, #3
 80065d8:	42a0      	cmp	r0, r4
 80065da:	d0f8      	beq.n	80065ce <sbrk_aligned+0x22>
 80065dc:	1a21      	subs	r1, r4, r0
 80065de:	4628      	mov	r0, r5
 80065e0:	f000 fe2a 	bl	8007238 <_sbrk_r>
 80065e4:	3001      	adds	r0, #1
 80065e6:	d1f2      	bne.n	80065ce <sbrk_aligned+0x22>
 80065e8:	e7ef      	b.n	80065ca <sbrk_aligned+0x1e>
 80065ea:	bf00      	nop
 80065ec:	20000ab8 	.word	0x20000ab8

080065f0 <_malloc_r>:
 80065f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065f4:	1ccd      	adds	r5, r1, #3
 80065f6:	f025 0503 	bic.w	r5, r5, #3
 80065fa:	3508      	adds	r5, #8
 80065fc:	2d0c      	cmp	r5, #12
 80065fe:	bf38      	it	cc
 8006600:	250c      	movcc	r5, #12
 8006602:	2d00      	cmp	r5, #0
 8006604:	4606      	mov	r6, r0
 8006606:	db01      	blt.n	800660c <_malloc_r+0x1c>
 8006608:	42a9      	cmp	r1, r5
 800660a:	d904      	bls.n	8006616 <_malloc_r+0x26>
 800660c:	230c      	movs	r3, #12
 800660e:	6033      	str	r3, [r6, #0]
 8006610:	2000      	movs	r0, #0
 8006612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006616:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80066ec <_malloc_r+0xfc>
 800661a:	f000 f869 	bl	80066f0 <__malloc_lock>
 800661e:	f8d8 3000 	ldr.w	r3, [r8]
 8006622:	461c      	mov	r4, r3
 8006624:	bb44      	cbnz	r4, 8006678 <_malloc_r+0x88>
 8006626:	4629      	mov	r1, r5
 8006628:	4630      	mov	r0, r6
 800662a:	f7ff ffbf 	bl	80065ac <sbrk_aligned>
 800662e:	1c43      	adds	r3, r0, #1
 8006630:	4604      	mov	r4, r0
 8006632:	d158      	bne.n	80066e6 <_malloc_r+0xf6>
 8006634:	f8d8 4000 	ldr.w	r4, [r8]
 8006638:	4627      	mov	r7, r4
 800663a:	2f00      	cmp	r7, #0
 800663c:	d143      	bne.n	80066c6 <_malloc_r+0xd6>
 800663e:	2c00      	cmp	r4, #0
 8006640:	d04b      	beq.n	80066da <_malloc_r+0xea>
 8006642:	6823      	ldr	r3, [r4, #0]
 8006644:	4639      	mov	r1, r7
 8006646:	4630      	mov	r0, r6
 8006648:	eb04 0903 	add.w	r9, r4, r3
 800664c:	f000 fdf4 	bl	8007238 <_sbrk_r>
 8006650:	4581      	cmp	r9, r0
 8006652:	d142      	bne.n	80066da <_malloc_r+0xea>
 8006654:	6821      	ldr	r1, [r4, #0]
 8006656:	1a6d      	subs	r5, r5, r1
 8006658:	4629      	mov	r1, r5
 800665a:	4630      	mov	r0, r6
 800665c:	f7ff ffa6 	bl	80065ac <sbrk_aligned>
 8006660:	3001      	adds	r0, #1
 8006662:	d03a      	beq.n	80066da <_malloc_r+0xea>
 8006664:	6823      	ldr	r3, [r4, #0]
 8006666:	442b      	add	r3, r5
 8006668:	6023      	str	r3, [r4, #0]
 800666a:	f8d8 3000 	ldr.w	r3, [r8]
 800666e:	685a      	ldr	r2, [r3, #4]
 8006670:	bb62      	cbnz	r2, 80066cc <_malloc_r+0xdc>
 8006672:	f8c8 7000 	str.w	r7, [r8]
 8006676:	e00f      	b.n	8006698 <_malloc_r+0xa8>
 8006678:	6822      	ldr	r2, [r4, #0]
 800667a:	1b52      	subs	r2, r2, r5
 800667c:	d420      	bmi.n	80066c0 <_malloc_r+0xd0>
 800667e:	2a0b      	cmp	r2, #11
 8006680:	d917      	bls.n	80066b2 <_malloc_r+0xc2>
 8006682:	1961      	adds	r1, r4, r5
 8006684:	42a3      	cmp	r3, r4
 8006686:	6025      	str	r5, [r4, #0]
 8006688:	bf18      	it	ne
 800668a:	6059      	strne	r1, [r3, #4]
 800668c:	6863      	ldr	r3, [r4, #4]
 800668e:	bf08      	it	eq
 8006690:	f8c8 1000 	streq.w	r1, [r8]
 8006694:	5162      	str	r2, [r4, r5]
 8006696:	604b      	str	r3, [r1, #4]
 8006698:	4630      	mov	r0, r6
 800669a:	f000 f82f 	bl	80066fc <__malloc_unlock>
 800669e:	f104 000b 	add.w	r0, r4, #11
 80066a2:	1d23      	adds	r3, r4, #4
 80066a4:	f020 0007 	bic.w	r0, r0, #7
 80066a8:	1ac2      	subs	r2, r0, r3
 80066aa:	bf1c      	itt	ne
 80066ac:	1a1b      	subne	r3, r3, r0
 80066ae:	50a3      	strne	r3, [r4, r2]
 80066b0:	e7af      	b.n	8006612 <_malloc_r+0x22>
 80066b2:	6862      	ldr	r2, [r4, #4]
 80066b4:	42a3      	cmp	r3, r4
 80066b6:	bf0c      	ite	eq
 80066b8:	f8c8 2000 	streq.w	r2, [r8]
 80066bc:	605a      	strne	r2, [r3, #4]
 80066be:	e7eb      	b.n	8006698 <_malloc_r+0xa8>
 80066c0:	4623      	mov	r3, r4
 80066c2:	6864      	ldr	r4, [r4, #4]
 80066c4:	e7ae      	b.n	8006624 <_malloc_r+0x34>
 80066c6:	463c      	mov	r4, r7
 80066c8:	687f      	ldr	r7, [r7, #4]
 80066ca:	e7b6      	b.n	800663a <_malloc_r+0x4a>
 80066cc:	461a      	mov	r2, r3
 80066ce:	685b      	ldr	r3, [r3, #4]
 80066d0:	42a3      	cmp	r3, r4
 80066d2:	d1fb      	bne.n	80066cc <_malloc_r+0xdc>
 80066d4:	2300      	movs	r3, #0
 80066d6:	6053      	str	r3, [r2, #4]
 80066d8:	e7de      	b.n	8006698 <_malloc_r+0xa8>
 80066da:	230c      	movs	r3, #12
 80066dc:	6033      	str	r3, [r6, #0]
 80066de:	4630      	mov	r0, r6
 80066e0:	f000 f80c 	bl	80066fc <__malloc_unlock>
 80066e4:	e794      	b.n	8006610 <_malloc_r+0x20>
 80066e6:	6005      	str	r5, [r0, #0]
 80066e8:	e7d6      	b.n	8006698 <_malloc_r+0xa8>
 80066ea:	bf00      	nop
 80066ec:	20000abc 	.word	0x20000abc

080066f0 <__malloc_lock>:
 80066f0:	4801      	ldr	r0, [pc, #4]	@ (80066f8 <__malloc_lock+0x8>)
 80066f2:	f7ff b8ac 	b.w	800584e <__retarget_lock_acquire_recursive>
 80066f6:	bf00      	nop
 80066f8:	20000ab4 	.word	0x20000ab4

080066fc <__malloc_unlock>:
 80066fc:	4801      	ldr	r0, [pc, #4]	@ (8006704 <__malloc_unlock+0x8>)
 80066fe:	f7ff b8a7 	b.w	8005850 <__retarget_lock_release_recursive>
 8006702:	bf00      	nop
 8006704:	20000ab4 	.word	0x20000ab4

08006708 <_Balloc>:
 8006708:	b570      	push	{r4, r5, r6, lr}
 800670a:	69c6      	ldr	r6, [r0, #28]
 800670c:	4604      	mov	r4, r0
 800670e:	460d      	mov	r5, r1
 8006710:	b976      	cbnz	r6, 8006730 <_Balloc+0x28>
 8006712:	2010      	movs	r0, #16
 8006714:	f7ff ff42 	bl	800659c <malloc>
 8006718:	4602      	mov	r2, r0
 800671a:	61e0      	str	r0, [r4, #28]
 800671c:	b920      	cbnz	r0, 8006728 <_Balloc+0x20>
 800671e:	4b18      	ldr	r3, [pc, #96]	@ (8006780 <_Balloc+0x78>)
 8006720:	4818      	ldr	r0, [pc, #96]	@ (8006784 <_Balloc+0x7c>)
 8006722:	216b      	movs	r1, #107	@ 0x6b
 8006724:	f000 fda6 	bl	8007274 <__assert_func>
 8006728:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800672c:	6006      	str	r6, [r0, #0]
 800672e:	60c6      	str	r6, [r0, #12]
 8006730:	69e6      	ldr	r6, [r4, #28]
 8006732:	68f3      	ldr	r3, [r6, #12]
 8006734:	b183      	cbz	r3, 8006758 <_Balloc+0x50>
 8006736:	69e3      	ldr	r3, [r4, #28]
 8006738:	68db      	ldr	r3, [r3, #12]
 800673a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800673e:	b9b8      	cbnz	r0, 8006770 <_Balloc+0x68>
 8006740:	2101      	movs	r1, #1
 8006742:	fa01 f605 	lsl.w	r6, r1, r5
 8006746:	1d72      	adds	r2, r6, #5
 8006748:	0092      	lsls	r2, r2, #2
 800674a:	4620      	mov	r0, r4
 800674c:	f000 fdb0 	bl	80072b0 <_calloc_r>
 8006750:	b160      	cbz	r0, 800676c <_Balloc+0x64>
 8006752:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006756:	e00e      	b.n	8006776 <_Balloc+0x6e>
 8006758:	2221      	movs	r2, #33	@ 0x21
 800675a:	2104      	movs	r1, #4
 800675c:	4620      	mov	r0, r4
 800675e:	f000 fda7 	bl	80072b0 <_calloc_r>
 8006762:	69e3      	ldr	r3, [r4, #28]
 8006764:	60f0      	str	r0, [r6, #12]
 8006766:	68db      	ldr	r3, [r3, #12]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d1e4      	bne.n	8006736 <_Balloc+0x2e>
 800676c:	2000      	movs	r0, #0
 800676e:	bd70      	pop	{r4, r5, r6, pc}
 8006770:	6802      	ldr	r2, [r0, #0]
 8006772:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006776:	2300      	movs	r3, #0
 8006778:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800677c:	e7f7      	b.n	800676e <_Balloc+0x66>
 800677e:	bf00      	nop
 8006780:	08008719 	.word	0x08008719
 8006784:	08008799 	.word	0x08008799

08006788 <_Bfree>:
 8006788:	b570      	push	{r4, r5, r6, lr}
 800678a:	69c6      	ldr	r6, [r0, #28]
 800678c:	4605      	mov	r5, r0
 800678e:	460c      	mov	r4, r1
 8006790:	b976      	cbnz	r6, 80067b0 <_Bfree+0x28>
 8006792:	2010      	movs	r0, #16
 8006794:	f7ff ff02 	bl	800659c <malloc>
 8006798:	4602      	mov	r2, r0
 800679a:	61e8      	str	r0, [r5, #28]
 800679c:	b920      	cbnz	r0, 80067a8 <_Bfree+0x20>
 800679e:	4b09      	ldr	r3, [pc, #36]	@ (80067c4 <_Bfree+0x3c>)
 80067a0:	4809      	ldr	r0, [pc, #36]	@ (80067c8 <_Bfree+0x40>)
 80067a2:	218f      	movs	r1, #143	@ 0x8f
 80067a4:	f000 fd66 	bl	8007274 <__assert_func>
 80067a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80067ac:	6006      	str	r6, [r0, #0]
 80067ae:	60c6      	str	r6, [r0, #12]
 80067b0:	b13c      	cbz	r4, 80067c2 <_Bfree+0x3a>
 80067b2:	69eb      	ldr	r3, [r5, #28]
 80067b4:	6862      	ldr	r2, [r4, #4]
 80067b6:	68db      	ldr	r3, [r3, #12]
 80067b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80067bc:	6021      	str	r1, [r4, #0]
 80067be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80067c2:	bd70      	pop	{r4, r5, r6, pc}
 80067c4:	08008719 	.word	0x08008719
 80067c8:	08008799 	.word	0x08008799

080067cc <__multadd>:
 80067cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067d0:	690d      	ldr	r5, [r1, #16]
 80067d2:	4607      	mov	r7, r0
 80067d4:	460c      	mov	r4, r1
 80067d6:	461e      	mov	r6, r3
 80067d8:	f101 0c14 	add.w	ip, r1, #20
 80067dc:	2000      	movs	r0, #0
 80067de:	f8dc 3000 	ldr.w	r3, [ip]
 80067e2:	b299      	uxth	r1, r3
 80067e4:	fb02 6101 	mla	r1, r2, r1, r6
 80067e8:	0c1e      	lsrs	r6, r3, #16
 80067ea:	0c0b      	lsrs	r3, r1, #16
 80067ec:	fb02 3306 	mla	r3, r2, r6, r3
 80067f0:	b289      	uxth	r1, r1
 80067f2:	3001      	adds	r0, #1
 80067f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80067f8:	4285      	cmp	r5, r0
 80067fa:	f84c 1b04 	str.w	r1, [ip], #4
 80067fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006802:	dcec      	bgt.n	80067de <__multadd+0x12>
 8006804:	b30e      	cbz	r6, 800684a <__multadd+0x7e>
 8006806:	68a3      	ldr	r3, [r4, #8]
 8006808:	42ab      	cmp	r3, r5
 800680a:	dc19      	bgt.n	8006840 <__multadd+0x74>
 800680c:	6861      	ldr	r1, [r4, #4]
 800680e:	4638      	mov	r0, r7
 8006810:	3101      	adds	r1, #1
 8006812:	f7ff ff79 	bl	8006708 <_Balloc>
 8006816:	4680      	mov	r8, r0
 8006818:	b928      	cbnz	r0, 8006826 <__multadd+0x5a>
 800681a:	4602      	mov	r2, r0
 800681c:	4b0c      	ldr	r3, [pc, #48]	@ (8006850 <__multadd+0x84>)
 800681e:	480d      	ldr	r0, [pc, #52]	@ (8006854 <__multadd+0x88>)
 8006820:	21ba      	movs	r1, #186	@ 0xba
 8006822:	f000 fd27 	bl	8007274 <__assert_func>
 8006826:	6922      	ldr	r2, [r4, #16]
 8006828:	3202      	adds	r2, #2
 800682a:	f104 010c 	add.w	r1, r4, #12
 800682e:	0092      	lsls	r2, r2, #2
 8006830:	300c      	adds	r0, #12
 8006832:	f000 fd11 	bl	8007258 <memcpy>
 8006836:	4621      	mov	r1, r4
 8006838:	4638      	mov	r0, r7
 800683a:	f7ff ffa5 	bl	8006788 <_Bfree>
 800683e:	4644      	mov	r4, r8
 8006840:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006844:	3501      	adds	r5, #1
 8006846:	615e      	str	r6, [r3, #20]
 8006848:	6125      	str	r5, [r4, #16]
 800684a:	4620      	mov	r0, r4
 800684c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006850:	08008788 	.word	0x08008788
 8006854:	08008799 	.word	0x08008799

08006858 <__hi0bits>:
 8006858:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800685c:	4603      	mov	r3, r0
 800685e:	bf36      	itet	cc
 8006860:	0403      	lslcc	r3, r0, #16
 8006862:	2000      	movcs	r0, #0
 8006864:	2010      	movcc	r0, #16
 8006866:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800686a:	bf3c      	itt	cc
 800686c:	021b      	lslcc	r3, r3, #8
 800686e:	3008      	addcc	r0, #8
 8006870:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006874:	bf3c      	itt	cc
 8006876:	011b      	lslcc	r3, r3, #4
 8006878:	3004      	addcc	r0, #4
 800687a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800687e:	bf3c      	itt	cc
 8006880:	009b      	lslcc	r3, r3, #2
 8006882:	3002      	addcc	r0, #2
 8006884:	2b00      	cmp	r3, #0
 8006886:	db05      	blt.n	8006894 <__hi0bits+0x3c>
 8006888:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800688c:	f100 0001 	add.w	r0, r0, #1
 8006890:	bf08      	it	eq
 8006892:	2020      	moveq	r0, #32
 8006894:	4770      	bx	lr

08006896 <__lo0bits>:
 8006896:	6803      	ldr	r3, [r0, #0]
 8006898:	4602      	mov	r2, r0
 800689a:	f013 0007 	ands.w	r0, r3, #7
 800689e:	d00b      	beq.n	80068b8 <__lo0bits+0x22>
 80068a0:	07d9      	lsls	r1, r3, #31
 80068a2:	d421      	bmi.n	80068e8 <__lo0bits+0x52>
 80068a4:	0798      	lsls	r0, r3, #30
 80068a6:	bf49      	itett	mi
 80068a8:	085b      	lsrmi	r3, r3, #1
 80068aa:	089b      	lsrpl	r3, r3, #2
 80068ac:	2001      	movmi	r0, #1
 80068ae:	6013      	strmi	r3, [r2, #0]
 80068b0:	bf5c      	itt	pl
 80068b2:	6013      	strpl	r3, [r2, #0]
 80068b4:	2002      	movpl	r0, #2
 80068b6:	4770      	bx	lr
 80068b8:	b299      	uxth	r1, r3
 80068ba:	b909      	cbnz	r1, 80068c0 <__lo0bits+0x2a>
 80068bc:	0c1b      	lsrs	r3, r3, #16
 80068be:	2010      	movs	r0, #16
 80068c0:	b2d9      	uxtb	r1, r3
 80068c2:	b909      	cbnz	r1, 80068c8 <__lo0bits+0x32>
 80068c4:	3008      	adds	r0, #8
 80068c6:	0a1b      	lsrs	r3, r3, #8
 80068c8:	0719      	lsls	r1, r3, #28
 80068ca:	bf04      	itt	eq
 80068cc:	091b      	lsreq	r3, r3, #4
 80068ce:	3004      	addeq	r0, #4
 80068d0:	0799      	lsls	r1, r3, #30
 80068d2:	bf04      	itt	eq
 80068d4:	089b      	lsreq	r3, r3, #2
 80068d6:	3002      	addeq	r0, #2
 80068d8:	07d9      	lsls	r1, r3, #31
 80068da:	d403      	bmi.n	80068e4 <__lo0bits+0x4e>
 80068dc:	085b      	lsrs	r3, r3, #1
 80068de:	f100 0001 	add.w	r0, r0, #1
 80068e2:	d003      	beq.n	80068ec <__lo0bits+0x56>
 80068e4:	6013      	str	r3, [r2, #0]
 80068e6:	4770      	bx	lr
 80068e8:	2000      	movs	r0, #0
 80068ea:	4770      	bx	lr
 80068ec:	2020      	movs	r0, #32
 80068ee:	4770      	bx	lr

080068f0 <__i2b>:
 80068f0:	b510      	push	{r4, lr}
 80068f2:	460c      	mov	r4, r1
 80068f4:	2101      	movs	r1, #1
 80068f6:	f7ff ff07 	bl	8006708 <_Balloc>
 80068fa:	4602      	mov	r2, r0
 80068fc:	b928      	cbnz	r0, 800690a <__i2b+0x1a>
 80068fe:	4b05      	ldr	r3, [pc, #20]	@ (8006914 <__i2b+0x24>)
 8006900:	4805      	ldr	r0, [pc, #20]	@ (8006918 <__i2b+0x28>)
 8006902:	f240 1145 	movw	r1, #325	@ 0x145
 8006906:	f000 fcb5 	bl	8007274 <__assert_func>
 800690a:	2301      	movs	r3, #1
 800690c:	6144      	str	r4, [r0, #20]
 800690e:	6103      	str	r3, [r0, #16]
 8006910:	bd10      	pop	{r4, pc}
 8006912:	bf00      	nop
 8006914:	08008788 	.word	0x08008788
 8006918:	08008799 	.word	0x08008799

0800691c <__multiply>:
 800691c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006920:	4617      	mov	r7, r2
 8006922:	690a      	ldr	r2, [r1, #16]
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	429a      	cmp	r2, r3
 8006928:	bfa8      	it	ge
 800692a:	463b      	movge	r3, r7
 800692c:	4689      	mov	r9, r1
 800692e:	bfa4      	itt	ge
 8006930:	460f      	movge	r7, r1
 8006932:	4699      	movge	r9, r3
 8006934:	693d      	ldr	r5, [r7, #16]
 8006936:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	6879      	ldr	r1, [r7, #4]
 800693e:	eb05 060a 	add.w	r6, r5, sl
 8006942:	42b3      	cmp	r3, r6
 8006944:	b085      	sub	sp, #20
 8006946:	bfb8      	it	lt
 8006948:	3101      	addlt	r1, #1
 800694a:	f7ff fedd 	bl	8006708 <_Balloc>
 800694e:	b930      	cbnz	r0, 800695e <__multiply+0x42>
 8006950:	4602      	mov	r2, r0
 8006952:	4b41      	ldr	r3, [pc, #260]	@ (8006a58 <__multiply+0x13c>)
 8006954:	4841      	ldr	r0, [pc, #260]	@ (8006a5c <__multiply+0x140>)
 8006956:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800695a:	f000 fc8b 	bl	8007274 <__assert_func>
 800695e:	f100 0414 	add.w	r4, r0, #20
 8006962:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006966:	4623      	mov	r3, r4
 8006968:	2200      	movs	r2, #0
 800696a:	4573      	cmp	r3, lr
 800696c:	d320      	bcc.n	80069b0 <__multiply+0x94>
 800696e:	f107 0814 	add.w	r8, r7, #20
 8006972:	f109 0114 	add.w	r1, r9, #20
 8006976:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800697a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800697e:	9302      	str	r3, [sp, #8]
 8006980:	1beb      	subs	r3, r5, r7
 8006982:	3b15      	subs	r3, #21
 8006984:	f023 0303 	bic.w	r3, r3, #3
 8006988:	3304      	adds	r3, #4
 800698a:	3715      	adds	r7, #21
 800698c:	42bd      	cmp	r5, r7
 800698e:	bf38      	it	cc
 8006990:	2304      	movcc	r3, #4
 8006992:	9301      	str	r3, [sp, #4]
 8006994:	9b02      	ldr	r3, [sp, #8]
 8006996:	9103      	str	r1, [sp, #12]
 8006998:	428b      	cmp	r3, r1
 800699a:	d80c      	bhi.n	80069b6 <__multiply+0x9a>
 800699c:	2e00      	cmp	r6, #0
 800699e:	dd03      	ble.n	80069a8 <__multiply+0x8c>
 80069a0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d055      	beq.n	8006a54 <__multiply+0x138>
 80069a8:	6106      	str	r6, [r0, #16]
 80069aa:	b005      	add	sp, #20
 80069ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069b0:	f843 2b04 	str.w	r2, [r3], #4
 80069b4:	e7d9      	b.n	800696a <__multiply+0x4e>
 80069b6:	f8b1 a000 	ldrh.w	sl, [r1]
 80069ba:	f1ba 0f00 	cmp.w	sl, #0
 80069be:	d01f      	beq.n	8006a00 <__multiply+0xe4>
 80069c0:	46c4      	mov	ip, r8
 80069c2:	46a1      	mov	r9, r4
 80069c4:	2700      	movs	r7, #0
 80069c6:	f85c 2b04 	ldr.w	r2, [ip], #4
 80069ca:	f8d9 3000 	ldr.w	r3, [r9]
 80069ce:	fa1f fb82 	uxth.w	fp, r2
 80069d2:	b29b      	uxth	r3, r3
 80069d4:	fb0a 330b 	mla	r3, sl, fp, r3
 80069d8:	443b      	add	r3, r7
 80069da:	f8d9 7000 	ldr.w	r7, [r9]
 80069de:	0c12      	lsrs	r2, r2, #16
 80069e0:	0c3f      	lsrs	r7, r7, #16
 80069e2:	fb0a 7202 	mla	r2, sl, r2, r7
 80069e6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069f0:	4565      	cmp	r5, ip
 80069f2:	f849 3b04 	str.w	r3, [r9], #4
 80069f6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80069fa:	d8e4      	bhi.n	80069c6 <__multiply+0xaa>
 80069fc:	9b01      	ldr	r3, [sp, #4]
 80069fe:	50e7      	str	r7, [r4, r3]
 8006a00:	9b03      	ldr	r3, [sp, #12]
 8006a02:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006a06:	3104      	adds	r1, #4
 8006a08:	f1b9 0f00 	cmp.w	r9, #0
 8006a0c:	d020      	beq.n	8006a50 <__multiply+0x134>
 8006a0e:	6823      	ldr	r3, [r4, #0]
 8006a10:	4647      	mov	r7, r8
 8006a12:	46a4      	mov	ip, r4
 8006a14:	f04f 0a00 	mov.w	sl, #0
 8006a18:	f8b7 b000 	ldrh.w	fp, [r7]
 8006a1c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006a20:	fb09 220b 	mla	r2, r9, fp, r2
 8006a24:	4452      	add	r2, sl
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006a2c:	f84c 3b04 	str.w	r3, [ip], #4
 8006a30:	f857 3b04 	ldr.w	r3, [r7], #4
 8006a34:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a38:	f8bc 3000 	ldrh.w	r3, [ip]
 8006a3c:	fb09 330a 	mla	r3, r9, sl, r3
 8006a40:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006a44:	42bd      	cmp	r5, r7
 8006a46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a4a:	d8e5      	bhi.n	8006a18 <__multiply+0xfc>
 8006a4c:	9a01      	ldr	r2, [sp, #4]
 8006a4e:	50a3      	str	r3, [r4, r2]
 8006a50:	3404      	adds	r4, #4
 8006a52:	e79f      	b.n	8006994 <__multiply+0x78>
 8006a54:	3e01      	subs	r6, #1
 8006a56:	e7a1      	b.n	800699c <__multiply+0x80>
 8006a58:	08008788 	.word	0x08008788
 8006a5c:	08008799 	.word	0x08008799

08006a60 <__pow5mult>:
 8006a60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a64:	4615      	mov	r5, r2
 8006a66:	f012 0203 	ands.w	r2, r2, #3
 8006a6a:	4607      	mov	r7, r0
 8006a6c:	460e      	mov	r6, r1
 8006a6e:	d007      	beq.n	8006a80 <__pow5mult+0x20>
 8006a70:	4c25      	ldr	r4, [pc, #148]	@ (8006b08 <__pow5mult+0xa8>)
 8006a72:	3a01      	subs	r2, #1
 8006a74:	2300      	movs	r3, #0
 8006a76:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006a7a:	f7ff fea7 	bl	80067cc <__multadd>
 8006a7e:	4606      	mov	r6, r0
 8006a80:	10ad      	asrs	r5, r5, #2
 8006a82:	d03d      	beq.n	8006b00 <__pow5mult+0xa0>
 8006a84:	69fc      	ldr	r4, [r7, #28]
 8006a86:	b97c      	cbnz	r4, 8006aa8 <__pow5mult+0x48>
 8006a88:	2010      	movs	r0, #16
 8006a8a:	f7ff fd87 	bl	800659c <malloc>
 8006a8e:	4602      	mov	r2, r0
 8006a90:	61f8      	str	r0, [r7, #28]
 8006a92:	b928      	cbnz	r0, 8006aa0 <__pow5mult+0x40>
 8006a94:	4b1d      	ldr	r3, [pc, #116]	@ (8006b0c <__pow5mult+0xac>)
 8006a96:	481e      	ldr	r0, [pc, #120]	@ (8006b10 <__pow5mult+0xb0>)
 8006a98:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006a9c:	f000 fbea 	bl	8007274 <__assert_func>
 8006aa0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006aa4:	6004      	str	r4, [r0, #0]
 8006aa6:	60c4      	str	r4, [r0, #12]
 8006aa8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006aac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006ab0:	b94c      	cbnz	r4, 8006ac6 <__pow5mult+0x66>
 8006ab2:	f240 2171 	movw	r1, #625	@ 0x271
 8006ab6:	4638      	mov	r0, r7
 8006ab8:	f7ff ff1a 	bl	80068f0 <__i2b>
 8006abc:	2300      	movs	r3, #0
 8006abe:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ac2:	4604      	mov	r4, r0
 8006ac4:	6003      	str	r3, [r0, #0]
 8006ac6:	f04f 0900 	mov.w	r9, #0
 8006aca:	07eb      	lsls	r3, r5, #31
 8006acc:	d50a      	bpl.n	8006ae4 <__pow5mult+0x84>
 8006ace:	4631      	mov	r1, r6
 8006ad0:	4622      	mov	r2, r4
 8006ad2:	4638      	mov	r0, r7
 8006ad4:	f7ff ff22 	bl	800691c <__multiply>
 8006ad8:	4631      	mov	r1, r6
 8006ada:	4680      	mov	r8, r0
 8006adc:	4638      	mov	r0, r7
 8006ade:	f7ff fe53 	bl	8006788 <_Bfree>
 8006ae2:	4646      	mov	r6, r8
 8006ae4:	106d      	asrs	r5, r5, #1
 8006ae6:	d00b      	beq.n	8006b00 <__pow5mult+0xa0>
 8006ae8:	6820      	ldr	r0, [r4, #0]
 8006aea:	b938      	cbnz	r0, 8006afc <__pow5mult+0x9c>
 8006aec:	4622      	mov	r2, r4
 8006aee:	4621      	mov	r1, r4
 8006af0:	4638      	mov	r0, r7
 8006af2:	f7ff ff13 	bl	800691c <__multiply>
 8006af6:	6020      	str	r0, [r4, #0]
 8006af8:	f8c0 9000 	str.w	r9, [r0]
 8006afc:	4604      	mov	r4, r0
 8006afe:	e7e4      	b.n	8006aca <__pow5mult+0x6a>
 8006b00:	4630      	mov	r0, r6
 8006b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b06:	bf00      	nop
 8006b08:	0800884c 	.word	0x0800884c
 8006b0c:	08008719 	.word	0x08008719
 8006b10:	08008799 	.word	0x08008799

08006b14 <__lshift>:
 8006b14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b18:	460c      	mov	r4, r1
 8006b1a:	6849      	ldr	r1, [r1, #4]
 8006b1c:	6923      	ldr	r3, [r4, #16]
 8006b1e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006b22:	68a3      	ldr	r3, [r4, #8]
 8006b24:	4607      	mov	r7, r0
 8006b26:	4691      	mov	r9, r2
 8006b28:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006b2c:	f108 0601 	add.w	r6, r8, #1
 8006b30:	42b3      	cmp	r3, r6
 8006b32:	db0b      	blt.n	8006b4c <__lshift+0x38>
 8006b34:	4638      	mov	r0, r7
 8006b36:	f7ff fde7 	bl	8006708 <_Balloc>
 8006b3a:	4605      	mov	r5, r0
 8006b3c:	b948      	cbnz	r0, 8006b52 <__lshift+0x3e>
 8006b3e:	4602      	mov	r2, r0
 8006b40:	4b28      	ldr	r3, [pc, #160]	@ (8006be4 <__lshift+0xd0>)
 8006b42:	4829      	ldr	r0, [pc, #164]	@ (8006be8 <__lshift+0xd4>)
 8006b44:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006b48:	f000 fb94 	bl	8007274 <__assert_func>
 8006b4c:	3101      	adds	r1, #1
 8006b4e:	005b      	lsls	r3, r3, #1
 8006b50:	e7ee      	b.n	8006b30 <__lshift+0x1c>
 8006b52:	2300      	movs	r3, #0
 8006b54:	f100 0114 	add.w	r1, r0, #20
 8006b58:	f100 0210 	add.w	r2, r0, #16
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	4553      	cmp	r3, sl
 8006b60:	db33      	blt.n	8006bca <__lshift+0xb6>
 8006b62:	6920      	ldr	r0, [r4, #16]
 8006b64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b68:	f104 0314 	add.w	r3, r4, #20
 8006b6c:	f019 091f 	ands.w	r9, r9, #31
 8006b70:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006b74:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006b78:	d02b      	beq.n	8006bd2 <__lshift+0xbe>
 8006b7a:	f1c9 0e20 	rsb	lr, r9, #32
 8006b7e:	468a      	mov	sl, r1
 8006b80:	2200      	movs	r2, #0
 8006b82:	6818      	ldr	r0, [r3, #0]
 8006b84:	fa00 f009 	lsl.w	r0, r0, r9
 8006b88:	4310      	orrs	r0, r2
 8006b8a:	f84a 0b04 	str.w	r0, [sl], #4
 8006b8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b92:	459c      	cmp	ip, r3
 8006b94:	fa22 f20e 	lsr.w	r2, r2, lr
 8006b98:	d8f3      	bhi.n	8006b82 <__lshift+0x6e>
 8006b9a:	ebac 0304 	sub.w	r3, ip, r4
 8006b9e:	3b15      	subs	r3, #21
 8006ba0:	f023 0303 	bic.w	r3, r3, #3
 8006ba4:	3304      	adds	r3, #4
 8006ba6:	f104 0015 	add.w	r0, r4, #21
 8006baa:	4560      	cmp	r0, ip
 8006bac:	bf88      	it	hi
 8006bae:	2304      	movhi	r3, #4
 8006bb0:	50ca      	str	r2, [r1, r3]
 8006bb2:	b10a      	cbz	r2, 8006bb8 <__lshift+0xa4>
 8006bb4:	f108 0602 	add.w	r6, r8, #2
 8006bb8:	3e01      	subs	r6, #1
 8006bba:	4638      	mov	r0, r7
 8006bbc:	612e      	str	r6, [r5, #16]
 8006bbe:	4621      	mov	r1, r4
 8006bc0:	f7ff fde2 	bl	8006788 <_Bfree>
 8006bc4:	4628      	mov	r0, r5
 8006bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bca:	f842 0f04 	str.w	r0, [r2, #4]!
 8006bce:	3301      	adds	r3, #1
 8006bd0:	e7c5      	b.n	8006b5e <__lshift+0x4a>
 8006bd2:	3904      	subs	r1, #4
 8006bd4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bd8:	f841 2f04 	str.w	r2, [r1, #4]!
 8006bdc:	459c      	cmp	ip, r3
 8006bde:	d8f9      	bhi.n	8006bd4 <__lshift+0xc0>
 8006be0:	e7ea      	b.n	8006bb8 <__lshift+0xa4>
 8006be2:	bf00      	nop
 8006be4:	08008788 	.word	0x08008788
 8006be8:	08008799 	.word	0x08008799

08006bec <__mcmp>:
 8006bec:	690a      	ldr	r2, [r1, #16]
 8006bee:	4603      	mov	r3, r0
 8006bf0:	6900      	ldr	r0, [r0, #16]
 8006bf2:	1a80      	subs	r0, r0, r2
 8006bf4:	b530      	push	{r4, r5, lr}
 8006bf6:	d10e      	bne.n	8006c16 <__mcmp+0x2a>
 8006bf8:	3314      	adds	r3, #20
 8006bfa:	3114      	adds	r1, #20
 8006bfc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006c00:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006c04:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006c08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006c0c:	4295      	cmp	r5, r2
 8006c0e:	d003      	beq.n	8006c18 <__mcmp+0x2c>
 8006c10:	d205      	bcs.n	8006c1e <__mcmp+0x32>
 8006c12:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006c16:	bd30      	pop	{r4, r5, pc}
 8006c18:	42a3      	cmp	r3, r4
 8006c1a:	d3f3      	bcc.n	8006c04 <__mcmp+0x18>
 8006c1c:	e7fb      	b.n	8006c16 <__mcmp+0x2a>
 8006c1e:	2001      	movs	r0, #1
 8006c20:	e7f9      	b.n	8006c16 <__mcmp+0x2a>
	...

08006c24 <__mdiff>:
 8006c24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c28:	4689      	mov	r9, r1
 8006c2a:	4606      	mov	r6, r0
 8006c2c:	4611      	mov	r1, r2
 8006c2e:	4648      	mov	r0, r9
 8006c30:	4614      	mov	r4, r2
 8006c32:	f7ff ffdb 	bl	8006bec <__mcmp>
 8006c36:	1e05      	subs	r5, r0, #0
 8006c38:	d112      	bne.n	8006c60 <__mdiff+0x3c>
 8006c3a:	4629      	mov	r1, r5
 8006c3c:	4630      	mov	r0, r6
 8006c3e:	f7ff fd63 	bl	8006708 <_Balloc>
 8006c42:	4602      	mov	r2, r0
 8006c44:	b928      	cbnz	r0, 8006c52 <__mdiff+0x2e>
 8006c46:	4b3f      	ldr	r3, [pc, #252]	@ (8006d44 <__mdiff+0x120>)
 8006c48:	f240 2137 	movw	r1, #567	@ 0x237
 8006c4c:	483e      	ldr	r0, [pc, #248]	@ (8006d48 <__mdiff+0x124>)
 8006c4e:	f000 fb11 	bl	8007274 <__assert_func>
 8006c52:	2301      	movs	r3, #1
 8006c54:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006c58:	4610      	mov	r0, r2
 8006c5a:	b003      	add	sp, #12
 8006c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c60:	bfbc      	itt	lt
 8006c62:	464b      	movlt	r3, r9
 8006c64:	46a1      	movlt	r9, r4
 8006c66:	4630      	mov	r0, r6
 8006c68:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006c6c:	bfba      	itte	lt
 8006c6e:	461c      	movlt	r4, r3
 8006c70:	2501      	movlt	r5, #1
 8006c72:	2500      	movge	r5, #0
 8006c74:	f7ff fd48 	bl	8006708 <_Balloc>
 8006c78:	4602      	mov	r2, r0
 8006c7a:	b918      	cbnz	r0, 8006c84 <__mdiff+0x60>
 8006c7c:	4b31      	ldr	r3, [pc, #196]	@ (8006d44 <__mdiff+0x120>)
 8006c7e:	f240 2145 	movw	r1, #581	@ 0x245
 8006c82:	e7e3      	b.n	8006c4c <__mdiff+0x28>
 8006c84:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006c88:	6926      	ldr	r6, [r4, #16]
 8006c8a:	60c5      	str	r5, [r0, #12]
 8006c8c:	f109 0310 	add.w	r3, r9, #16
 8006c90:	f109 0514 	add.w	r5, r9, #20
 8006c94:	f104 0e14 	add.w	lr, r4, #20
 8006c98:	f100 0b14 	add.w	fp, r0, #20
 8006c9c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006ca0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006ca4:	9301      	str	r3, [sp, #4]
 8006ca6:	46d9      	mov	r9, fp
 8006ca8:	f04f 0c00 	mov.w	ip, #0
 8006cac:	9b01      	ldr	r3, [sp, #4]
 8006cae:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006cb2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006cb6:	9301      	str	r3, [sp, #4]
 8006cb8:	fa1f f38a 	uxth.w	r3, sl
 8006cbc:	4619      	mov	r1, r3
 8006cbe:	b283      	uxth	r3, r0
 8006cc0:	1acb      	subs	r3, r1, r3
 8006cc2:	0c00      	lsrs	r0, r0, #16
 8006cc4:	4463      	add	r3, ip
 8006cc6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006cca:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006cd4:	4576      	cmp	r6, lr
 8006cd6:	f849 3b04 	str.w	r3, [r9], #4
 8006cda:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006cde:	d8e5      	bhi.n	8006cac <__mdiff+0x88>
 8006ce0:	1b33      	subs	r3, r6, r4
 8006ce2:	3b15      	subs	r3, #21
 8006ce4:	f023 0303 	bic.w	r3, r3, #3
 8006ce8:	3415      	adds	r4, #21
 8006cea:	3304      	adds	r3, #4
 8006cec:	42a6      	cmp	r6, r4
 8006cee:	bf38      	it	cc
 8006cf0:	2304      	movcc	r3, #4
 8006cf2:	441d      	add	r5, r3
 8006cf4:	445b      	add	r3, fp
 8006cf6:	461e      	mov	r6, r3
 8006cf8:	462c      	mov	r4, r5
 8006cfa:	4544      	cmp	r4, r8
 8006cfc:	d30e      	bcc.n	8006d1c <__mdiff+0xf8>
 8006cfe:	f108 0103 	add.w	r1, r8, #3
 8006d02:	1b49      	subs	r1, r1, r5
 8006d04:	f021 0103 	bic.w	r1, r1, #3
 8006d08:	3d03      	subs	r5, #3
 8006d0a:	45a8      	cmp	r8, r5
 8006d0c:	bf38      	it	cc
 8006d0e:	2100      	movcc	r1, #0
 8006d10:	440b      	add	r3, r1
 8006d12:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006d16:	b191      	cbz	r1, 8006d3e <__mdiff+0x11a>
 8006d18:	6117      	str	r7, [r2, #16]
 8006d1a:	e79d      	b.n	8006c58 <__mdiff+0x34>
 8006d1c:	f854 1b04 	ldr.w	r1, [r4], #4
 8006d20:	46e6      	mov	lr, ip
 8006d22:	0c08      	lsrs	r0, r1, #16
 8006d24:	fa1c fc81 	uxtah	ip, ip, r1
 8006d28:	4471      	add	r1, lr
 8006d2a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006d2e:	b289      	uxth	r1, r1
 8006d30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006d34:	f846 1b04 	str.w	r1, [r6], #4
 8006d38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006d3c:	e7dd      	b.n	8006cfa <__mdiff+0xd6>
 8006d3e:	3f01      	subs	r7, #1
 8006d40:	e7e7      	b.n	8006d12 <__mdiff+0xee>
 8006d42:	bf00      	nop
 8006d44:	08008788 	.word	0x08008788
 8006d48:	08008799 	.word	0x08008799

08006d4c <__d2b>:
 8006d4c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006d50:	460f      	mov	r7, r1
 8006d52:	2101      	movs	r1, #1
 8006d54:	ec59 8b10 	vmov	r8, r9, d0
 8006d58:	4616      	mov	r6, r2
 8006d5a:	f7ff fcd5 	bl	8006708 <_Balloc>
 8006d5e:	4604      	mov	r4, r0
 8006d60:	b930      	cbnz	r0, 8006d70 <__d2b+0x24>
 8006d62:	4602      	mov	r2, r0
 8006d64:	4b23      	ldr	r3, [pc, #140]	@ (8006df4 <__d2b+0xa8>)
 8006d66:	4824      	ldr	r0, [pc, #144]	@ (8006df8 <__d2b+0xac>)
 8006d68:	f240 310f 	movw	r1, #783	@ 0x30f
 8006d6c:	f000 fa82 	bl	8007274 <__assert_func>
 8006d70:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006d74:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d78:	b10d      	cbz	r5, 8006d7e <__d2b+0x32>
 8006d7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d7e:	9301      	str	r3, [sp, #4]
 8006d80:	f1b8 0300 	subs.w	r3, r8, #0
 8006d84:	d023      	beq.n	8006dce <__d2b+0x82>
 8006d86:	4668      	mov	r0, sp
 8006d88:	9300      	str	r3, [sp, #0]
 8006d8a:	f7ff fd84 	bl	8006896 <__lo0bits>
 8006d8e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006d92:	b1d0      	cbz	r0, 8006dca <__d2b+0x7e>
 8006d94:	f1c0 0320 	rsb	r3, r0, #32
 8006d98:	fa02 f303 	lsl.w	r3, r2, r3
 8006d9c:	430b      	orrs	r3, r1
 8006d9e:	40c2      	lsrs	r2, r0
 8006da0:	6163      	str	r3, [r4, #20]
 8006da2:	9201      	str	r2, [sp, #4]
 8006da4:	9b01      	ldr	r3, [sp, #4]
 8006da6:	61a3      	str	r3, [r4, #24]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	bf0c      	ite	eq
 8006dac:	2201      	moveq	r2, #1
 8006dae:	2202      	movne	r2, #2
 8006db0:	6122      	str	r2, [r4, #16]
 8006db2:	b1a5      	cbz	r5, 8006dde <__d2b+0x92>
 8006db4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006db8:	4405      	add	r5, r0
 8006dba:	603d      	str	r5, [r7, #0]
 8006dbc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006dc0:	6030      	str	r0, [r6, #0]
 8006dc2:	4620      	mov	r0, r4
 8006dc4:	b003      	add	sp, #12
 8006dc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006dca:	6161      	str	r1, [r4, #20]
 8006dcc:	e7ea      	b.n	8006da4 <__d2b+0x58>
 8006dce:	a801      	add	r0, sp, #4
 8006dd0:	f7ff fd61 	bl	8006896 <__lo0bits>
 8006dd4:	9b01      	ldr	r3, [sp, #4]
 8006dd6:	6163      	str	r3, [r4, #20]
 8006dd8:	3020      	adds	r0, #32
 8006dda:	2201      	movs	r2, #1
 8006ddc:	e7e8      	b.n	8006db0 <__d2b+0x64>
 8006dde:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006de2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006de6:	6038      	str	r0, [r7, #0]
 8006de8:	6918      	ldr	r0, [r3, #16]
 8006dea:	f7ff fd35 	bl	8006858 <__hi0bits>
 8006dee:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006df2:	e7e5      	b.n	8006dc0 <__d2b+0x74>
 8006df4:	08008788 	.word	0x08008788
 8006df8:	08008799 	.word	0x08008799

08006dfc <__ssputs_r>:
 8006dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e00:	688e      	ldr	r6, [r1, #8]
 8006e02:	461f      	mov	r7, r3
 8006e04:	42be      	cmp	r6, r7
 8006e06:	680b      	ldr	r3, [r1, #0]
 8006e08:	4682      	mov	sl, r0
 8006e0a:	460c      	mov	r4, r1
 8006e0c:	4690      	mov	r8, r2
 8006e0e:	d82d      	bhi.n	8006e6c <__ssputs_r+0x70>
 8006e10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e14:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006e18:	d026      	beq.n	8006e68 <__ssputs_r+0x6c>
 8006e1a:	6965      	ldr	r5, [r4, #20]
 8006e1c:	6909      	ldr	r1, [r1, #16]
 8006e1e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e22:	eba3 0901 	sub.w	r9, r3, r1
 8006e26:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e2a:	1c7b      	adds	r3, r7, #1
 8006e2c:	444b      	add	r3, r9
 8006e2e:	106d      	asrs	r5, r5, #1
 8006e30:	429d      	cmp	r5, r3
 8006e32:	bf38      	it	cc
 8006e34:	461d      	movcc	r5, r3
 8006e36:	0553      	lsls	r3, r2, #21
 8006e38:	d527      	bpl.n	8006e8a <__ssputs_r+0x8e>
 8006e3a:	4629      	mov	r1, r5
 8006e3c:	f7ff fbd8 	bl	80065f0 <_malloc_r>
 8006e40:	4606      	mov	r6, r0
 8006e42:	b360      	cbz	r0, 8006e9e <__ssputs_r+0xa2>
 8006e44:	6921      	ldr	r1, [r4, #16]
 8006e46:	464a      	mov	r2, r9
 8006e48:	f000 fa06 	bl	8007258 <memcpy>
 8006e4c:	89a3      	ldrh	r3, [r4, #12]
 8006e4e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006e52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e56:	81a3      	strh	r3, [r4, #12]
 8006e58:	6126      	str	r6, [r4, #16]
 8006e5a:	6165      	str	r5, [r4, #20]
 8006e5c:	444e      	add	r6, r9
 8006e5e:	eba5 0509 	sub.w	r5, r5, r9
 8006e62:	6026      	str	r6, [r4, #0]
 8006e64:	60a5      	str	r5, [r4, #8]
 8006e66:	463e      	mov	r6, r7
 8006e68:	42be      	cmp	r6, r7
 8006e6a:	d900      	bls.n	8006e6e <__ssputs_r+0x72>
 8006e6c:	463e      	mov	r6, r7
 8006e6e:	6820      	ldr	r0, [r4, #0]
 8006e70:	4632      	mov	r2, r6
 8006e72:	4641      	mov	r1, r8
 8006e74:	f000 f9c6 	bl	8007204 <memmove>
 8006e78:	68a3      	ldr	r3, [r4, #8]
 8006e7a:	1b9b      	subs	r3, r3, r6
 8006e7c:	60a3      	str	r3, [r4, #8]
 8006e7e:	6823      	ldr	r3, [r4, #0]
 8006e80:	4433      	add	r3, r6
 8006e82:	6023      	str	r3, [r4, #0]
 8006e84:	2000      	movs	r0, #0
 8006e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e8a:	462a      	mov	r2, r5
 8006e8c:	f000 fa36 	bl	80072fc <_realloc_r>
 8006e90:	4606      	mov	r6, r0
 8006e92:	2800      	cmp	r0, #0
 8006e94:	d1e0      	bne.n	8006e58 <__ssputs_r+0x5c>
 8006e96:	6921      	ldr	r1, [r4, #16]
 8006e98:	4650      	mov	r0, sl
 8006e9a:	f7ff fb35 	bl	8006508 <_free_r>
 8006e9e:	230c      	movs	r3, #12
 8006ea0:	f8ca 3000 	str.w	r3, [sl]
 8006ea4:	89a3      	ldrh	r3, [r4, #12]
 8006ea6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eaa:	81a3      	strh	r3, [r4, #12]
 8006eac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006eb0:	e7e9      	b.n	8006e86 <__ssputs_r+0x8a>
	...

08006eb4 <_svfiprintf_r>:
 8006eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb8:	4698      	mov	r8, r3
 8006eba:	898b      	ldrh	r3, [r1, #12]
 8006ebc:	061b      	lsls	r3, r3, #24
 8006ebe:	b09d      	sub	sp, #116	@ 0x74
 8006ec0:	4607      	mov	r7, r0
 8006ec2:	460d      	mov	r5, r1
 8006ec4:	4614      	mov	r4, r2
 8006ec6:	d510      	bpl.n	8006eea <_svfiprintf_r+0x36>
 8006ec8:	690b      	ldr	r3, [r1, #16]
 8006eca:	b973      	cbnz	r3, 8006eea <_svfiprintf_r+0x36>
 8006ecc:	2140      	movs	r1, #64	@ 0x40
 8006ece:	f7ff fb8f 	bl	80065f0 <_malloc_r>
 8006ed2:	6028      	str	r0, [r5, #0]
 8006ed4:	6128      	str	r0, [r5, #16]
 8006ed6:	b930      	cbnz	r0, 8006ee6 <_svfiprintf_r+0x32>
 8006ed8:	230c      	movs	r3, #12
 8006eda:	603b      	str	r3, [r7, #0]
 8006edc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ee0:	b01d      	add	sp, #116	@ 0x74
 8006ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ee6:	2340      	movs	r3, #64	@ 0x40
 8006ee8:	616b      	str	r3, [r5, #20]
 8006eea:	2300      	movs	r3, #0
 8006eec:	9309      	str	r3, [sp, #36]	@ 0x24
 8006eee:	2320      	movs	r3, #32
 8006ef0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006ef4:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ef8:	2330      	movs	r3, #48	@ 0x30
 8006efa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007098 <_svfiprintf_r+0x1e4>
 8006efe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006f02:	f04f 0901 	mov.w	r9, #1
 8006f06:	4623      	mov	r3, r4
 8006f08:	469a      	mov	sl, r3
 8006f0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f0e:	b10a      	cbz	r2, 8006f14 <_svfiprintf_r+0x60>
 8006f10:	2a25      	cmp	r2, #37	@ 0x25
 8006f12:	d1f9      	bne.n	8006f08 <_svfiprintf_r+0x54>
 8006f14:	ebba 0b04 	subs.w	fp, sl, r4
 8006f18:	d00b      	beq.n	8006f32 <_svfiprintf_r+0x7e>
 8006f1a:	465b      	mov	r3, fp
 8006f1c:	4622      	mov	r2, r4
 8006f1e:	4629      	mov	r1, r5
 8006f20:	4638      	mov	r0, r7
 8006f22:	f7ff ff6b 	bl	8006dfc <__ssputs_r>
 8006f26:	3001      	adds	r0, #1
 8006f28:	f000 80a7 	beq.w	800707a <_svfiprintf_r+0x1c6>
 8006f2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f2e:	445a      	add	r2, fp
 8006f30:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f32:	f89a 3000 	ldrb.w	r3, [sl]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	f000 809f 	beq.w	800707a <_svfiprintf_r+0x1c6>
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006f42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f46:	f10a 0a01 	add.w	sl, sl, #1
 8006f4a:	9304      	str	r3, [sp, #16]
 8006f4c:	9307      	str	r3, [sp, #28]
 8006f4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006f52:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f54:	4654      	mov	r4, sl
 8006f56:	2205      	movs	r2, #5
 8006f58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f5c:	484e      	ldr	r0, [pc, #312]	@ (8007098 <_svfiprintf_r+0x1e4>)
 8006f5e:	f7f9 f93f 	bl	80001e0 <memchr>
 8006f62:	9a04      	ldr	r2, [sp, #16]
 8006f64:	b9d8      	cbnz	r0, 8006f9e <_svfiprintf_r+0xea>
 8006f66:	06d0      	lsls	r0, r2, #27
 8006f68:	bf44      	itt	mi
 8006f6a:	2320      	movmi	r3, #32
 8006f6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f70:	0711      	lsls	r1, r2, #28
 8006f72:	bf44      	itt	mi
 8006f74:	232b      	movmi	r3, #43	@ 0x2b
 8006f76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f7a:	f89a 3000 	ldrb.w	r3, [sl]
 8006f7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f80:	d015      	beq.n	8006fae <_svfiprintf_r+0xfa>
 8006f82:	9a07      	ldr	r2, [sp, #28]
 8006f84:	4654      	mov	r4, sl
 8006f86:	2000      	movs	r0, #0
 8006f88:	f04f 0c0a 	mov.w	ip, #10
 8006f8c:	4621      	mov	r1, r4
 8006f8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f92:	3b30      	subs	r3, #48	@ 0x30
 8006f94:	2b09      	cmp	r3, #9
 8006f96:	d94b      	bls.n	8007030 <_svfiprintf_r+0x17c>
 8006f98:	b1b0      	cbz	r0, 8006fc8 <_svfiprintf_r+0x114>
 8006f9a:	9207      	str	r2, [sp, #28]
 8006f9c:	e014      	b.n	8006fc8 <_svfiprintf_r+0x114>
 8006f9e:	eba0 0308 	sub.w	r3, r0, r8
 8006fa2:	fa09 f303 	lsl.w	r3, r9, r3
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	9304      	str	r3, [sp, #16]
 8006faa:	46a2      	mov	sl, r4
 8006fac:	e7d2      	b.n	8006f54 <_svfiprintf_r+0xa0>
 8006fae:	9b03      	ldr	r3, [sp, #12]
 8006fb0:	1d19      	adds	r1, r3, #4
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	9103      	str	r1, [sp, #12]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	bfbb      	ittet	lt
 8006fba:	425b      	neglt	r3, r3
 8006fbc:	f042 0202 	orrlt.w	r2, r2, #2
 8006fc0:	9307      	strge	r3, [sp, #28]
 8006fc2:	9307      	strlt	r3, [sp, #28]
 8006fc4:	bfb8      	it	lt
 8006fc6:	9204      	strlt	r2, [sp, #16]
 8006fc8:	7823      	ldrb	r3, [r4, #0]
 8006fca:	2b2e      	cmp	r3, #46	@ 0x2e
 8006fcc:	d10a      	bne.n	8006fe4 <_svfiprintf_r+0x130>
 8006fce:	7863      	ldrb	r3, [r4, #1]
 8006fd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8006fd2:	d132      	bne.n	800703a <_svfiprintf_r+0x186>
 8006fd4:	9b03      	ldr	r3, [sp, #12]
 8006fd6:	1d1a      	adds	r2, r3, #4
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	9203      	str	r2, [sp, #12]
 8006fdc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006fe0:	3402      	adds	r4, #2
 8006fe2:	9305      	str	r3, [sp, #20]
 8006fe4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80070a8 <_svfiprintf_r+0x1f4>
 8006fe8:	7821      	ldrb	r1, [r4, #0]
 8006fea:	2203      	movs	r2, #3
 8006fec:	4650      	mov	r0, sl
 8006fee:	f7f9 f8f7 	bl	80001e0 <memchr>
 8006ff2:	b138      	cbz	r0, 8007004 <_svfiprintf_r+0x150>
 8006ff4:	9b04      	ldr	r3, [sp, #16]
 8006ff6:	eba0 000a 	sub.w	r0, r0, sl
 8006ffa:	2240      	movs	r2, #64	@ 0x40
 8006ffc:	4082      	lsls	r2, r0
 8006ffe:	4313      	orrs	r3, r2
 8007000:	3401      	adds	r4, #1
 8007002:	9304      	str	r3, [sp, #16]
 8007004:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007008:	4824      	ldr	r0, [pc, #144]	@ (800709c <_svfiprintf_r+0x1e8>)
 800700a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800700e:	2206      	movs	r2, #6
 8007010:	f7f9 f8e6 	bl	80001e0 <memchr>
 8007014:	2800      	cmp	r0, #0
 8007016:	d036      	beq.n	8007086 <_svfiprintf_r+0x1d2>
 8007018:	4b21      	ldr	r3, [pc, #132]	@ (80070a0 <_svfiprintf_r+0x1ec>)
 800701a:	bb1b      	cbnz	r3, 8007064 <_svfiprintf_r+0x1b0>
 800701c:	9b03      	ldr	r3, [sp, #12]
 800701e:	3307      	adds	r3, #7
 8007020:	f023 0307 	bic.w	r3, r3, #7
 8007024:	3308      	adds	r3, #8
 8007026:	9303      	str	r3, [sp, #12]
 8007028:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800702a:	4433      	add	r3, r6
 800702c:	9309      	str	r3, [sp, #36]	@ 0x24
 800702e:	e76a      	b.n	8006f06 <_svfiprintf_r+0x52>
 8007030:	fb0c 3202 	mla	r2, ip, r2, r3
 8007034:	460c      	mov	r4, r1
 8007036:	2001      	movs	r0, #1
 8007038:	e7a8      	b.n	8006f8c <_svfiprintf_r+0xd8>
 800703a:	2300      	movs	r3, #0
 800703c:	3401      	adds	r4, #1
 800703e:	9305      	str	r3, [sp, #20]
 8007040:	4619      	mov	r1, r3
 8007042:	f04f 0c0a 	mov.w	ip, #10
 8007046:	4620      	mov	r0, r4
 8007048:	f810 2b01 	ldrb.w	r2, [r0], #1
 800704c:	3a30      	subs	r2, #48	@ 0x30
 800704e:	2a09      	cmp	r2, #9
 8007050:	d903      	bls.n	800705a <_svfiprintf_r+0x1a6>
 8007052:	2b00      	cmp	r3, #0
 8007054:	d0c6      	beq.n	8006fe4 <_svfiprintf_r+0x130>
 8007056:	9105      	str	r1, [sp, #20]
 8007058:	e7c4      	b.n	8006fe4 <_svfiprintf_r+0x130>
 800705a:	fb0c 2101 	mla	r1, ip, r1, r2
 800705e:	4604      	mov	r4, r0
 8007060:	2301      	movs	r3, #1
 8007062:	e7f0      	b.n	8007046 <_svfiprintf_r+0x192>
 8007064:	ab03      	add	r3, sp, #12
 8007066:	9300      	str	r3, [sp, #0]
 8007068:	462a      	mov	r2, r5
 800706a:	4b0e      	ldr	r3, [pc, #56]	@ (80070a4 <_svfiprintf_r+0x1f0>)
 800706c:	a904      	add	r1, sp, #16
 800706e:	4638      	mov	r0, r7
 8007070:	f7fd fe92 	bl	8004d98 <_printf_float>
 8007074:	1c42      	adds	r2, r0, #1
 8007076:	4606      	mov	r6, r0
 8007078:	d1d6      	bne.n	8007028 <_svfiprintf_r+0x174>
 800707a:	89ab      	ldrh	r3, [r5, #12]
 800707c:	065b      	lsls	r3, r3, #25
 800707e:	f53f af2d 	bmi.w	8006edc <_svfiprintf_r+0x28>
 8007082:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007084:	e72c      	b.n	8006ee0 <_svfiprintf_r+0x2c>
 8007086:	ab03      	add	r3, sp, #12
 8007088:	9300      	str	r3, [sp, #0]
 800708a:	462a      	mov	r2, r5
 800708c:	4b05      	ldr	r3, [pc, #20]	@ (80070a4 <_svfiprintf_r+0x1f0>)
 800708e:	a904      	add	r1, sp, #16
 8007090:	4638      	mov	r0, r7
 8007092:	f7fe f919 	bl	80052c8 <_printf_i>
 8007096:	e7ed      	b.n	8007074 <_svfiprintf_r+0x1c0>
 8007098:	080087f2 	.word	0x080087f2
 800709c:	080087fc 	.word	0x080087fc
 80070a0:	08004d99 	.word	0x08004d99
 80070a4:	08006dfd 	.word	0x08006dfd
 80070a8:	080087f8 	.word	0x080087f8

080070ac <__sflush_r>:
 80070ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80070b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070b4:	0716      	lsls	r6, r2, #28
 80070b6:	4605      	mov	r5, r0
 80070b8:	460c      	mov	r4, r1
 80070ba:	d454      	bmi.n	8007166 <__sflush_r+0xba>
 80070bc:	684b      	ldr	r3, [r1, #4]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	dc02      	bgt.n	80070c8 <__sflush_r+0x1c>
 80070c2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	dd48      	ble.n	800715a <__sflush_r+0xae>
 80070c8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80070ca:	2e00      	cmp	r6, #0
 80070cc:	d045      	beq.n	800715a <__sflush_r+0xae>
 80070ce:	2300      	movs	r3, #0
 80070d0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80070d4:	682f      	ldr	r7, [r5, #0]
 80070d6:	6a21      	ldr	r1, [r4, #32]
 80070d8:	602b      	str	r3, [r5, #0]
 80070da:	d030      	beq.n	800713e <__sflush_r+0x92>
 80070dc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80070de:	89a3      	ldrh	r3, [r4, #12]
 80070e0:	0759      	lsls	r1, r3, #29
 80070e2:	d505      	bpl.n	80070f0 <__sflush_r+0x44>
 80070e4:	6863      	ldr	r3, [r4, #4]
 80070e6:	1ad2      	subs	r2, r2, r3
 80070e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80070ea:	b10b      	cbz	r3, 80070f0 <__sflush_r+0x44>
 80070ec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80070ee:	1ad2      	subs	r2, r2, r3
 80070f0:	2300      	movs	r3, #0
 80070f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80070f4:	6a21      	ldr	r1, [r4, #32]
 80070f6:	4628      	mov	r0, r5
 80070f8:	47b0      	blx	r6
 80070fa:	1c43      	adds	r3, r0, #1
 80070fc:	89a3      	ldrh	r3, [r4, #12]
 80070fe:	d106      	bne.n	800710e <__sflush_r+0x62>
 8007100:	6829      	ldr	r1, [r5, #0]
 8007102:	291d      	cmp	r1, #29
 8007104:	d82b      	bhi.n	800715e <__sflush_r+0xb2>
 8007106:	4a2a      	ldr	r2, [pc, #168]	@ (80071b0 <__sflush_r+0x104>)
 8007108:	40ca      	lsrs	r2, r1
 800710a:	07d6      	lsls	r6, r2, #31
 800710c:	d527      	bpl.n	800715e <__sflush_r+0xb2>
 800710e:	2200      	movs	r2, #0
 8007110:	6062      	str	r2, [r4, #4]
 8007112:	04d9      	lsls	r1, r3, #19
 8007114:	6922      	ldr	r2, [r4, #16]
 8007116:	6022      	str	r2, [r4, #0]
 8007118:	d504      	bpl.n	8007124 <__sflush_r+0x78>
 800711a:	1c42      	adds	r2, r0, #1
 800711c:	d101      	bne.n	8007122 <__sflush_r+0x76>
 800711e:	682b      	ldr	r3, [r5, #0]
 8007120:	b903      	cbnz	r3, 8007124 <__sflush_r+0x78>
 8007122:	6560      	str	r0, [r4, #84]	@ 0x54
 8007124:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007126:	602f      	str	r7, [r5, #0]
 8007128:	b1b9      	cbz	r1, 800715a <__sflush_r+0xae>
 800712a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800712e:	4299      	cmp	r1, r3
 8007130:	d002      	beq.n	8007138 <__sflush_r+0x8c>
 8007132:	4628      	mov	r0, r5
 8007134:	f7ff f9e8 	bl	8006508 <_free_r>
 8007138:	2300      	movs	r3, #0
 800713a:	6363      	str	r3, [r4, #52]	@ 0x34
 800713c:	e00d      	b.n	800715a <__sflush_r+0xae>
 800713e:	2301      	movs	r3, #1
 8007140:	4628      	mov	r0, r5
 8007142:	47b0      	blx	r6
 8007144:	4602      	mov	r2, r0
 8007146:	1c50      	adds	r0, r2, #1
 8007148:	d1c9      	bne.n	80070de <__sflush_r+0x32>
 800714a:	682b      	ldr	r3, [r5, #0]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d0c6      	beq.n	80070de <__sflush_r+0x32>
 8007150:	2b1d      	cmp	r3, #29
 8007152:	d001      	beq.n	8007158 <__sflush_r+0xac>
 8007154:	2b16      	cmp	r3, #22
 8007156:	d11e      	bne.n	8007196 <__sflush_r+0xea>
 8007158:	602f      	str	r7, [r5, #0]
 800715a:	2000      	movs	r0, #0
 800715c:	e022      	b.n	80071a4 <__sflush_r+0xf8>
 800715e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007162:	b21b      	sxth	r3, r3
 8007164:	e01b      	b.n	800719e <__sflush_r+0xf2>
 8007166:	690f      	ldr	r7, [r1, #16]
 8007168:	2f00      	cmp	r7, #0
 800716a:	d0f6      	beq.n	800715a <__sflush_r+0xae>
 800716c:	0793      	lsls	r3, r2, #30
 800716e:	680e      	ldr	r6, [r1, #0]
 8007170:	bf08      	it	eq
 8007172:	694b      	ldreq	r3, [r1, #20]
 8007174:	600f      	str	r7, [r1, #0]
 8007176:	bf18      	it	ne
 8007178:	2300      	movne	r3, #0
 800717a:	eba6 0807 	sub.w	r8, r6, r7
 800717e:	608b      	str	r3, [r1, #8]
 8007180:	f1b8 0f00 	cmp.w	r8, #0
 8007184:	dde9      	ble.n	800715a <__sflush_r+0xae>
 8007186:	6a21      	ldr	r1, [r4, #32]
 8007188:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800718a:	4643      	mov	r3, r8
 800718c:	463a      	mov	r2, r7
 800718e:	4628      	mov	r0, r5
 8007190:	47b0      	blx	r6
 8007192:	2800      	cmp	r0, #0
 8007194:	dc08      	bgt.n	80071a8 <__sflush_r+0xfc>
 8007196:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800719a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800719e:	81a3      	strh	r3, [r4, #12]
 80071a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071a8:	4407      	add	r7, r0
 80071aa:	eba8 0800 	sub.w	r8, r8, r0
 80071ae:	e7e7      	b.n	8007180 <__sflush_r+0xd4>
 80071b0:	20400001 	.word	0x20400001

080071b4 <_fflush_r>:
 80071b4:	b538      	push	{r3, r4, r5, lr}
 80071b6:	690b      	ldr	r3, [r1, #16]
 80071b8:	4605      	mov	r5, r0
 80071ba:	460c      	mov	r4, r1
 80071bc:	b913      	cbnz	r3, 80071c4 <_fflush_r+0x10>
 80071be:	2500      	movs	r5, #0
 80071c0:	4628      	mov	r0, r5
 80071c2:	bd38      	pop	{r3, r4, r5, pc}
 80071c4:	b118      	cbz	r0, 80071ce <_fflush_r+0x1a>
 80071c6:	6a03      	ldr	r3, [r0, #32]
 80071c8:	b90b      	cbnz	r3, 80071ce <_fflush_r+0x1a>
 80071ca:	f7fe fa27 	bl	800561c <__sinit>
 80071ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d0f3      	beq.n	80071be <_fflush_r+0xa>
 80071d6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80071d8:	07d0      	lsls	r0, r2, #31
 80071da:	d404      	bmi.n	80071e6 <_fflush_r+0x32>
 80071dc:	0599      	lsls	r1, r3, #22
 80071de:	d402      	bmi.n	80071e6 <_fflush_r+0x32>
 80071e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071e2:	f7fe fb34 	bl	800584e <__retarget_lock_acquire_recursive>
 80071e6:	4628      	mov	r0, r5
 80071e8:	4621      	mov	r1, r4
 80071ea:	f7ff ff5f 	bl	80070ac <__sflush_r>
 80071ee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80071f0:	07da      	lsls	r2, r3, #31
 80071f2:	4605      	mov	r5, r0
 80071f4:	d4e4      	bmi.n	80071c0 <_fflush_r+0xc>
 80071f6:	89a3      	ldrh	r3, [r4, #12]
 80071f8:	059b      	lsls	r3, r3, #22
 80071fa:	d4e1      	bmi.n	80071c0 <_fflush_r+0xc>
 80071fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071fe:	f7fe fb27 	bl	8005850 <__retarget_lock_release_recursive>
 8007202:	e7dd      	b.n	80071c0 <_fflush_r+0xc>

08007204 <memmove>:
 8007204:	4288      	cmp	r0, r1
 8007206:	b510      	push	{r4, lr}
 8007208:	eb01 0402 	add.w	r4, r1, r2
 800720c:	d902      	bls.n	8007214 <memmove+0x10>
 800720e:	4284      	cmp	r4, r0
 8007210:	4623      	mov	r3, r4
 8007212:	d807      	bhi.n	8007224 <memmove+0x20>
 8007214:	1e43      	subs	r3, r0, #1
 8007216:	42a1      	cmp	r1, r4
 8007218:	d008      	beq.n	800722c <memmove+0x28>
 800721a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800721e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007222:	e7f8      	b.n	8007216 <memmove+0x12>
 8007224:	4402      	add	r2, r0
 8007226:	4601      	mov	r1, r0
 8007228:	428a      	cmp	r2, r1
 800722a:	d100      	bne.n	800722e <memmove+0x2a>
 800722c:	bd10      	pop	{r4, pc}
 800722e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007232:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007236:	e7f7      	b.n	8007228 <memmove+0x24>

08007238 <_sbrk_r>:
 8007238:	b538      	push	{r3, r4, r5, lr}
 800723a:	4d06      	ldr	r5, [pc, #24]	@ (8007254 <_sbrk_r+0x1c>)
 800723c:	2300      	movs	r3, #0
 800723e:	4604      	mov	r4, r0
 8007240:	4608      	mov	r0, r1
 8007242:	602b      	str	r3, [r5, #0]
 8007244:	f7fa fd36 	bl	8001cb4 <_sbrk>
 8007248:	1c43      	adds	r3, r0, #1
 800724a:	d102      	bne.n	8007252 <_sbrk_r+0x1a>
 800724c:	682b      	ldr	r3, [r5, #0]
 800724e:	b103      	cbz	r3, 8007252 <_sbrk_r+0x1a>
 8007250:	6023      	str	r3, [r4, #0]
 8007252:	bd38      	pop	{r3, r4, r5, pc}
 8007254:	20000ab0 	.word	0x20000ab0

08007258 <memcpy>:
 8007258:	440a      	add	r2, r1
 800725a:	4291      	cmp	r1, r2
 800725c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007260:	d100      	bne.n	8007264 <memcpy+0xc>
 8007262:	4770      	bx	lr
 8007264:	b510      	push	{r4, lr}
 8007266:	f811 4b01 	ldrb.w	r4, [r1], #1
 800726a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800726e:	4291      	cmp	r1, r2
 8007270:	d1f9      	bne.n	8007266 <memcpy+0xe>
 8007272:	bd10      	pop	{r4, pc}

08007274 <__assert_func>:
 8007274:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007276:	4614      	mov	r4, r2
 8007278:	461a      	mov	r2, r3
 800727a:	4b09      	ldr	r3, [pc, #36]	@ (80072a0 <__assert_func+0x2c>)
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4605      	mov	r5, r0
 8007280:	68d8      	ldr	r0, [r3, #12]
 8007282:	b14c      	cbz	r4, 8007298 <__assert_func+0x24>
 8007284:	4b07      	ldr	r3, [pc, #28]	@ (80072a4 <__assert_func+0x30>)
 8007286:	9100      	str	r1, [sp, #0]
 8007288:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800728c:	4906      	ldr	r1, [pc, #24]	@ (80072a8 <__assert_func+0x34>)
 800728e:	462b      	mov	r3, r5
 8007290:	f000 f870 	bl	8007374 <fiprintf>
 8007294:	f000 f880 	bl	8007398 <abort>
 8007298:	4b04      	ldr	r3, [pc, #16]	@ (80072ac <__assert_func+0x38>)
 800729a:	461c      	mov	r4, r3
 800729c:	e7f3      	b.n	8007286 <__assert_func+0x12>
 800729e:	bf00      	nop
 80072a0:	20000664 	.word	0x20000664
 80072a4:	0800880d 	.word	0x0800880d
 80072a8:	0800881a 	.word	0x0800881a
 80072ac:	08008848 	.word	0x08008848

080072b0 <_calloc_r>:
 80072b0:	b570      	push	{r4, r5, r6, lr}
 80072b2:	fba1 5402 	umull	r5, r4, r1, r2
 80072b6:	b934      	cbnz	r4, 80072c6 <_calloc_r+0x16>
 80072b8:	4629      	mov	r1, r5
 80072ba:	f7ff f999 	bl	80065f0 <_malloc_r>
 80072be:	4606      	mov	r6, r0
 80072c0:	b928      	cbnz	r0, 80072ce <_calloc_r+0x1e>
 80072c2:	4630      	mov	r0, r6
 80072c4:	bd70      	pop	{r4, r5, r6, pc}
 80072c6:	220c      	movs	r2, #12
 80072c8:	6002      	str	r2, [r0, #0]
 80072ca:	2600      	movs	r6, #0
 80072cc:	e7f9      	b.n	80072c2 <_calloc_r+0x12>
 80072ce:	462a      	mov	r2, r5
 80072d0:	4621      	mov	r1, r4
 80072d2:	f7fe fa3e 	bl	8005752 <memset>
 80072d6:	e7f4      	b.n	80072c2 <_calloc_r+0x12>

080072d8 <__ascii_mbtowc>:
 80072d8:	b082      	sub	sp, #8
 80072da:	b901      	cbnz	r1, 80072de <__ascii_mbtowc+0x6>
 80072dc:	a901      	add	r1, sp, #4
 80072de:	b142      	cbz	r2, 80072f2 <__ascii_mbtowc+0x1a>
 80072e0:	b14b      	cbz	r3, 80072f6 <__ascii_mbtowc+0x1e>
 80072e2:	7813      	ldrb	r3, [r2, #0]
 80072e4:	600b      	str	r3, [r1, #0]
 80072e6:	7812      	ldrb	r2, [r2, #0]
 80072e8:	1e10      	subs	r0, r2, #0
 80072ea:	bf18      	it	ne
 80072ec:	2001      	movne	r0, #1
 80072ee:	b002      	add	sp, #8
 80072f0:	4770      	bx	lr
 80072f2:	4610      	mov	r0, r2
 80072f4:	e7fb      	b.n	80072ee <__ascii_mbtowc+0x16>
 80072f6:	f06f 0001 	mvn.w	r0, #1
 80072fa:	e7f8      	b.n	80072ee <__ascii_mbtowc+0x16>

080072fc <_realloc_r>:
 80072fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007300:	4607      	mov	r7, r0
 8007302:	4614      	mov	r4, r2
 8007304:	460d      	mov	r5, r1
 8007306:	b921      	cbnz	r1, 8007312 <_realloc_r+0x16>
 8007308:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800730c:	4611      	mov	r1, r2
 800730e:	f7ff b96f 	b.w	80065f0 <_malloc_r>
 8007312:	b92a      	cbnz	r2, 8007320 <_realloc_r+0x24>
 8007314:	f7ff f8f8 	bl	8006508 <_free_r>
 8007318:	4625      	mov	r5, r4
 800731a:	4628      	mov	r0, r5
 800731c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007320:	f000 f841 	bl	80073a6 <_malloc_usable_size_r>
 8007324:	4284      	cmp	r4, r0
 8007326:	4606      	mov	r6, r0
 8007328:	d802      	bhi.n	8007330 <_realloc_r+0x34>
 800732a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800732e:	d8f4      	bhi.n	800731a <_realloc_r+0x1e>
 8007330:	4621      	mov	r1, r4
 8007332:	4638      	mov	r0, r7
 8007334:	f7ff f95c 	bl	80065f0 <_malloc_r>
 8007338:	4680      	mov	r8, r0
 800733a:	b908      	cbnz	r0, 8007340 <_realloc_r+0x44>
 800733c:	4645      	mov	r5, r8
 800733e:	e7ec      	b.n	800731a <_realloc_r+0x1e>
 8007340:	42b4      	cmp	r4, r6
 8007342:	4622      	mov	r2, r4
 8007344:	4629      	mov	r1, r5
 8007346:	bf28      	it	cs
 8007348:	4632      	movcs	r2, r6
 800734a:	f7ff ff85 	bl	8007258 <memcpy>
 800734e:	4629      	mov	r1, r5
 8007350:	4638      	mov	r0, r7
 8007352:	f7ff f8d9 	bl	8006508 <_free_r>
 8007356:	e7f1      	b.n	800733c <_realloc_r+0x40>

08007358 <__ascii_wctomb>:
 8007358:	4603      	mov	r3, r0
 800735a:	4608      	mov	r0, r1
 800735c:	b141      	cbz	r1, 8007370 <__ascii_wctomb+0x18>
 800735e:	2aff      	cmp	r2, #255	@ 0xff
 8007360:	d904      	bls.n	800736c <__ascii_wctomb+0x14>
 8007362:	228a      	movs	r2, #138	@ 0x8a
 8007364:	601a      	str	r2, [r3, #0]
 8007366:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800736a:	4770      	bx	lr
 800736c:	700a      	strb	r2, [r1, #0]
 800736e:	2001      	movs	r0, #1
 8007370:	4770      	bx	lr
	...

08007374 <fiprintf>:
 8007374:	b40e      	push	{r1, r2, r3}
 8007376:	b503      	push	{r0, r1, lr}
 8007378:	4601      	mov	r1, r0
 800737a:	ab03      	add	r3, sp, #12
 800737c:	4805      	ldr	r0, [pc, #20]	@ (8007394 <fiprintf+0x20>)
 800737e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007382:	6800      	ldr	r0, [r0, #0]
 8007384:	9301      	str	r3, [sp, #4]
 8007386:	f000 f83f 	bl	8007408 <_vfiprintf_r>
 800738a:	b002      	add	sp, #8
 800738c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007390:	b003      	add	sp, #12
 8007392:	4770      	bx	lr
 8007394:	20000664 	.word	0x20000664

08007398 <abort>:
 8007398:	b508      	push	{r3, lr}
 800739a:	2006      	movs	r0, #6
 800739c:	f000 fa08 	bl	80077b0 <raise>
 80073a0:	2001      	movs	r0, #1
 80073a2:	f7fa fc0f 	bl	8001bc4 <_exit>

080073a6 <_malloc_usable_size_r>:
 80073a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073aa:	1f18      	subs	r0, r3, #4
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	bfbc      	itt	lt
 80073b0:	580b      	ldrlt	r3, [r1, r0]
 80073b2:	18c0      	addlt	r0, r0, r3
 80073b4:	4770      	bx	lr

080073b6 <__sfputc_r>:
 80073b6:	6893      	ldr	r3, [r2, #8]
 80073b8:	3b01      	subs	r3, #1
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	b410      	push	{r4}
 80073be:	6093      	str	r3, [r2, #8]
 80073c0:	da08      	bge.n	80073d4 <__sfputc_r+0x1e>
 80073c2:	6994      	ldr	r4, [r2, #24]
 80073c4:	42a3      	cmp	r3, r4
 80073c6:	db01      	blt.n	80073cc <__sfputc_r+0x16>
 80073c8:	290a      	cmp	r1, #10
 80073ca:	d103      	bne.n	80073d4 <__sfputc_r+0x1e>
 80073cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073d0:	f000 b932 	b.w	8007638 <__swbuf_r>
 80073d4:	6813      	ldr	r3, [r2, #0]
 80073d6:	1c58      	adds	r0, r3, #1
 80073d8:	6010      	str	r0, [r2, #0]
 80073da:	7019      	strb	r1, [r3, #0]
 80073dc:	4608      	mov	r0, r1
 80073de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073e2:	4770      	bx	lr

080073e4 <__sfputs_r>:
 80073e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073e6:	4606      	mov	r6, r0
 80073e8:	460f      	mov	r7, r1
 80073ea:	4614      	mov	r4, r2
 80073ec:	18d5      	adds	r5, r2, r3
 80073ee:	42ac      	cmp	r4, r5
 80073f0:	d101      	bne.n	80073f6 <__sfputs_r+0x12>
 80073f2:	2000      	movs	r0, #0
 80073f4:	e007      	b.n	8007406 <__sfputs_r+0x22>
 80073f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073fa:	463a      	mov	r2, r7
 80073fc:	4630      	mov	r0, r6
 80073fe:	f7ff ffda 	bl	80073b6 <__sfputc_r>
 8007402:	1c43      	adds	r3, r0, #1
 8007404:	d1f3      	bne.n	80073ee <__sfputs_r+0xa>
 8007406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007408 <_vfiprintf_r>:
 8007408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800740c:	460d      	mov	r5, r1
 800740e:	b09d      	sub	sp, #116	@ 0x74
 8007410:	4614      	mov	r4, r2
 8007412:	4698      	mov	r8, r3
 8007414:	4606      	mov	r6, r0
 8007416:	b118      	cbz	r0, 8007420 <_vfiprintf_r+0x18>
 8007418:	6a03      	ldr	r3, [r0, #32]
 800741a:	b90b      	cbnz	r3, 8007420 <_vfiprintf_r+0x18>
 800741c:	f7fe f8fe 	bl	800561c <__sinit>
 8007420:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007422:	07d9      	lsls	r1, r3, #31
 8007424:	d405      	bmi.n	8007432 <_vfiprintf_r+0x2a>
 8007426:	89ab      	ldrh	r3, [r5, #12]
 8007428:	059a      	lsls	r2, r3, #22
 800742a:	d402      	bmi.n	8007432 <_vfiprintf_r+0x2a>
 800742c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800742e:	f7fe fa0e 	bl	800584e <__retarget_lock_acquire_recursive>
 8007432:	89ab      	ldrh	r3, [r5, #12]
 8007434:	071b      	lsls	r3, r3, #28
 8007436:	d501      	bpl.n	800743c <_vfiprintf_r+0x34>
 8007438:	692b      	ldr	r3, [r5, #16]
 800743a:	b99b      	cbnz	r3, 8007464 <_vfiprintf_r+0x5c>
 800743c:	4629      	mov	r1, r5
 800743e:	4630      	mov	r0, r6
 8007440:	f000 f938 	bl	80076b4 <__swsetup_r>
 8007444:	b170      	cbz	r0, 8007464 <_vfiprintf_r+0x5c>
 8007446:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007448:	07dc      	lsls	r4, r3, #31
 800744a:	d504      	bpl.n	8007456 <_vfiprintf_r+0x4e>
 800744c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007450:	b01d      	add	sp, #116	@ 0x74
 8007452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007456:	89ab      	ldrh	r3, [r5, #12]
 8007458:	0598      	lsls	r0, r3, #22
 800745a:	d4f7      	bmi.n	800744c <_vfiprintf_r+0x44>
 800745c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800745e:	f7fe f9f7 	bl	8005850 <__retarget_lock_release_recursive>
 8007462:	e7f3      	b.n	800744c <_vfiprintf_r+0x44>
 8007464:	2300      	movs	r3, #0
 8007466:	9309      	str	r3, [sp, #36]	@ 0x24
 8007468:	2320      	movs	r3, #32
 800746a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800746e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007472:	2330      	movs	r3, #48	@ 0x30
 8007474:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007624 <_vfiprintf_r+0x21c>
 8007478:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800747c:	f04f 0901 	mov.w	r9, #1
 8007480:	4623      	mov	r3, r4
 8007482:	469a      	mov	sl, r3
 8007484:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007488:	b10a      	cbz	r2, 800748e <_vfiprintf_r+0x86>
 800748a:	2a25      	cmp	r2, #37	@ 0x25
 800748c:	d1f9      	bne.n	8007482 <_vfiprintf_r+0x7a>
 800748e:	ebba 0b04 	subs.w	fp, sl, r4
 8007492:	d00b      	beq.n	80074ac <_vfiprintf_r+0xa4>
 8007494:	465b      	mov	r3, fp
 8007496:	4622      	mov	r2, r4
 8007498:	4629      	mov	r1, r5
 800749a:	4630      	mov	r0, r6
 800749c:	f7ff ffa2 	bl	80073e4 <__sfputs_r>
 80074a0:	3001      	adds	r0, #1
 80074a2:	f000 80a7 	beq.w	80075f4 <_vfiprintf_r+0x1ec>
 80074a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074a8:	445a      	add	r2, fp
 80074aa:	9209      	str	r2, [sp, #36]	@ 0x24
 80074ac:	f89a 3000 	ldrb.w	r3, [sl]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	f000 809f 	beq.w	80075f4 <_vfiprintf_r+0x1ec>
 80074b6:	2300      	movs	r3, #0
 80074b8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80074bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074c0:	f10a 0a01 	add.w	sl, sl, #1
 80074c4:	9304      	str	r3, [sp, #16]
 80074c6:	9307      	str	r3, [sp, #28]
 80074c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80074cc:	931a      	str	r3, [sp, #104]	@ 0x68
 80074ce:	4654      	mov	r4, sl
 80074d0:	2205      	movs	r2, #5
 80074d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074d6:	4853      	ldr	r0, [pc, #332]	@ (8007624 <_vfiprintf_r+0x21c>)
 80074d8:	f7f8 fe82 	bl	80001e0 <memchr>
 80074dc:	9a04      	ldr	r2, [sp, #16]
 80074de:	b9d8      	cbnz	r0, 8007518 <_vfiprintf_r+0x110>
 80074e0:	06d1      	lsls	r1, r2, #27
 80074e2:	bf44      	itt	mi
 80074e4:	2320      	movmi	r3, #32
 80074e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074ea:	0713      	lsls	r3, r2, #28
 80074ec:	bf44      	itt	mi
 80074ee:	232b      	movmi	r3, #43	@ 0x2b
 80074f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074f4:	f89a 3000 	ldrb.w	r3, [sl]
 80074f8:	2b2a      	cmp	r3, #42	@ 0x2a
 80074fa:	d015      	beq.n	8007528 <_vfiprintf_r+0x120>
 80074fc:	9a07      	ldr	r2, [sp, #28]
 80074fe:	4654      	mov	r4, sl
 8007500:	2000      	movs	r0, #0
 8007502:	f04f 0c0a 	mov.w	ip, #10
 8007506:	4621      	mov	r1, r4
 8007508:	f811 3b01 	ldrb.w	r3, [r1], #1
 800750c:	3b30      	subs	r3, #48	@ 0x30
 800750e:	2b09      	cmp	r3, #9
 8007510:	d94b      	bls.n	80075aa <_vfiprintf_r+0x1a2>
 8007512:	b1b0      	cbz	r0, 8007542 <_vfiprintf_r+0x13a>
 8007514:	9207      	str	r2, [sp, #28]
 8007516:	e014      	b.n	8007542 <_vfiprintf_r+0x13a>
 8007518:	eba0 0308 	sub.w	r3, r0, r8
 800751c:	fa09 f303 	lsl.w	r3, r9, r3
 8007520:	4313      	orrs	r3, r2
 8007522:	9304      	str	r3, [sp, #16]
 8007524:	46a2      	mov	sl, r4
 8007526:	e7d2      	b.n	80074ce <_vfiprintf_r+0xc6>
 8007528:	9b03      	ldr	r3, [sp, #12]
 800752a:	1d19      	adds	r1, r3, #4
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	9103      	str	r1, [sp, #12]
 8007530:	2b00      	cmp	r3, #0
 8007532:	bfbb      	ittet	lt
 8007534:	425b      	neglt	r3, r3
 8007536:	f042 0202 	orrlt.w	r2, r2, #2
 800753a:	9307      	strge	r3, [sp, #28]
 800753c:	9307      	strlt	r3, [sp, #28]
 800753e:	bfb8      	it	lt
 8007540:	9204      	strlt	r2, [sp, #16]
 8007542:	7823      	ldrb	r3, [r4, #0]
 8007544:	2b2e      	cmp	r3, #46	@ 0x2e
 8007546:	d10a      	bne.n	800755e <_vfiprintf_r+0x156>
 8007548:	7863      	ldrb	r3, [r4, #1]
 800754a:	2b2a      	cmp	r3, #42	@ 0x2a
 800754c:	d132      	bne.n	80075b4 <_vfiprintf_r+0x1ac>
 800754e:	9b03      	ldr	r3, [sp, #12]
 8007550:	1d1a      	adds	r2, r3, #4
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	9203      	str	r2, [sp, #12]
 8007556:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800755a:	3402      	adds	r4, #2
 800755c:	9305      	str	r3, [sp, #20]
 800755e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007634 <_vfiprintf_r+0x22c>
 8007562:	7821      	ldrb	r1, [r4, #0]
 8007564:	2203      	movs	r2, #3
 8007566:	4650      	mov	r0, sl
 8007568:	f7f8 fe3a 	bl	80001e0 <memchr>
 800756c:	b138      	cbz	r0, 800757e <_vfiprintf_r+0x176>
 800756e:	9b04      	ldr	r3, [sp, #16]
 8007570:	eba0 000a 	sub.w	r0, r0, sl
 8007574:	2240      	movs	r2, #64	@ 0x40
 8007576:	4082      	lsls	r2, r0
 8007578:	4313      	orrs	r3, r2
 800757a:	3401      	adds	r4, #1
 800757c:	9304      	str	r3, [sp, #16]
 800757e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007582:	4829      	ldr	r0, [pc, #164]	@ (8007628 <_vfiprintf_r+0x220>)
 8007584:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007588:	2206      	movs	r2, #6
 800758a:	f7f8 fe29 	bl	80001e0 <memchr>
 800758e:	2800      	cmp	r0, #0
 8007590:	d03f      	beq.n	8007612 <_vfiprintf_r+0x20a>
 8007592:	4b26      	ldr	r3, [pc, #152]	@ (800762c <_vfiprintf_r+0x224>)
 8007594:	bb1b      	cbnz	r3, 80075de <_vfiprintf_r+0x1d6>
 8007596:	9b03      	ldr	r3, [sp, #12]
 8007598:	3307      	adds	r3, #7
 800759a:	f023 0307 	bic.w	r3, r3, #7
 800759e:	3308      	adds	r3, #8
 80075a0:	9303      	str	r3, [sp, #12]
 80075a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075a4:	443b      	add	r3, r7
 80075a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80075a8:	e76a      	b.n	8007480 <_vfiprintf_r+0x78>
 80075aa:	fb0c 3202 	mla	r2, ip, r2, r3
 80075ae:	460c      	mov	r4, r1
 80075b0:	2001      	movs	r0, #1
 80075b2:	e7a8      	b.n	8007506 <_vfiprintf_r+0xfe>
 80075b4:	2300      	movs	r3, #0
 80075b6:	3401      	adds	r4, #1
 80075b8:	9305      	str	r3, [sp, #20]
 80075ba:	4619      	mov	r1, r3
 80075bc:	f04f 0c0a 	mov.w	ip, #10
 80075c0:	4620      	mov	r0, r4
 80075c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075c6:	3a30      	subs	r2, #48	@ 0x30
 80075c8:	2a09      	cmp	r2, #9
 80075ca:	d903      	bls.n	80075d4 <_vfiprintf_r+0x1cc>
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d0c6      	beq.n	800755e <_vfiprintf_r+0x156>
 80075d0:	9105      	str	r1, [sp, #20]
 80075d2:	e7c4      	b.n	800755e <_vfiprintf_r+0x156>
 80075d4:	fb0c 2101 	mla	r1, ip, r1, r2
 80075d8:	4604      	mov	r4, r0
 80075da:	2301      	movs	r3, #1
 80075dc:	e7f0      	b.n	80075c0 <_vfiprintf_r+0x1b8>
 80075de:	ab03      	add	r3, sp, #12
 80075e0:	9300      	str	r3, [sp, #0]
 80075e2:	462a      	mov	r2, r5
 80075e4:	4b12      	ldr	r3, [pc, #72]	@ (8007630 <_vfiprintf_r+0x228>)
 80075e6:	a904      	add	r1, sp, #16
 80075e8:	4630      	mov	r0, r6
 80075ea:	f7fd fbd5 	bl	8004d98 <_printf_float>
 80075ee:	4607      	mov	r7, r0
 80075f0:	1c78      	adds	r0, r7, #1
 80075f2:	d1d6      	bne.n	80075a2 <_vfiprintf_r+0x19a>
 80075f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075f6:	07d9      	lsls	r1, r3, #31
 80075f8:	d405      	bmi.n	8007606 <_vfiprintf_r+0x1fe>
 80075fa:	89ab      	ldrh	r3, [r5, #12]
 80075fc:	059a      	lsls	r2, r3, #22
 80075fe:	d402      	bmi.n	8007606 <_vfiprintf_r+0x1fe>
 8007600:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007602:	f7fe f925 	bl	8005850 <__retarget_lock_release_recursive>
 8007606:	89ab      	ldrh	r3, [r5, #12]
 8007608:	065b      	lsls	r3, r3, #25
 800760a:	f53f af1f 	bmi.w	800744c <_vfiprintf_r+0x44>
 800760e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007610:	e71e      	b.n	8007450 <_vfiprintf_r+0x48>
 8007612:	ab03      	add	r3, sp, #12
 8007614:	9300      	str	r3, [sp, #0]
 8007616:	462a      	mov	r2, r5
 8007618:	4b05      	ldr	r3, [pc, #20]	@ (8007630 <_vfiprintf_r+0x228>)
 800761a:	a904      	add	r1, sp, #16
 800761c:	4630      	mov	r0, r6
 800761e:	f7fd fe53 	bl	80052c8 <_printf_i>
 8007622:	e7e4      	b.n	80075ee <_vfiprintf_r+0x1e6>
 8007624:	080087f2 	.word	0x080087f2
 8007628:	080087fc 	.word	0x080087fc
 800762c:	08004d99 	.word	0x08004d99
 8007630:	080073e5 	.word	0x080073e5
 8007634:	080087f8 	.word	0x080087f8

08007638 <__swbuf_r>:
 8007638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800763a:	460e      	mov	r6, r1
 800763c:	4614      	mov	r4, r2
 800763e:	4605      	mov	r5, r0
 8007640:	b118      	cbz	r0, 800764a <__swbuf_r+0x12>
 8007642:	6a03      	ldr	r3, [r0, #32]
 8007644:	b90b      	cbnz	r3, 800764a <__swbuf_r+0x12>
 8007646:	f7fd ffe9 	bl	800561c <__sinit>
 800764a:	69a3      	ldr	r3, [r4, #24]
 800764c:	60a3      	str	r3, [r4, #8]
 800764e:	89a3      	ldrh	r3, [r4, #12]
 8007650:	071a      	lsls	r2, r3, #28
 8007652:	d501      	bpl.n	8007658 <__swbuf_r+0x20>
 8007654:	6923      	ldr	r3, [r4, #16]
 8007656:	b943      	cbnz	r3, 800766a <__swbuf_r+0x32>
 8007658:	4621      	mov	r1, r4
 800765a:	4628      	mov	r0, r5
 800765c:	f000 f82a 	bl	80076b4 <__swsetup_r>
 8007660:	b118      	cbz	r0, 800766a <__swbuf_r+0x32>
 8007662:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007666:	4638      	mov	r0, r7
 8007668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800766a:	6823      	ldr	r3, [r4, #0]
 800766c:	6922      	ldr	r2, [r4, #16]
 800766e:	1a98      	subs	r0, r3, r2
 8007670:	6963      	ldr	r3, [r4, #20]
 8007672:	b2f6      	uxtb	r6, r6
 8007674:	4283      	cmp	r3, r0
 8007676:	4637      	mov	r7, r6
 8007678:	dc05      	bgt.n	8007686 <__swbuf_r+0x4e>
 800767a:	4621      	mov	r1, r4
 800767c:	4628      	mov	r0, r5
 800767e:	f7ff fd99 	bl	80071b4 <_fflush_r>
 8007682:	2800      	cmp	r0, #0
 8007684:	d1ed      	bne.n	8007662 <__swbuf_r+0x2a>
 8007686:	68a3      	ldr	r3, [r4, #8]
 8007688:	3b01      	subs	r3, #1
 800768a:	60a3      	str	r3, [r4, #8]
 800768c:	6823      	ldr	r3, [r4, #0]
 800768e:	1c5a      	adds	r2, r3, #1
 8007690:	6022      	str	r2, [r4, #0]
 8007692:	701e      	strb	r6, [r3, #0]
 8007694:	6962      	ldr	r2, [r4, #20]
 8007696:	1c43      	adds	r3, r0, #1
 8007698:	429a      	cmp	r2, r3
 800769a:	d004      	beq.n	80076a6 <__swbuf_r+0x6e>
 800769c:	89a3      	ldrh	r3, [r4, #12]
 800769e:	07db      	lsls	r3, r3, #31
 80076a0:	d5e1      	bpl.n	8007666 <__swbuf_r+0x2e>
 80076a2:	2e0a      	cmp	r6, #10
 80076a4:	d1df      	bne.n	8007666 <__swbuf_r+0x2e>
 80076a6:	4621      	mov	r1, r4
 80076a8:	4628      	mov	r0, r5
 80076aa:	f7ff fd83 	bl	80071b4 <_fflush_r>
 80076ae:	2800      	cmp	r0, #0
 80076b0:	d0d9      	beq.n	8007666 <__swbuf_r+0x2e>
 80076b2:	e7d6      	b.n	8007662 <__swbuf_r+0x2a>

080076b4 <__swsetup_r>:
 80076b4:	b538      	push	{r3, r4, r5, lr}
 80076b6:	4b29      	ldr	r3, [pc, #164]	@ (800775c <__swsetup_r+0xa8>)
 80076b8:	4605      	mov	r5, r0
 80076ba:	6818      	ldr	r0, [r3, #0]
 80076bc:	460c      	mov	r4, r1
 80076be:	b118      	cbz	r0, 80076c8 <__swsetup_r+0x14>
 80076c0:	6a03      	ldr	r3, [r0, #32]
 80076c2:	b90b      	cbnz	r3, 80076c8 <__swsetup_r+0x14>
 80076c4:	f7fd ffaa 	bl	800561c <__sinit>
 80076c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076cc:	0719      	lsls	r1, r3, #28
 80076ce:	d422      	bmi.n	8007716 <__swsetup_r+0x62>
 80076d0:	06da      	lsls	r2, r3, #27
 80076d2:	d407      	bmi.n	80076e4 <__swsetup_r+0x30>
 80076d4:	2209      	movs	r2, #9
 80076d6:	602a      	str	r2, [r5, #0]
 80076d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076dc:	81a3      	strh	r3, [r4, #12]
 80076de:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80076e2:	e033      	b.n	800774c <__swsetup_r+0x98>
 80076e4:	0758      	lsls	r0, r3, #29
 80076e6:	d512      	bpl.n	800770e <__swsetup_r+0x5a>
 80076e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076ea:	b141      	cbz	r1, 80076fe <__swsetup_r+0x4a>
 80076ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80076f0:	4299      	cmp	r1, r3
 80076f2:	d002      	beq.n	80076fa <__swsetup_r+0x46>
 80076f4:	4628      	mov	r0, r5
 80076f6:	f7fe ff07 	bl	8006508 <_free_r>
 80076fa:	2300      	movs	r3, #0
 80076fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80076fe:	89a3      	ldrh	r3, [r4, #12]
 8007700:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007704:	81a3      	strh	r3, [r4, #12]
 8007706:	2300      	movs	r3, #0
 8007708:	6063      	str	r3, [r4, #4]
 800770a:	6923      	ldr	r3, [r4, #16]
 800770c:	6023      	str	r3, [r4, #0]
 800770e:	89a3      	ldrh	r3, [r4, #12]
 8007710:	f043 0308 	orr.w	r3, r3, #8
 8007714:	81a3      	strh	r3, [r4, #12]
 8007716:	6923      	ldr	r3, [r4, #16]
 8007718:	b94b      	cbnz	r3, 800772e <__swsetup_r+0x7a>
 800771a:	89a3      	ldrh	r3, [r4, #12]
 800771c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007720:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007724:	d003      	beq.n	800772e <__swsetup_r+0x7a>
 8007726:	4621      	mov	r1, r4
 8007728:	4628      	mov	r0, r5
 800772a:	f000 f883 	bl	8007834 <__smakebuf_r>
 800772e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007732:	f013 0201 	ands.w	r2, r3, #1
 8007736:	d00a      	beq.n	800774e <__swsetup_r+0x9a>
 8007738:	2200      	movs	r2, #0
 800773a:	60a2      	str	r2, [r4, #8]
 800773c:	6962      	ldr	r2, [r4, #20]
 800773e:	4252      	negs	r2, r2
 8007740:	61a2      	str	r2, [r4, #24]
 8007742:	6922      	ldr	r2, [r4, #16]
 8007744:	b942      	cbnz	r2, 8007758 <__swsetup_r+0xa4>
 8007746:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800774a:	d1c5      	bne.n	80076d8 <__swsetup_r+0x24>
 800774c:	bd38      	pop	{r3, r4, r5, pc}
 800774e:	0799      	lsls	r1, r3, #30
 8007750:	bf58      	it	pl
 8007752:	6962      	ldrpl	r2, [r4, #20]
 8007754:	60a2      	str	r2, [r4, #8]
 8007756:	e7f4      	b.n	8007742 <__swsetup_r+0x8e>
 8007758:	2000      	movs	r0, #0
 800775a:	e7f7      	b.n	800774c <__swsetup_r+0x98>
 800775c:	20000664 	.word	0x20000664

08007760 <_raise_r>:
 8007760:	291f      	cmp	r1, #31
 8007762:	b538      	push	{r3, r4, r5, lr}
 8007764:	4605      	mov	r5, r0
 8007766:	460c      	mov	r4, r1
 8007768:	d904      	bls.n	8007774 <_raise_r+0x14>
 800776a:	2316      	movs	r3, #22
 800776c:	6003      	str	r3, [r0, #0]
 800776e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007772:	bd38      	pop	{r3, r4, r5, pc}
 8007774:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007776:	b112      	cbz	r2, 800777e <_raise_r+0x1e>
 8007778:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800777c:	b94b      	cbnz	r3, 8007792 <_raise_r+0x32>
 800777e:	4628      	mov	r0, r5
 8007780:	f000 f830 	bl	80077e4 <_getpid_r>
 8007784:	4622      	mov	r2, r4
 8007786:	4601      	mov	r1, r0
 8007788:	4628      	mov	r0, r5
 800778a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800778e:	f000 b817 	b.w	80077c0 <_kill_r>
 8007792:	2b01      	cmp	r3, #1
 8007794:	d00a      	beq.n	80077ac <_raise_r+0x4c>
 8007796:	1c59      	adds	r1, r3, #1
 8007798:	d103      	bne.n	80077a2 <_raise_r+0x42>
 800779a:	2316      	movs	r3, #22
 800779c:	6003      	str	r3, [r0, #0]
 800779e:	2001      	movs	r0, #1
 80077a0:	e7e7      	b.n	8007772 <_raise_r+0x12>
 80077a2:	2100      	movs	r1, #0
 80077a4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80077a8:	4620      	mov	r0, r4
 80077aa:	4798      	blx	r3
 80077ac:	2000      	movs	r0, #0
 80077ae:	e7e0      	b.n	8007772 <_raise_r+0x12>

080077b0 <raise>:
 80077b0:	4b02      	ldr	r3, [pc, #8]	@ (80077bc <raise+0xc>)
 80077b2:	4601      	mov	r1, r0
 80077b4:	6818      	ldr	r0, [r3, #0]
 80077b6:	f7ff bfd3 	b.w	8007760 <_raise_r>
 80077ba:	bf00      	nop
 80077bc:	20000664 	.word	0x20000664

080077c0 <_kill_r>:
 80077c0:	b538      	push	{r3, r4, r5, lr}
 80077c2:	4d07      	ldr	r5, [pc, #28]	@ (80077e0 <_kill_r+0x20>)
 80077c4:	2300      	movs	r3, #0
 80077c6:	4604      	mov	r4, r0
 80077c8:	4608      	mov	r0, r1
 80077ca:	4611      	mov	r1, r2
 80077cc:	602b      	str	r3, [r5, #0]
 80077ce:	f7fa f9e9 	bl	8001ba4 <_kill>
 80077d2:	1c43      	adds	r3, r0, #1
 80077d4:	d102      	bne.n	80077dc <_kill_r+0x1c>
 80077d6:	682b      	ldr	r3, [r5, #0]
 80077d8:	b103      	cbz	r3, 80077dc <_kill_r+0x1c>
 80077da:	6023      	str	r3, [r4, #0]
 80077dc:	bd38      	pop	{r3, r4, r5, pc}
 80077de:	bf00      	nop
 80077e0:	20000ab0 	.word	0x20000ab0

080077e4 <_getpid_r>:
 80077e4:	f7fa b9d6 	b.w	8001b94 <_getpid>

080077e8 <__swhatbuf_r>:
 80077e8:	b570      	push	{r4, r5, r6, lr}
 80077ea:	460c      	mov	r4, r1
 80077ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077f0:	2900      	cmp	r1, #0
 80077f2:	b096      	sub	sp, #88	@ 0x58
 80077f4:	4615      	mov	r5, r2
 80077f6:	461e      	mov	r6, r3
 80077f8:	da0d      	bge.n	8007816 <__swhatbuf_r+0x2e>
 80077fa:	89a3      	ldrh	r3, [r4, #12]
 80077fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007800:	f04f 0100 	mov.w	r1, #0
 8007804:	bf14      	ite	ne
 8007806:	2340      	movne	r3, #64	@ 0x40
 8007808:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800780c:	2000      	movs	r0, #0
 800780e:	6031      	str	r1, [r6, #0]
 8007810:	602b      	str	r3, [r5, #0]
 8007812:	b016      	add	sp, #88	@ 0x58
 8007814:	bd70      	pop	{r4, r5, r6, pc}
 8007816:	466a      	mov	r2, sp
 8007818:	f000 f848 	bl	80078ac <_fstat_r>
 800781c:	2800      	cmp	r0, #0
 800781e:	dbec      	blt.n	80077fa <__swhatbuf_r+0x12>
 8007820:	9901      	ldr	r1, [sp, #4]
 8007822:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007826:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800782a:	4259      	negs	r1, r3
 800782c:	4159      	adcs	r1, r3
 800782e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007832:	e7eb      	b.n	800780c <__swhatbuf_r+0x24>

08007834 <__smakebuf_r>:
 8007834:	898b      	ldrh	r3, [r1, #12]
 8007836:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007838:	079d      	lsls	r5, r3, #30
 800783a:	4606      	mov	r6, r0
 800783c:	460c      	mov	r4, r1
 800783e:	d507      	bpl.n	8007850 <__smakebuf_r+0x1c>
 8007840:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007844:	6023      	str	r3, [r4, #0]
 8007846:	6123      	str	r3, [r4, #16]
 8007848:	2301      	movs	r3, #1
 800784a:	6163      	str	r3, [r4, #20]
 800784c:	b003      	add	sp, #12
 800784e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007850:	ab01      	add	r3, sp, #4
 8007852:	466a      	mov	r2, sp
 8007854:	f7ff ffc8 	bl	80077e8 <__swhatbuf_r>
 8007858:	9f00      	ldr	r7, [sp, #0]
 800785a:	4605      	mov	r5, r0
 800785c:	4639      	mov	r1, r7
 800785e:	4630      	mov	r0, r6
 8007860:	f7fe fec6 	bl	80065f0 <_malloc_r>
 8007864:	b948      	cbnz	r0, 800787a <__smakebuf_r+0x46>
 8007866:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800786a:	059a      	lsls	r2, r3, #22
 800786c:	d4ee      	bmi.n	800784c <__smakebuf_r+0x18>
 800786e:	f023 0303 	bic.w	r3, r3, #3
 8007872:	f043 0302 	orr.w	r3, r3, #2
 8007876:	81a3      	strh	r3, [r4, #12]
 8007878:	e7e2      	b.n	8007840 <__smakebuf_r+0xc>
 800787a:	89a3      	ldrh	r3, [r4, #12]
 800787c:	6020      	str	r0, [r4, #0]
 800787e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007882:	81a3      	strh	r3, [r4, #12]
 8007884:	9b01      	ldr	r3, [sp, #4]
 8007886:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800788a:	b15b      	cbz	r3, 80078a4 <__smakebuf_r+0x70>
 800788c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007890:	4630      	mov	r0, r6
 8007892:	f000 f81d 	bl	80078d0 <_isatty_r>
 8007896:	b128      	cbz	r0, 80078a4 <__smakebuf_r+0x70>
 8007898:	89a3      	ldrh	r3, [r4, #12]
 800789a:	f023 0303 	bic.w	r3, r3, #3
 800789e:	f043 0301 	orr.w	r3, r3, #1
 80078a2:	81a3      	strh	r3, [r4, #12]
 80078a4:	89a3      	ldrh	r3, [r4, #12]
 80078a6:	431d      	orrs	r5, r3
 80078a8:	81a5      	strh	r5, [r4, #12]
 80078aa:	e7cf      	b.n	800784c <__smakebuf_r+0x18>

080078ac <_fstat_r>:
 80078ac:	b538      	push	{r3, r4, r5, lr}
 80078ae:	4d07      	ldr	r5, [pc, #28]	@ (80078cc <_fstat_r+0x20>)
 80078b0:	2300      	movs	r3, #0
 80078b2:	4604      	mov	r4, r0
 80078b4:	4608      	mov	r0, r1
 80078b6:	4611      	mov	r1, r2
 80078b8:	602b      	str	r3, [r5, #0]
 80078ba:	f7fa f9d3 	bl	8001c64 <_fstat>
 80078be:	1c43      	adds	r3, r0, #1
 80078c0:	d102      	bne.n	80078c8 <_fstat_r+0x1c>
 80078c2:	682b      	ldr	r3, [r5, #0]
 80078c4:	b103      	cbz	r3, 80078c8 <_fstat_r+0x1c>
 80078c6:	6023      	str	r3, [r4, #0]
 80078c8:	bd38      	pop	{r3, r4, r5, pc}
 80078ca:	bf00      	nop
 80078cc:	20000ab0 	.word	0x20000ab0

080078d0 <_isatty_r>:
 80078d0:	b538      	push	{r3, r4, r5, lr}
 80078d2:	4d06      	ldr	r5, [pc, #24]	@ (80078ec <_isatty_r+0x1c>)
 80078d4:	2300      	movs	r3, #0
 80078d6:	4604      	mov	r4, r0
 80078d8:	4608      	mov	r0, r1
 80078da:	602b      	str	r3, [r5, #0]
 80078dc:	f7fa f9d2 	bl	8001c84 <_isatty>
 80078e0:	1c43      	adds	r3, r0, #1
 80078e2:	d102      	bne.n	80078ea <_isatty_r+0x1a>
 80078e4:	682b      	ldr	r3, [r5, #0]
 80078e6:	b103      	cbz	r3, 80078ea <_isatty_r+0x1a>
 80078e8:	6023      	str	r3, [r4, #0]
 80078ea:	bd38      	pop	{r3, r4, r5, pc}
 80078ec:	20000ab0 	.word	0x20000ab0

080078f0 <_init>:
 80078f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078f2:	bf00      	nop
 80078f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078f6:	bc08      	pop	{r3}
 80078f8:	469e      	mov	lr, r3
 80078fa:	4770      	bx	lr

080078fc <_fini>:
 80078fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078fe:	bf00      	nop
 8007900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007902:	bc08      	pop	{r3}
 8007904:	469e      	mov	lr, r3
 8007906:	4770      	bx	lr
