{"sha": "031264128aa4d4fb489b687abcd980332da03e90", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDMxMjY0MTI4YWE0ZDRmYjQ4OWI2ODdhYmNkOTgwMzMyZGEwM2U5MA==", "commit": {"author": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2011-07-18T17:51:33Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2011-07-18T17:51:33Z"}, "message": "re PR target/47744 ([x32] ICE: in reload_cse_simplify_operands, at postreload.c:403)\n\n\tPR target/47744\n\t* config/i386/i386.c (ix86_decompose_address): Allow only subregs\n\tof DImode hard registers in PLUS address chains.\n\nFrom-SVN: r176413", "tree": {"sha": "d3974797da01650d35b9530a06b0fcb14d63f6c0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d3974797da01650d35b9530a06b0fcb14d63f6c0"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/031264128aa4d4fb489b687abcd980332da03e90", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/031264128aa4d4fb489b687abcd980332da03e90", "html_url": "https://github.com/Rust-GCC/gccrs/commit/031264128aa4d4fb489b687abcd980332da03e90", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/031264128aa4d4fb489b687abcd980332da03e90/comments", "author": null, "committer": null, "parents": [{"sha": "fbf80ef7707cf65fa4ef9ba1ddda9e1bc93f3d6a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fbf80ef7707cf65fa4ef9ba1ddda9e1bc93f3d6a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/fbf80ef7707cf65fa4ef9ba1ddda9e1bc93f3d6a"}], "stats": {"total": 29, "additions": 18, "deletions": 11}, "files": [{"sha": "6597ecd67463465172ddc375d928b1da114f3547", "filename": "gcc/ChangeLog", "status": "modified", "additions": 12, "deletions": 10, "changes": 22, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/031264128aa4d4fb489b687abcd980332da03e90/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/031264128aa4d4fb489b687abcd980332da03e90/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=031264128aa4d4fb489b687abcd980332da03e90", "patch": "@@ -1,3 +1,9 @@\n+2011-07-18  Uros Bizjak  <ubizjak@gmail.com>\n+\n+\tPR target/47744\n+\t* config/i386/i386.c (ix86_decompose_address): Allow only subregs\n+\tof DImode hard registers in PLUS address chains.\n+\n 2011-07-18  Rainer Orth  <ro@CeBiTec.Uni-Bielefeld.DE>\n \n \tPR bootstrap/49769\n@@ -281,15 +287,14 @@\n \t(READONLY_DATA_SECTION_ASM_OP): Remove.\n \t(TARGET_ASM_NAMED_SECTION): Move from here...\n \t* config/avr/avr.c: ...to here.\n-\t(avr_asm_init_sections): Set unnamed callback of\n-\treadonly_data_section.\n+\t(avr_asm_init_sections): Set unnamed callback of readonly_data_section.\n \t(avr_asm_named_section): Make static.\n \n 2011-07-13  Rainer Orth  <ro@CeBiTec.Uni-Bielefeld.DE>\n \n \tPR bootstrap/49739\n-\t* config.gcc (extra_parts): Add crtprec32.o crtprec64.o crtp\n-\trec80.o crtfastmath.o for Linux/x86.\n+\t* config.gcc (extra_parts): Add crtprec32.o crtprec64.o crtprec80.o\n+\tand crtfastmath.o for Linux/x86.\n \n 2011-07-14  Bernd Schmidt  <bernds@codesourcery.com>\n \n@@ -319,8 +324,7 @@\n \testimate_insn_tick, estimate_shadow_tick): New functions.\n \t(prune_ready_list): New arg shadows_only_p.  All callers changed.\n \tIf true, remove everything that isn't SHADOW_P.  Look up delay\n-\tpairs and estimate ticks to avoid scheduling the first insn too\n-\tearly.\n+\tpairs and estimate ticks to avoid scheduling the first insn too early.\n \t(verify_shadows): New function.\n \t(schedule_block): Add machinery to enable backtracking.\n \t(sched_init): Take sched_no_dce into account when setting\n@@ -385,8 +389,7 @@\n 2011-07-13  Rainer Orth  <ro@CeBiTec.Uni-Bielefeld.DE>\n \n \tPR target/49541\n-\t* config/sol2.h (LIB_SPEC): Simplify.\n-\tMove LIB_THREAD_LDFLAGS_SPEC ...\n+\t* config/sol2.h (LIB_SPEC): Simplify.  Move LIB_THREAD_LDFLAGS_SPEC ...\n \t(LINK_SPEC): ... here.\n \n 2011-07-13  Bernd Schmidt  <bernds@codesourcery.com>\n@@ -448,8 +451,7 @@\n \n 2011-07-13  H.J. Lu  <hongjiu.lu@intel.com>\n \n-\t* config/i386/i386.c (x86_output_mi_thunk): Support ptr_mode\n-\t!= Pmode.\n+\t* config/i386/i386.c (x86_output_mi_thunk): Support ptr_mode != Pmode.\n \n \t* config/i386/i386.md (*addsi_1_zext): Renamed to ...\n \t(addsi_1_zext): This."}, {"sha": "c2688997f4b9eddc15ebcc18ee5adc55cd6f2393", "filename": "gcc/config/i386/i386.c", "status": "modified", "additions": 6, "deletions": 1, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/031264128aa4d4fb489b687abcd980332da03e90/gcc%2Fconfig%2Fi386%2Fi386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/031264128aa4d4fb489b687abcd980332da03e90/gcc%2Fconfig%2Fi386%2Fi386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.c?ref=031264128aa4d4fb489b687abcd980332da03e90", "patch": "@@ -11149,8 +11149,13 @@ ix86_decompose_address (rtx addr, struct ix86_address *out)\n \t\treturn 0;\n \t      break;\n \n-\t    case REG:\n \t    case SUBREG:\n+\t      /* Allow only subregs of DImode hard regs in PLUS chains.  */\n+\t      if (!register_no_elim_operand (SUBREG_REG (op), DImode))\n+\t\treturn 0;\n+\t      /* FALLTHRU */\n+\n+\t    case REG:\n \t      if (!base)\n \t\tbase = op;\n \t      else if (!index)"}]}