INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu_opb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_alu_opb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_branch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_branch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_rd_data_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_rd_data_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
