// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="tiled_mm_tiled_mm,hls_ip_2023_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu55c-fsvh2892-2L-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.120000,HLS_SYN_LAT=1638185,HLS_SYN_TPT=none,HLS_SYN_MEM=150,HLS_SYN_DSP=0,HLS_SYN_FF=10576,HLS_SYN_LUT=55748,HLS_VERSION=2023_2_2}" *)

module tiled_mm (
        ap_clk,
        ap_rst_n,
        m_axi_port_a_AWVALID,
        m_axi_port_a_AWREADY,
        m_axi_port_a_AWADDR,
        m_axi_port_a_AWID,
        m_axi_port_a_AWLEN,
        m_axi_port_a_AWSIZE,
        m_axi_port_a_AWBURST,
        m_axi_port_a_AWLOCK,
        m_axi_port_a_AWCACHE,
        m_axi_port_a_AWPROT,
        m_axi_port_a_AWQOS,
        m_axi_port_a_AWREGION,
        m_axi_port_a_AWUSER,
        m_axi_port_a_WVALID,
        m_axi_port_a_WREADY,
        m_axi_port_a_WDATA,
        m_axi_port_a_WSTRB,
        m_axi_port_a_WLAST,
        m_axi_port_a_WID,
        m_axi_port_a_WUSER,
        m_axi_port_a_ARVALID,
        m_axi_port_a_ARREADY,
        m_axi_port_a_ARADDR,
        m_axi_port_a_ARID,
        m_axi_port_a_ARLEN,
        m_axi_port_a_ARSIZE,
        m_axi_port_a_ARBURST,
        m_axi_port_a_ARLOCK,
        m_axi_port_a_ARCACHE,
        m_axi_port_a_ARPROT,
        m_axi_port_a_ARQOS,
        m_axi_port_a_ARREGION,
        m_axi_port_a_ARUSER,
        m_axi_port_a_RVALID,
        m_axi_port_a_RREADY,
        m_axi_port_a_RDATA,
        m_axi_port_a_RLAST,
        m_axi_port_a_RID,
        m_axi_port_a_RUSER,
        m_axi_port_a_RRESP,
        m_axi_port_a_BVALID,
        m_axi_port_a_BREADY,
        m_axi_port_a_BRESP,
        m_axi_port_a_BID,
        m_axi_port_a_BUSER,
        m_axi_port_b_AWVALID,
        m_axi_port_b_AWREADY,
        m_axi_port_b_AWADDR,
        m_axi_port_b_AWID,
        m_axi_port_b_AWLEN,
        m_axi_port_b_AWSIZE,
        m_axi_port_b_AWBURST,
        m_axi_port_b_AWLOCK,
        m_axi_port_b_AWCACHE,
        m_axi_port_b_AWPROT,
        m_axi_port_b_AWQOS,
        m_axi_port_b_AWREGION,
        m_axi_port_b_AWUSER,
        m_axi_port_b_WVALID,
        m_axi_port_b_WREADY,
        m_axi_port_b_WDATA,
        m_axi_port_b_WSTRB,
        m_axi_port_b_WLAST,
        m_axi_port_b_WID,
        m_axi_port_b_WUSER,
        m_axi_port_b_ARVALID,
        m_axi_port_b_ARREADY,
        m_axi_port_b_ARADDR,
        m_axi_port_b_ARID,
        m_axi_port_b_ARLEN,
        m_axi_port_b_ARSIZE,
        m_axi_port_b_ARBURST,
        m_axi_port_b_ARLOCK,
        m_axi_port_b_ARCACHE,
        m_axi_port_b_ARPROT,
        m_axi_port_b_ARQOS,
        m_axi_port_b_ARREGION,
        m_axi_port_b_ARUSER,
        m_axi_port_b_RVALID,
        m_axi_port_b_RREADY,
        m_axi_port_b_RDATA,
        m_axi_port_b_RLAST,
        m_axi_port_b_RID,
        m_axi_port_b_RUSER,
        m_axi_port_b_RRESP,
        m_axi_port_b_BVALID,
        m_axi_port_b_BREADY,
        m_axi_port_b_BRESP,
        m_axi_port_b_BID,
        m_axi_port_b_BUSER,
        m_axi_port_c_AWVALID,
        m_axi_port_c_AWREADY,
        m_axi_port_c_AWADDR,
        m_axi_port_c_AWID,
        m_axi_port_c_AWLEN,
        m_axi_port_c_AWSIZE,
        m_axi_port_c_AWBURST,
        m_axi_port_c_AWLOCK,
        m_axi_port_c_AWCACHE,
        m_axi_port_c_AWPROT,
        m_axi_port_c_AWQOS,
        m_axi_port_c_AWREGION,
        m_axi_port_c_AWUSER,
        m_axi_port_c_WVALID,
        m_axi_port_c_WREADY,
        m_axi_port_c_WDATA,
        m_axi_port_c_WSTRB,
        m_axi_port_c_WLAST,
        m_axi_port_c_WID,
        m_axi_port_c_WUSER,
        m_axi_port_c_ARVALID,
        m_axi_port_c_ARREADY,
        m_axi_port_c_ARADDR,
        m_axi_port_c_ARID,
        m_axi_port_c_ARLEN,
        m_axi_port_c_ARSIZE,
        m_axi_port_c_ARBURST,
        m_axi_port_c_ARLOCK,
        m_axi_port_c_ARCACHE,
        m_axi_port_c_ARPROT,
        m_axi_port_c_ARQOS,
        m_axi_port_c_ARREGION,
        m_axi_port_c_ARUSER,
        m_axi_port_c_RVALID,
        m_axi_port_c_RREADY,
        m_axi_port_c_RDATA,
        m_axi_port_c_RLAST,
        m_axi_port_c_RID,
        m_axi_port_c_RUSER,
        m_axi_port_c_RRESP,
        m_axi_port_c_BVALID,
        m_axi_port_c_BREADY,
        m_axi_port_c_BRESP,
        m_axi_port_c_BID,
        m_axi_port_c_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_PORT_A_ID_WIDTH = 1;
parameter    C_M_AXI_PORT_A_ADDR_WIDTH = 64;
parameter    C_M_AXI_PORT_A_DATA_WIDTH = 32;
parameter    C_M_AXI_PORT_A_AWUSER_WIDTH = 1;
parameter    C_M_AXI_PORT_A_ARUSER_WIDTH = 1;
parameter    C_M_AXI_PORT_A_WUSER_WIDTH = 1;
parameter    C_M_AXI_PORT_A_RUSER_WIDTH = 1;
parameter    C_M_AXI_PORT_A_BUSER_WIDTH = 1;
parameter    C_M_AXI_PORT_A_USER_VALUE = 0;
parameter    C_M_AXI_PORT_A_PROT_VALUE = 0;
parameter    C_M_AXI_PORT_A_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_PORT_B_ID_WIDTH = 1;
parameter    C_M_AXI_PORT_B_ADDR_WIDTH = 64;
parameter    C_M_AXI_PORT_B_DATA_WIDTH = 32;
parameter    C_M_AXI_PORT_B_AWUSER_WIDTH = 1;
parameter    C_M_AXI_PORT_B_ARUSER_WIDTH = 1;
parameter    C_M_AXI_PORT_B_WUSER_WIDTH = 1;
parameter    C_M_AXI_PORT_B_RUSER_WIDTH = 1;
parameter    C_M_AXI_PORT_B_BUSER_WIDTH = 1;
parameter    C_M_AXI_PORT_B_USER_VALUE = 0;
parameter    C_M_AXI_PORT_B_PROT_VALUE = 0;
parameter    C_M_AXI_PORT_B_CACHE_VALUE = 3;
parameter    C_M_AXI_PORT_C_ID_WIDTH = 1;
parameter    C_M_AXI_PORT_C_ADDR_WIDTH = 64;
parameter    C_M_AXI_PORT_C_DATA_WIDTH = 32;
parameter    C_M_AXI_PORT_C_AWUSER_WIDTH = 1;
parameter    C_M_AXI_PORT_C_ARUSER_WIDTH = 1;
parameter    C_M_AXI_PORT_C_WUSER_WIDTH = 1;
parameter    C_M_AXI_PORT_C_RUSER_WIDTH = 1;
parameter    C_M_AXI_PORT_C_BUSER_WIDTH = 1;
parameter    C_M_AXI_PORT_C_USER_VALUE = 0;
parameter    C_M_AXI_PORT_C_PROT_VALUE = 0;
parameter    C_M_AXI_PORT_C_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_PORT_A_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_PORT_B_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_PORT_C_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_port_a_AWVALID;
input   m_axi_port_a_AWREADY;
output  [C_M_AXI_PORT_A_ADDR_WIDTH - 1:0] m_axi_port_a_AWADDR;
output  [C_M_AXI_PORT_A_ID_WIDTH - 1:0] m_axi_port_a_AWID;
output  [7:0] m_axi_port_a_AWLEN;
output  [2:0] m_axi_port_a_AWSIZE;
output  [1:0] m_axi_port_a_AWBURST;
output  [1:0] m_axi_port_a_AWLOCK;
output  [3:0] m_axi_port_a_AWCACHE;
output  [2:0] m_axi_port_a_AWPROT;
output  [3:0] m_axi_port_a_AWQOS;
output  [3:0] m_axi_port_a_AWREGION;
output  [C_M_AXI_PORT_A_AWUSER_WIDTH - 1:0] m_axi_port_a_AWUSER;
output   m_axi_port_a_WVALID;
input   m_axi_port_a_WREADY;
output  [C_M_AXI_PORT_A_DATA_WIDTH - 1:0] m_axi_port_a_WDATA;
output  [C_M_AXI_PORT_A_WSTRB_WIDTH - 1:0] m_axi_port_a_WSTRB;
output   m_axi_port_a_WLAST;
output  [C_M_AXI_PORT_A_ID_WIDTH - 1:0] m_axi_port_a_WID;
output  [C_M_AXI_PORT_A_WUSER_WIDTH - 1:0] m_axi_port_a_WUSER;
output   m_axi_port_a_ARVALID;
input   m_axi_port_a_ARREADY;
output  [C_M_AXI_PORT_A_ADDR_WIDTH - 1:0] m_axi_port_a_ARADDR;
output  [C_M_AXI_PORT_A_ID_WIDTH - 1:0] m_axi_port_a_ARID;
output  [7:0] m_axi_port_a_ARLEN;
output  [2:0] m_axi_port_a_ARSIZE;
output  [1:0] m_axi_port_a_ARBURST;
output  [1:0] m_axi_port_a_ARLOCK;
output  [3:0] m_axi_port_a_ARCACHE;
output  [2:0] m_axi_port_a_ARPROT;
output  [3:0] m_axi_port_a_ARQOS;
output  [3:0] m_axi_port_a_ARREGION;
output  [C_M_AXI_PORT_A_ARUSER_WIDTH - 1:0] m_axi_port_a_ARUSER;
input   m_axi_port_a_RVALID;
output   m_axi_port_a_RREADY;
input  [C_M_AXI_PORT_A_DATA_WIDTH - 1:0] m_axi_port_a_RDATA;
input   m_axi_port_a_RLAST;
input  [C_M_AXI_PORT_A_ID_WIDTH - 1:0] m_axi_port_a_RID;
input  [C_M_AXI_PORT_A_RUSER_WIDTH - 1:0] m_axi_port_a_RUSER;
input  [1:0] m_axi_port_a_RRESP;
input   m_axi_port_a_BVALID;
output   m_axi_port_a_BREADY;
input  [1:0] m_axi_port_a_BRESP;
input  [C_M_AXI_PORT_A_ID_WIDTH - 1:0] m_axi_port_a_BID;
input  [C_M_AXI_PORT_A_BUSER_WIDTH - 1:0] m_axi_port_a_BUSER;
output   m_axi_port_b_AWVALID;
input   m_axi_port_b_AWREADY;
output  [C_M_AXI_PORT_B_ADDR_WIDTH - 1:0] m_axi_port_b_AWADDR;
output  [C_M_AXI_PORT_B_ID_WIDTH - 1:0] m_axi_port_b_AWID;
output  [7:0] m_axi_port_b_AWLEN;
output  [2:0] m_axi_port_b_AWSIZE;
output  [1:0] m_axi_port_b_AWBURST;
output  [1:0] m_axi_port_b_AWLOCK;
output  [3:0] m_axi_port_b_AWCACHE;
output  [2:0] m_axi_port_b_AWPROT;
output  [3:0] m_axi_port_b_AWQOS;
output  [3:0] m_axi_port_b_AWREGION;
output  [C_M_AXI_PORT_B_AWUSER_WIDTH - 1:0] m_axi_port_b_AWUSER;
output   m_axi_port_b_WVALID;
input   m_axi_port_b_WREADY;
output  [C_M_AXI_PORT_B_DATA_WIDTH - 1:0] m_axi_port_b_WDATA;
output  [C_M_AXI_PORT_B_WSTRB_WIDTH - 1:0] m_axi_port_b_WSTRB;
output   m_axi_port_b_WLAST;
output  [C_M_AXI_PORT_B_ID_WIDTH - 1:0] m_axi_port_b_WID;
output  [C_M_AXI_PORT_B_WUSER_WIDTH - 1:0] m_axi_port_b_WUSER;
output   m_axi_port_b_ARVALID;
input   m_axi_port_b_ARREADY;
output  [C_M_AXI_PORT_B_ADDR_WIDTH - 1:0] m_axi_port_b_ARADDR;
output  [C_M_AXI_PORT_B_ID_WIDTH - 1:0] m_axi_port_b_ARID;
output  [7:0] m_axi_port_b_ARLEN;
output  [2:0] m_axi_port_b_ARSIZE;
output  [1:0] m_axi_port_b_ARBURST;
output  [1:0] m_axi_port_b_ARLOCK;
output  [3:0] m_axi_port_b_ARCACHE;
output  [2:0] m_axi_port_b_ARPROT;
output  [3:0] m_axi_port_b_ARQOS;
output  [3:0] m_axi_port_b_ARREGION;
output  [C_M_AXI_PORT_B_ARUSER_WIDTH - 1:0] m_axi_port_b_ARUSER;
input   m_axi_port_b_RVALID;
output   m_axi_port_b_RREADY;
input  [C_M_AXI_PORT_B_DATA_WIDTH - 1:0] m_axi_port_b_RDATA;
input   m_axi_port_b_RLAST;
input  [C_M_AXI_PORT_B_ID_WIDTH - 1:0] m_axi_port_b_RID;
input  [C_M_AXI_PORT_B_RUSER_WIDTH - 1:0] m_axi_port_b_RUSER;
input  [1:0] m_axi_port_b_RRESP;
input   m_axi_port_b_BVALID;
output   m_axi_port_b_BREADY;
input  [1:0] m_axi_port_b_BRESP;
input  [C_M_AXI_PORT_B_ID_WIDTH - 1:0] m_axi_port_b_BID;
input  [C_M_AXI_PORT_B_BUSER_WIDTH - 1:0] m_axi_port_b_BUSER;
output   m_axi_port_c_AWVALID;
input   m_axi_port_c_AWREADY;
output  [C_M_AXI_PORT_C_ADDR_WIDTH - 1:0] m_axi_port_c_AWADDR;
output  [C_M_AXI_PORT_C_ID_WIDTH - 1:0] m_axi_port_c_AWID;
output  [7:0] m_axi_port_c_AWLEN;
output  [2:0] m_axi_port_c_AWSIZE;
output  [1:0] m_axi_port_c_AWBURST;
output  [1:0] m_axi_port_c_AWLOCK;
output  [3:0] m_axi_port_c_AWCACHE;
output  [2:0] m_axi_port_c_AWPROT;
output  [3:0] m_axi_port_c_AWQOS;
output  [3:0] m_axi_port_c_AWREGION;
output  [C_M_AXI_PORT_C_AWUSER_WIDTH - 1:0] m_axi_port_c_AWUSER;
output   m_axi_port_c_WVALID;
input   m_axi_port_c_WREADY;
output  [C_M_AXI_PORT_C_DATA_WIDTH - 1:0] m_axi_port_c_WDATA;
output  [C_M_AXI_PORT_C_WSTRB_WIDTH - 1:0] m_axi_port_c_WSTRB;
output   m_axi_port_c_WLAST;
output  [C_M_AXI_PORT_C_ID_WIDTH - 1:0] m_axi_port_c_WID;
output  [C_M_AXI_PORT_C_WUSER_WIDTH - 1:0] m_axi_port_c_WUSER;
output   m_axi_port_c_ARVALID;
input   m_axi_port_c_ARREADY;
output  [C_M_AXI_PORT_C_ADDR_WIDTH - 1:0] m_axi_port_c_ARADDR;
output  [C_M_AXI_PORT_C_ID_WIDTH - 1:0] m_axi_port_c_ARID;
output  [7:0] m_axi_port_c_ARLEN;
output  [2:0] m_axi_port_c_ARSIZE;
output  [1:0] m_axi_port_c_ARBURST;
output  [1:0] m_axi_port_c_ARLOCK;
output  [3:0] m_axi_port_c_ARCACHE;
output  [2:0] m_axi_port_c_ARPROT;
output  [3:0] m_axi_port_c_ARQOS;
output  [3:0] m_axi_port_c_ARREGION;
output  [C_M_AXI_PORT_C_ARUSER_WIDTH - 1:0] m_axi_port_c_ARUSER;
input   m_axi_port_c_RVALID;
output   m_axi_port_c_RREADY;
input  [C_M_AXI_PORT_C_DATA_WIDTH - 1:0] m_axi_port_c_RDATA;
input   m_axi_port_c_RLAST;
input  [C_M_AXI_PORT_C_ID_WIDTH - 1:0] m_axi_port_c_RID;
input  [C_M_AXI_PORT_C_RUSER_WIDTH - 1:0] m_axi_port_c_RUSER;
input  [1:0] m_axi_port_c_RRESP;
input   m_axi_port_c_BVALID;
output   m_axi_port_c_BREADY;
input  [1:0] m_axi_port_c_BRESP;
input  [C_M_AXI_PORT_C_ID_WIDTH - 1:0] m_axi_port_c_BID;
input  [C_M_AXI_PORT_C_BUSER_WIDTH - 1:0] m_axi_port_c_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] a;
wire   [63:0] b;
wire   [63:0] out_r;
reg   [63:0] out_r_read_reg_144;
reg   [63:0] b_read_reg_149;
reg   [63:0] a_read_reg_154;
wire   [2:0] trunc_ln287_fu_128_p1;
reg   [2:0] trunc_ln287_reg_162;
wire    ap_CS_fsm_state2;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_a_AWVALID;
wire   [63:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_AWADDR;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_AWID;
wire   [31:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_AWLEN;
wire   [2:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_AWSIZE;
wire   [1:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_AWBURST;
wire   [1:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_AWLOCK;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_AWCACHE;
wire   [2:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_AWPROT;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_AWQOS;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_AWREGION;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_AWUSER;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_a_WVALID;
wire   [7:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_WDATA;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_WSTRB;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_a_WLAST;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_WID;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_WUSER;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_a_ARVALID;
wire   [63:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_ARADDR;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_ARID;
wire   [31:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_ARLEN;
wire   [2:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_ARSIZE;
wire   [1:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_ARBURST;
wire   [1:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_ARLOCK;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_ARCACHE;
wire   [2:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_ARPROT;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_ARQOS;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_ARREGION;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_a_ARUSER;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_a_RREADY;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_a_BREADY;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_b_AWVALID;
wire   [63:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_AWADDR;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_AWID;
wire   [31:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_AWLEN;
wire   [2:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_AWSIZE;
wire   [1:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_AWBURST;
wire   [1:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_AWLOCK;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_AWCACHE;
wire   [2:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_AWPROT;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_AWQOS;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_AWREGION;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_AWUSER;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_b_WVALID;
wire   [7:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_WDATA;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_WSTRB;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_b_WLAST;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_WID;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_WUSER;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_b_ARVALID;
wire   [63:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_ARADDR;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_ARID;
wire   [31:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_ARLEN;
wire   [2:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_ARSIZE;
wire   [1:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_ARBURST;
wire   [1:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_ARLOCK;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_ARCACHE;
wire   [2:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_ARPROT;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_ARQOS;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_ARREGION;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_b_ARUSER;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_b_RREADY;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_b_BREADY;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_c_AWVALID;
wire   [63:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_AWADDR;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_AWID;
wire   [31:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_AWLEN;
wire   [2:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_AWSIZE;
wire   [1:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_AWBURST;
wire   [1:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_AWLOCK;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_AWCACHE;
wire   [2:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_AWPROT;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_AWQOS;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_AWREGION;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_AWUSER;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_c_WVALID;
wire   [7:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_WDATA;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_WSTRB;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_c_WLAST;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_WID;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_WUSER;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_c_ARVALID;
wire   [63:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_ARADDR;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_ARID;
wire   [31:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_ARLEN;
wire   [2:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_ARSIZE;
wire   [1:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_ARBURST;
wire   [1:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_ARLOCK;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_ARCACHE;
wire   [2:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_ARPROT;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_ARQOS;
wire   [3:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_ARREGION;
wire   [0:0] grp_mm_mult_systolic_fu_94_m_axi_port_c_ARUSER;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_c_RREADY;
wire    grp_mm_mult_systolic_fu_94_m_axi_port_c_BREADY;
wire    grp_mm_mult_systolic_fu_94_ap_start;
wire    grp_mm_mult_systolic_fu_94_ap_done;
wire    grp_mm_mult_systolic_fu_94_ap_ready;
wire    grp_mm_mult_systolic_fu_94_ap_idle;
reg    grp_mm_mult_systolic_fu_94_ap_continue;
wire    port_a_AWREADY;
wire    port_a_WREADY;
reg    port_a_ARVALID;
wire    port_a_ARREADY;
wire    port_a_RVALID;
reg    port_a_RREADY;
wire   [7:0] port_a_RDATA;
wire   [10:0] port_a_RFIFONUM;
wire    port_a_BVALID;
wire    port_b_AWREADY;
wire    port_b_WREADY;
reg    port_b_ARVALID;
wire    port_b_ARREADY;
wire    port_b_RVALID;
reg    port_b_RREADY;
wire   [7:0] port_b_RDATA;
wire   [10:0] port_b_RFIFONUM;
wire    port_b_BVALID;
reg    port_c_AWVALID;
wire    port_c_AWREADY;
reg    port_c_WVALID;
wire    port_c_WREADY;
wire    port_c_ARREADY;
wire    port_c_RVALID;
wire   [7:0] port_c_RDATA;
wire   [10:0] port_c_RFIFONUM;
wire    port_c_BVALID;
reg    port_c_BREADY;
reg    grp_mm_mult_systolic_fu_94_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_sync_grp_mm_mult_systolic_fu_94_ap_ready;
wire    ap_sync_grp_mm_mult_systolic_fu_94_ap_done;
reg    ap_block_state4_on_subcall_done;
reg    ap_sync_reg_grp_mm_mult_systolic_fu_94_ap_ready;
reg    ap_sync_reg_grp_mm_mult_systolic_fu_94_ap_done;
reg   [3:0] tn_fu_72;
wire   [3:0] add_ln287_fu_122_p2;
wire   [0:0] icmp_ln287_fu_116_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_mm_mult_systolic_fu_94_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_mm_mult_systolic_fu_94_ap_ready = 1'b0;
#0 ap_sync_reg_grp_mm_mult_systolic_fu_94_ap_done = 1'b0;
#0 tn_fu_72 = 4'd0;
end

tiled_mm_mm_mult_systolic grp_mm_mult_systolic_fu_94(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .m_axi_port_a_AWVALID(grp_mm_mult_systolic_fu_94_m_axi_port_a_AWVALID),
    .m_axi_port_a_AWREADY(1'b0),
    .m_axi_port_a_AWADDR(grp_mm_mult_systolic_fu_94_m_axi_port_a_AWADDR),
    .m_axi_port_a_AWID(grp_mm_mult_systolic_fu_94_m_axi_port_a_AWID),
    .m_axi_port_a_AWLEN(grp_mm_mult_systolic_fu_94_m_axi_port_a_AWLEN),
    .m_axi_port_a_AWSIZE(grp_mm_mult_systolic_fu_94_m_axi_port_a_AWSIZE),
    .m_axi_port_a_AWBURST(grp_mm_mult_systolic_fu_94_m_axi_port_a_AWBURST),
    .m_axi_port_a_AWLOCK(grp_mm_mult_systolic_fu_94_m_axi_port_a_AWLOCK),
    .m_axi_port_a_AWCACHE(grp_mm_mult_systolic_fu_94_m_axi_port_a_AWCACHE),
    .m_axi_port_a_AWPROT(grp_mm_mult_systolic_fu_94_m_axi_port_a_AWPROT),
    .m_axi_port_a_AWQOS(grp_mm_mult_systolic_fu_94_m_axi_port_a_AWQOS),
    .m_axi_port_a_AWREGION(grp_mm_mult_systolic_fu_94_m_axi_port_a_AWREGION),
    .m_axi_port_a_AWUSER(grp_mm_mult_systolic_fu_94_m_axi_port_a_AWUSER),
    .m_axi_port_a_WVALID(grp_mm_mult_systolic_fu_94_m_axi_port_a_WVALID),
    .m_axi_port_a_WREADY(1'b0),
    .m_axi_port_a_WDATA(grp_mm_mult_systolic_fu_94_m_axi_port_a_WDATA),
    .m_axi_port_a_WSTRB(grp_mm_mult_systolic_fu_94_m_axi_port_a_WSTRB),
    .m_axi_port_a_WLAST(grp_mm_mult_systolic_fu_94_m_axi_port_a_WLAST),
    .m_axi_port_a_WID(grp_mm_mult_systolic_fu_94_m_axi_port_a_WID),
    .m_axi_port_a_WUSER(grp_mm_mult_systolic_fu_94_m_axi_port_a_WUSER),
    .m_axi_port_a_ARVALID(grp_mm_mult_systolic_fu_94_m_axi_port_a_ARVALID),
    .m_axi_port_a_ARREADY(port_a_ARREADY),
    .m_axi_port_a_ARADDR(grp_mm_mult_systolic_fu_94_m_axi_port_a_ARADDR),
    .m_axi_port_a_ARID(grp_mm_mult_systolic_fu_94_m_axi_port_a_ARID),
    .m_axi_port_a_ARLEN(grp_mm_mult_systolic_fu_94_m_axi_port_a_ARLEN),
    .m_axi_port_a_ARSIZE(grp_mm_mult_systolic_fu_94_m_axi_port_a_ARSIZE),
    .m_axi_port_a_ARBURST(grp_mm_mult_systolic_fu_94_m_axi_port_a_ARBURST),
    .m_axi_port_a_ARLOCK(grp_mm_mult_systolic_fu_94_m_axi_port_a_ARLOCK),
    .m_axi_port_a_ARCACHE(grp_mm_mult_systolic_fu_94_m_axi_port_a_ARCACHE),
    .m_axi_port_a_ARPROT(grp_mm_mult_systolic_fu_94_m_axi_port_a_ARPROT),
    .m_axi_port_a_ARQOS(grp_mm_mult_systolic_fu_94_m_axi_port_a_ARQOS),
    .m_axi_port_a_ARREGION(grp_mm_mult_systolic_fu_94_m_axi_port_a_ARREGION),
    .m_axi_port_a_ARUSER(grp_mm_mult_systolic_fu_94_m_axi_port_a_ARUSER),
    .m_axi_port_a_RVALID(port_a_RVALID),
    .m_axi_port_a_RREADY(grp_mm_mult_systolic_fu_94_m_axi_port_a_RREADY),
    .m_axi_port_a_RDATA(port_a_RDATA),
    .m_axi_port_a_RLAST(1'b0),
    .m_axi_port_a_RID(1'd0),
    .m_axi_port_a_RFIFONUM(port_a_RFIFONUM),
    .m_axi_port_a_RUSER(1'd0),
    .m_axi_port_a_RRESP(2'd0),
    .m_axi_port_a_BVALID(1'b0),
    .m_axi_port_a_BREADY(grp_mm_mult_systolic_fu_94_m_axi_port_a_BREADY),
    .m_axi_port_a_BRESP(2'd0),
    .m_axi_port_a_BID(1'd0),
    .m_axi_port_a_BUSER(1'd0),
    .a(a_read_reg_154),
    .m_axi_port_b_AWVALID(grp_mm_mult_systolic_fu_94_m_axi_port_b_AWVALID),
    .m_axi_port_b_AWREADY(1'b0),
    .m_axi_port_b_AWADDR(grp_mm_mult_systolic_fu_94_m_axi_port_b_AWADDR),
    .m_axi_port_b_AWID(grp_mm_mult_systolic_fu_94_m_axi_port_b_AWID),
    .m_axi_port_b_AWLEN(grp_mm_mult_systolic_fu_94_m_axi_port_b_AWLEN),
    .m_axi_port_b_AWSIZE(grp_mm_mult_systolic_fu_94_m_axi_port_b_AWSIZE),
    .m_axi_port_b_AWBURST(grp_mm_mult_systolic_fu_94_m_axi_port_b_AWBURST),
    .m_axi_port_b_AWLOCK(grp_mm_mult_systolic_fu_94_m_axi_port_b_AWLOCK),
    .m_axi_port_b_AWCACHE(grp_mm_mult_systolic_fu_94_m_axi_port_b_AWCACHE),
    .m_axi_port_b_AWPROT(grp_mm_mult_systolic_fu_94_m_axi_port_b_AWPROT),
    .m_axi_port_b_AWQOS(grp_mm_mult_systolic_fu_94_m_axi_port_b_AWQOS),
    .m_axi_port_b_AWREGION(grp_mm_mult_systolic_fu_94_m_axi_port_b_AWREGION),
    .m_axi_port_b_AWUSER(grp_mm_mult_systolic_fu_94_m_axi_port_b_AWUSER),
    .m_axi_port_b_WVALID(grp_mm_mult_systolic_fu_94_m_axi_port_b_WVALID),
    .m_axi_port_b_WREADY(1'b0),
    .m_axi_port_b_WDATA(grp_mm_mult_systolic_fu_94_m_axi_port_b_WDATA),
    .m_axi_port_b_WSTRB(grp_mm_mult_systolic_fu_94_m_axi_port_b_WSTRB),
    .m_axi_port_b_WLAST(grp_mm_mult_systolic_fu_94_m_axi_port_b_WLAST),
    .m_axi_port_b_WID(grp_mm_mult_systolic_fu_94_m_axi_port_b_WID),
    .m_axi_port_b_WUSER(grp_mm_mult_systolic_fu_94_m_axi_port_b_WUSER),
    .m_axi_port_b_ARVALID(grp_mm_mult_systolic_fu_94_m_axi_port_b_ARVALID),
    .m_axi_port_b_ARREADY(port_b_ARREADY),
    .m_axi_port_b_ARADDR(grp_mm_mult_systolic_fu_94_m_axi_port_b_ARADDR),
    .m_axi_port_b_ARID(grp_mm_mult_systolic_fu_94_m_axi_port_b_ARID),
    .m_axi_port_b_ARLEN(grp_mm_mult_systolic_fu_94_m_axi_port_b_ARLEN),
    .m_axi_port_b_ARSIZE(grp_mm_mult_systolic_fu_94_m_axi_port_b_ARSIZE),
    .m_axi_port_b_ARBURST(grp_mm_mult_systolic_fu_94_m_axi_port_b_ARBURST),
    .m_axi_port_b_ARLOCK(grp_mm_mult_systolic_fu_94_m_axi_port_b_ARLOCK),
    .m_axi_port_b_ARCACHE(grp_mm_mult_systolic_fu_94_m_axi_port_b_ARCACHE),
    .m_axi_port_b_ARPROT(grp_mm_mult_systolic_fu_94_m_axi_port_b_ARPROT),
    .m_axi_port_b_ARQOS(grp_mm_mult_systolic_fu_94_m_axi_port_b_ARQOS),
    .m_axi_port_b_ARREGION(grp_mm_mult_systolic_fu_94_m_axi_port_b_ARREGION),
    .m_axi_port_b_ARUSER(grp_mm_mult_systolic_fu_94_m_axi_port_b_ARUSER),
    .m_axi_port_b_RVALID(port_b_RVALID),
    .m_axi_port_b_RREADY(grp_mm_mult_systolic_fu_94_m_axi_port_b_RREADY),
    .m_axi_port_b_RDATA(port_b_RDATA),
    .m_axi_port_b_RLAST(1'b0),
    .m_axi_port_b_RID(1'd0),
    .m_axi_port_b_RFIFONUM(port_b_RFIFONUM),
    .m_axi_port_b_RUSER(1'd0),
    .m_axi_port_b_RRESP(2'd0),
    .m_axi_port_b_BVALID(1'b0),
    .m_axi_port_b_BREADY(grp_mm_mult_systolic_fu_94_m_axi_port_b_BREADY),
    .m_axi_port_b_BRESP(2'd0),
    .m_axi_port_b_BID(1'd0),
    .m_axi_port_b_BUSER(1'd0),
    .b(b_read_reg_149),
    .m_axi_port_c_AWVALID(grp_mm_mult_systolic_fu_94_m_axi_port_c_AWVALID),
    .m_axi_port_c_AWREADY(port_c_AWREADY),
    .m_axi_port_c_AWADDR(grp_mm_mult_systolic_fu_94_m_axi_port_c_AWADDR),
    .m_axi_port_c_AWID(grp_mm_mult_systolic_fu_94_m_axi_port_c_AWID),
    .m_axi_port_c_AWLEN(grp_mm_mult_systolic_fu_94_m_axi_port_c_AWLEN),
    .m_axi_port_c_AWSIZE(grp_mm_mult_systolic_fu_94_m_axi_port_c_AWSIZE),
    .m_axi_port_c_AWBURST(grp_mm_mult_systolic_fu_94_m_axi_port_c_AWBURST),
    .m_axi_port_c_AWLOCK(grp_mm_mult_systolic_fu_94_m_axi_port_c_AWLOCK),
    .m_axi_port_c_AWCACHE(grp_mm_mult_systolic_fu_94_m_axi_port_c_AWCACHE),
    .m_axi_port_c_AWPROT(grp_mm_mult_systolic_fu_94_m_axi_port_c_AWPROT),
    .m_axi_port_c_AWQOS(grp_mm_mult_systolic_fu_94_m_axi_port_c_AWQOS),
    .m_axi_port_c_AWREGION(grp_mm_mult_systolic_fu_94_m_axi_port_c_AWREGION),
    .m_axi_port_c_AWUSER(grp_mm_mult_systolic_fu_94_m_axi_port_c_AWUSER),
    .m_axi_port_c_WVALID(grp_mm_mult_systolic_fu_94_m_axi_port_c_WVALID),
    .m_axi_port_c_WREADY(port_c_WREADY),
    .m_axi_port_c_WDATA(grp_mm_mult_systolic_fu_94_m_axi_port_c_WDATA),
    .m_axi_port_c_WSTRB(grp_mm_mult_systolic_fu_94_m_axi_port_c_WSTRB),
    .m_axi_port_c_WLAST(grp_mm_mult_systolic_fu_94_m_axi_port_c_WLAST),
    .m_axi_port_c_WID(grp_mm_mult_systolic_fu_94_m_axi_port_c_WID),
    .m_axi_port_c_WUSER(grp_mm_mult_systolic_fu_94_m_axi_port_c_WUSER),
    .m_axi_port_c_ARVALID(grp_mm_mult_systolic_fu_94_m_axi_port_c_ARVALID),
    .m_axi_port_c_ARREADY(1'b0),
    .m_axi_port_c_ARADDR(grp_mm_mult_systolic_fu_94_m_axi_port_c_ARADDR),
    .m_axi_port_c_ARID(grp_mm_mult_systolic_fu_94_m_axi_port_c_ARID),
    .m_axi_port_c_ARLEN(grp_mm_mult_systolic_fu_94_m_axi_port_c_ARLEN),
    .m_axi_port_c_ARSIZE(grp_mm_mult_systolic_fu_94_m_axi_port_c_ARSIZE),
    .m_axi_port_c_ARBURST(grp_mm_mult_systolic_fu_94_m_axi_port_c_ARBURST),
    .m_axi_port_c_ARLOCK(grp_mm_mult_systolic_fu_94_m_axi_port_c_ARLOCK),
    .m_axi_port_c_ARCACHE(grp_mm_mult_systolic_fu_94_m_axi_port_c_ARCACHE),
    .m_axi_port_c_ARPROT(grp_mm_mult_systolic_fu_94_m_axi_port_c_ARPROT),
    .m_axi_port_c_ARQOS(grp_mm_mult_systolic_fu_94_m_axi_port_c_ARQOS),
    .m_axi_port_c_ARREGION(grp_mm_mult_systolic_fu_94_m_axi_port_c_ARREGION),
    .m_axi_port_c_ARUSER(grp_mm_mult_systolic_fu_94_m_axi_port_c_ARUSER),
    .m_axi_port_c_RVALID(1'b0),
    .m_axi_port_c_RREADY(grp_mm_mult_systolic_fu_94_m_axi_port_c_RREADY),
    .m_axi_port_c_RDATA(8'd0),
    .m_axi_port_c_RLAST(1'b0),
    .m_axi_port_c_RID(1'd0),
    .m_axi_port_c_RFIFONUM(11'd0),
    .m_axi_port_c_RUSER(1'd0),
    .m_axi_port_c_RRESP(2'd0),
    .m_axi_port_c_BVALID(port_c_BVALID),
    .m_axi_port_c_BREADY(grp_mm_mult_systolic_fu_94_m_axi_port_c_BREADY),
    .m_axi_port_c_BRESP(2'd0),
    .m_axi_port_c_BID(1'd0),
    .m_axi_port_c_BUSER(1'd0),
    .out_r(out_r_read_reg_144),
    .tn(trunc_ln287_reg_162),
    .out_r_ap_vld(1'b1),
    .ap_start(grp_mm_mult_systolic_fu_94_ap_start),
    .a_ap_vld(1'b1),
    .b_ap_vld(1'b1),
    .tn_ap_vld(1'b1),
    .ap_done(grp_mm_mult_systolic_fu_94_ap_done),
    .ap_ready(grp_mm_mult_systolic_fu_94_ap_ready),
    .ap_idle(grp_mm_mult_systolic_fu_94_ap_idle),
    .ap_continue(grp_mm_mult_systolic_fu_94_ap_continue)
);

tiled_mm_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .a(a),
    .b(b),
    .out_r(out_r),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

tiled_mm_port_a_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_PORT_A_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_PORT_A_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_PORT_A_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_PORT_A_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_PORT_A_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_PORT_A_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_PORT_A_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_PORT_A_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_PORT_A_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_PORT_A_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_PORT_A_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 11 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
port_a_m_axi_U(
    .AWVALID(m_axi_port_a_AWVALID),
    .AWREADY(m_axi_port_a_AWREADY),
    .AWADDR(m_axi_port_a_AWADDR),
    .AWID(m_axi_port_a_AWID),
    .AWLEN(m_axi_port_a_AWLEN),
    .AWSIZE(m_axi_port_a_AWSIZE),
    .AWBURST(m_axi_port_a_AWBURST),
    .AWLOCK(m_axi_port_a_AWLOCK),
    .AWCACHE(m_axi_port_a_AWCACHE),
    .AWPROT(m_axi_port_a_AWPROT),
    .AWQOS(m_axi_port_a_AWQOS),
    .AWREGION(m_axi_port_a_AWREGION),
    .AWUSER(m_axi_port_a_AWUSER),
    .WVALID(m_axi_port_a_WVALID),
    .WREADY(m_axi_port_a_WREADY),
    .WDATA(m_axi_port_a_WDATA),
    .WSTRB(m_axi_port_a_WSTRB),
    .WLAST(m_axi_port_a_WLAST),
    .WID(m_axi_port_a_WID),
    .WUSER(m_axi_port_a_WUSER),
    .ARVALID(m_axi_port_a_ARVALID),
    .ARREADY(m_axi_port_a_ARREADY),
    .ARADDR(m_axi_port_a_ARADDR),
    .ARID(m_axi_port_a_ARID),
    .ARLEN(m_axi_port_a_ARLEN),
    .ARSIZE(m_axi_port_a_ARSIZE),
    .ARBURST(m_axi_port_a_ARBURST),
    .ARLOCK(m_axi_port_a_ARLOCK),
    .ARCACHE(m_axi_port_a_ARCACHE),
    .ARPROT(m_axi_port_a_ARPROT),
    .ARQOS(m_axi_port_a_ARQOS),
    .ARREGION(m_axi_port_a_ARREGION),
    .ARUSER(m_axi_port_a_ARUSER),
    .RVALID(m_axi_port_a_RVALID),
    .RREADY(m_axi_port_a_RREADY),
    .RDATA(m_axi_port_a_RDATA),
    .RLAST(m_axi_port_a_RLAST),
    .RID(m_axi_port_a_RID),
    .RUSER(m_axi_port_a_RUSER),
    .RRESP(m_axi_port_a_RRESP),
    .BVALID(m_axi_port_a_BVALID),
    .BREADY(m_axi_port_a_BREADY),
    .BRESP(m_axi_port_a_BRESP),
    .BID(m_axi_port_a_BID),
    .BUSER(m_axi_port_a_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(port_a_ARVALID),
    .I_ARREADY(port_a_ARREADY),
    .I_ARADDR(grp_mm_mult_systolic_fu_94_m_axi_port_a_ARADDR),
    .I_ARLEN(grp_mm_mult_systolic_fu_94_m_axi_port_a_ARLEN),
    .I_RVALID(port_a_RVALID),
    .I_RREADY(port_a_RREADY),
    .I_RDATA(port_a_RDATA),
    .I_RFIFONUM(port_a_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(port_a_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(port_a_WREADY),
    .I_WDATA(8'd0),
    .I_WSTRB(1'd0),
    .I_BVALID(port_a_BVALID),
    .I_BREADY(1'b0)
);

tiled_mm_port_b_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_PORT_B_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_PORT_B_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_PORT_B_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_PORT_B_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_PORT_B_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_PORT_B_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_PORT_B_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_PORT_B_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_PORT_B_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_PORT_B_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_PORT_B_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 11 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
port_b_m_axi_U(
    .AWVALID(m_axi_port_b_AWVALID),
    .AWREADY(m_axi_port_b_AWREADY),
    .AWADDR(m_axi_port_b_AWADDR),
    .AWID(m_axi_port_b_AWID),
    .AWLEN(m_axi_port_b_AWLEN),
    .AWSIZE(m_axi_port_b_AWSIZE),
    .AWBURST(m_axi_port_b_AWBURST),
    .AWLOCK(m_axi_port_b_AWLOCK),
    .AWCACHE(m_axi_port_b_AWCACHE),
    .AWPROT(m_axi_port_b_AWPROT),
    .AWQOS(m_axi_port_b_AWQOS),
    .AWREGION(m_axi_port_b_AWREGION),
    .AWUSER(m_axi_port_b_AWUSER),
    .WVALID(m_axi_port_b_WVALID),
    .WREADY(m_axi_port_b_WREADY),
    .WDATA(m_axi_port_b_WDATA),
    .WSTRB(m_axi_port_b_WSTRB),
    .WLAST(m_axi_port_b_WLAST),
    .WID(m_axi_port_b_WID),
    .WUSER(m_axi_port_b_WUSER),
    .ARVALID(m_axi_port_b_ARVALID),
    .ARREADY(m_axi_port_b_ARREADY),
    .ARADDR(m_axi_port_b_ARADDR),
    .ARID(m_axi_port_b_ARID),
    .ARLEN(m_axi_port_b_ARLEN),
    .ARSIZE(m_axi_port_b_ARSIZE),
    .ARBURST(m_axi_port_b_ARBURST),
    .ARLOCK(m_axi_port_b_ARLOCK),
    .ARCACHE(m_axi_port_b_ARCACHE),
    .ARPROT(m_axi_port_b_ARPROT),
    .ARQOS(m_axi_port_b_ARQOS),
    .ARREGION(m_axi_port_b_ARREGION),
    .ARUSER(m_axi_port_b_ARUSER),
    .RVALID(m_axi_port_b_RVALID),
    .RREADY(m_axi_port_b_RREADY),
    .RDATA(m_axi_port_b_RDATA),
    .RLAST(m_axi_port_b_RLAST),
    .RID(m_axi_port_b_RID),
    .RUSER(m_axi_port_b_RUSER),
    .RRESP(m_axi_port_b_RRESP),
    .BVALID(m_axi_port_b_BVALID),
    .BREADY(m_axi_port_b_BREADY),
    .BRESP(m_axi_port_b_BRESP),
    .BID(m_axi_port_b_BID),
    .BUSER(m_axi_port_b_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(port_b_ARVALID),
    .I_ARREADY(port_b_ARREADY),
    .I_ARADDR(grp_mm_mult_systolic_fu_94_m_axi_port_b_ARADDR),
    .I_ARLEN(grp_mm_mult_systolic_fu_94_m_axi_port_b_ARLEN),
    .I_RVALID(port_b_RVALID),
    .I_RREADY(port_b_RREADY),
    .I_RDATA(port_b_RDATA),
    .I_RFIFONUM(port_b_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(port_b_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(port_b_WREADY),
    .I_WDATA(8'd0),
    .I_WSTRB(1'd0),
    .I_BVALID(port_b_BVALID),
    .I_BREADY(1'b0)
);

tiled_mm_port_c_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 4 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_PORT_C_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_PORT_C_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_PORT_C_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_PORT_C_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_PORT_C_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_PORT_C_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_PORT_C_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_PORT_C_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_PORT_C_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_PORT_C_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_PORT_C_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 11 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
port_c_m_axi_U(
    .AWVALID(m_axi_port_c_AWVALID),
    .AWREADY(m_axi_port_c_AWREADY),
    .AWADDR(m_axi_port_c_AWADDR),
    .AWID(m_axi_port_c_AWID),
    .AWLEN(m_axi_port_c_AWLEN),
    .AWSIZE(m_axi_port_c_AWSIZE),
    .AWBURST(m_axi_port_c_AWBURST),
    .AWLOCK(m_axi_port_c_AWLOCK),
    .AWCACHE(m_axi_port_c_AWCACHE),
    .AWPROT(m_axi_port_c_AWPROT),
    .AWQOS(m_axi_port_c_AWQOS),
    .AWREGION(m_axi_port_c_AWREGION),
    .AWUSER(m_axi_port_c_AWUSER),
    .WVALID(m_axi_port_c_WVALID),
    .WREADY(m_axi_port_c_WREADY),
    .WDATA(m_axi_port_c_WDATA),
    .WSTRB(m_axi_port_c_WSTRB),
    .WLAST(m_axi_port_c_WLAST),
    .WID(m_axi_port_c_WID),
    .WUSER(m_axi_port_c_WUSER),
    .ARVALID(m_axi_port_c_ARVALID),
    .ARREADY(m_axi_port_c_ARREADY),
    .ARADDR(m_axi_port_c_ARADDR),
    .ARID(m_axi_port_c_ARID),
    .ARLEN(m_axi_port_c_ARLEN),
    .ARSIZE(m_axi_port_c_ARSIZE),
    .ARBURST(m_axi_port_c_ARBURST),
    .ARLOCK(m_axi_port_c_ARLOCK),
    .ARCACHE(m_axi_port_c_ARCACHE),
    .ARPROT(m_axi_port_c_ARPROT),
    .ARQOS(m_axi_port_c_ARQOS),
    .ARREGION(m_axi_port_c_ARREGION),
    .ARUSER(m_axi_port_c_ARUSER),
    .RVALID(m_axi_port_c_RVALID),
    .RREADY(m_axi_port_c_RREADY),
    .RDATA(m_axi_port_c_RDATA),
    .RLAST(m_axi_port_c_RLAST),
    .RID(m_axi_port_c_RID),
    .RUSER(m_axi_port_c_RUSER),
    .RRESP(m_axi_port_c_RRESP),
    .BVALID(m_axi_port_c_BVALID),
    .BREADY(m_axi_port_c_BREADY),
    .BRESP(m_axi_port_c_BRESP),
    .BID(m_axi_port_c_BID),
    .BUSER(m_axi_port_c_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(port_c_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(port_c_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(port_c_RDATA),
    .I_RFIFONUM(port_c_RFIFONUM),
    .I_AWVALID(port_c_AWVALID),
    .I_AWREADY(port_c_AWREADY),
    .I_AWADDR(grp_mm_mult_systolic_fu_94_m_axi_port_c_AWADDR),
    .I_AWLEN(grp_mm_mult_systolic_fu_94_m_axi_port_c_AWLEN),
    .I_WVALID(port_c_WVALID),
    .I_WREADY(port_c_WREADY),
    .I_WDATA(grp_mm_mult_systolic_fu_94_m_axi_port_c_WDATA),
    .I_WSTRB(grp_mm_mult_systolic_fu_94_m_axi_port_c_WSTRB),
    .I_BVALID(port_c_BVALID),
    .I_BREADY(port_c_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_mm_mult_systolic_fu_94_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_sync_reg_grp_mm_mult_systolic_fu_94_ap_done <= 1'b0;
        end else if ((grp_mm_mult_systolic_fu_94_ap_done == 1'b1)) begin
            ap_sync_reg_grp_mm_mult_systolic_fu_94_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_grp_mm_mult_systolic_fu_94_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_sync_reg_grp_mm_mult_systolic_fu_94_ap_ready <= 1'b0;
        end else if ((grp_mm_mult_systolic_fu_94_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_mm_mult_systolic_fu_94_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_mm_mult_systolic_fu_94_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) | ((ap_sync_grp_mm_mult_systolic_fu_94_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state4)))) begin
            grp_mm_mult_systolic_fu_94_ap_start_reg <= 1'b1;
        end else if ((grp_mm_mult_systolic_fu_94_ap_ready == 1'b1)) begin
            grp_mm_mult_systolic_fu_94_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tn_fu_72 <= 4'd0;
    end else if (((icmp_ln287_fu_116_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tn_fu_72 <= add_ln287_fu_122_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        a_read_reg_154 <= a;
        b_read_reg_149 <= b;
        out_r_read_reg_144 <= out_r;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln287_reg_162 <= trunc_ln287_fu_128_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln287_fu_116_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln287_fu_116_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
        grp_mm_mult_systolic_fu_94_ap_continue = 1'b1;
    end else begin
        grp_mm_mult_systolic_fu_94_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        port_a_ARVALID = grp_mm_mult_systolic_fu_94_m_axi_port_a_ARVALID;
    end else begin
        port_a_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        port_a_RREADY = grp_mm_mult_systolic_fu_94_m_axi_port_a_RREADY;
    end else begin
        port_a_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        port_b_ARVALID = grp_mm_mult_systolic_fu_94_m_axi_port_b_ARVALID;
    end else begin
        port_b_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        port_b_RREADY = grp_mm_mult_systolic_fu_94_m_axi_port_b_RREADY;
    end else begin
        port_b_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        port_c_AWVALID = grp_mm_mult_systolic_fu_94_m_axi_port_c_AWVALID;
    end else begin
        port_c_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        port_c_BREADY = grp_mm_mult_systolic_fu_94_m_axi_port_c_BREADY;
    end else begin
        port_c_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        port_c_WVALID = grp_mm_mult_systolic_fu_94_m_axi_port_c_WVALID;
    end else begin
        port_c_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln287_fu_116_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln287_fu_122_p2 = (tn_fu_72 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state4_on_subcall_done = ((ap_sync_grp_mm_mult_systolic_fu_94_ap_ready & ap_sync_grp_mm_mult_systolic_fu_94_ap_done) == 1'b0);
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_grp_mm_mult_systolic_fu_94_ap_done = (grp_mm_mult_systolic_fu_94_ap_done | ap_sync_reg_grp_mm_mult_systolic_fu_94_ap_done);

assign ap_sync_grp_mm_mult_systolic_fu_94_ap_ready = (grp_mm_mult_systolic_fu_94_ap_ready | ap_sync_reg_grp_mm_mult_systolic_fu_94_ap_ready);

assign grp_mm_mult_systolic_fu_94_ap_start = grp_mm_mult_systolic_fu_94_ap_start_reg;

assign icmp_ln287_fu_116_p2 = ((tn_fu_72 == 4'd8) ? 1'b1 : 1'b0);

assign trunc_ln287_fu_128_p1 = tn_fu_72[2:0];


reg find_df_deadlock = 0;
// synthesis translate_off
`include "tiled_mm_hls_deadlock_detector.vh"
// synthesis translate_on

endmodule //tiled_mm

