

================================================================
== Vivado HLS Report for 'invertf'
================================================================
* Date:           Sat May 15 17:08:38 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        imageprosseing
* Solution:       invertpipe
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20003|  20003|  20003|  20003|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-------+-------+----------+-----------+-----------+-------+----------+
        |           |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- row_col  |  20001|  20001|         4|          2|          2|  10000|    yes   |
        +-----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %ai) nounwind, !map !64"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %bi) nounwind, !map !68"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @invertf_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [imageprosseing/imgpro.c:324]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.86>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i14 [ 0, %0 ], [ %add_ln324, %col ]" [imageprosseing/imgpro.c:324]   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %select_ln328_1, %col ]" [imageprosseing/imgpro.c:328]   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %0 ], [ %j, %col ]"   --->   Operation 13 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.20ns)   --->   "%icmp_ln324 = icmp eq i14 %indvar_flatten, -6384" [imageprosseing/imgpro.c:324]   --->   Operation 14 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.81ns)   --->   "%add_ln324 = add i14 %indvar_flatten, 1" [imageprosseing/imgpro.c:324]   --->   Operation 15 'add' 'add_ln324' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln324, label %2, label %col" [imageprosseing/imgpro.c:324]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, 1" [imageprosseing/imgpro.c:324]   --->   Operation 17 'add' 'i' <Predicate = (!icmp_ln324)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.48ns)   --->   "%icmp_ln326 = icmp eq i7 %j_0, -28" [imageprosseing/imgpro.c:326]   --->   Operation 18 'icmp' 'icmp_ln326' <Predicate = (!icmp_ln324)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.99ns)   --->   "%select_ln328 = select i1 %icmp_ln326, i7 0, i7 %j_0" [imageprosseing/imgpro.c:328]   --->   Operation 19 'select' 'select_ln328' <Predicate = (!icmp_ln324)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.99ns)   --->   "%select_ln328_1 = select i1 %icmp_ln326, i7 %i, i7 %i_0" [imageprosseing/imgpro.c:328]   --->   Operation 20 'select' 'select_ln328_1' <Predicate = (!icmp_ln324)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.63>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i7 %select_ln328_1 to i14" [imageprosseing/imgpro.c:328]   --->   Operation 21 'zext' 'zext_ln328' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (3.36ns) (grouped into DSP with root node add_ln328)   --->   "%mul_ln328 = mul i14 %zext_ln328, 100" [imageprosseing/imgpro.c:328]   --->   Operation 22 'mul' 'mul_ln328' <Predicate = (!icmp_ln324)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln328_1 = zext i7 %select_ln328 to i14" [imageprosseing/imgpro.c:328]   --->   Operation 23 'zext' 'zext_ln328_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln328 = add i14 %mul_ln328, %zext_ln328_1" [imageprosseing/imgpro.c:328]   --->   Operation 24 'add' 'add_ln328' <Predicate = (!icmp_ln324)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln328_2 = zext i14 %add_ln328 to i64" [imageprosseing/imgpro.c:328]   --->   Operation 25 'zext' 'zext_ln328_2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ai_addr = getelementptr [10000 x i32]* %ai, i64 0, i64 %zext_ln328_2" [imageprosseing/imgpro.c:328]   --->   Operation 26 'getelementptr' 'ai_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (3.25ns)   --->   "%ai_load = load i32* %ai_addr, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 27 'load' 'ai_load' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 28 [1/1] (1.87ns)   --->   "%j = add i7 %select_ln328, 1" [imageprosseing/imgpro.c:326]   --->   Operation 28 'add' 'j' <Predicate = (!icmp_ln324)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 29 [1/2] (3.25ns)   --->   "%ai_load = load i32* %ai_addr, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 29 'load' 'ai_load' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @row_col_str)"   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000) nounwind"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [imageprosseing/imgpro.c:327]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [imageprosseing/imgpro.c:327]   --->   Operation 33 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str8) nounwind" [imageprosseing/imgpro.c:328]   --->   Operation 34 'specpipeline' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%bi_addr = getelementptr [10000 x i32]* %bi, i64 0, i64 %zext_ln328_2" [imageprosseing/imgpro.c:328]   --->   Operation 35 'getelementptr' 'bi_addr' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (2.55ns)   --->   "%sub_ln328 = sub nsw i32 255, %ai_load" [imageprosseing/imgpro.c:328]   --->   Operation 36 'sub' 'sub_ln328' <Predicate = (!icmp_ln324)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (3.25ns)   --->   "store i32 %sub_ln328, i32* %bi_addr, align 4" [imageprosseing/imgpro.c:328]   --->   Operation 37 'store' <Predicate = (!icmp_ln324)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_1) nounwind" [imageprosseing/imgpro.c:330]   --->   Operation 38 'specregionend' 'empty_2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 39 'br' <Predicate = (!icmp_ln324)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [imageprosseing/imgpro.c:344]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', imageprosseing/imgpro.c:324) with incoming values : ('add_ln324', imageprosseing/imgpro.c:324) [8]  (1.77 ns)

 <State 2>: 2.86ns
The critical path consists of the following:
	'phi' operation ('i_0', imageprosseing/imgpro.c:328) with incoming values : ('select_ln328_1', imageprosseing/imgpro.c:328) [9]  (0 ns)
	'add' operation ('i', imageprosseing/imgpro.c:324) [15]  (1.87 ns)
	'select' operation ('select_ln328_1', imageprosseing/imgpro.c:328) [20]  (0.993 ns)

 <State 3>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[27] ('mul_ln328', imageprosseing/imgpro.c:328) [22]  (3.36 ns)
	'add' operation of DSP[27] ('add_ln328', imageprosseing/imgpro.c:328) [27]  (3.02 ns)
	'getelementptr' operation ('ai_addr', imageprosseing/imgpro.c:328) [29]  (0 ns)
	'load' operation ('ai_load', imageprosseing/imgpro.c:328) on array 'ai' [31]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('ai_load', imageprosseing/imgpro.c:328) on array 'ai' [31]  (3.25 ns)

 <State 5>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln328', imageprosseing/imgpro.c:328) [32]  (2.55 ns)
	'store' operation ('store_ln328', imageprosseing/imgpro.c:328) of variable 'sub_ln328', imageprosseing/imgpro.c:328 on array 'bi' [33]  (3.25 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
