%table generated from Verilog-A input
\index{DIODE level 200!device output variables}
\begin{DeviceParamTableGenerated}{Diode level 200 Output Variables}{D_200_OutputVars}
vak & Voltage between anode and cathode &   V & none \\ \hline
cj & Total source junction capacitance &   F & none \\ \hline
cjbot & Junction capacitance (bottom component) &   F & none \\ \hline
cjgat & Junction capacitance (gate-edge component) &   F & none \\ \hline
cjsti & Junction capacitance (STI-edge component) &   F & none \\ \hline
ij & Total source junction current &   A & none \\ \hline
ijbot & Junction current (bottom component) &   A & none \\ \hline
ijgat & Junction current (gate-edge component) &   A & none \\ \hline
ijsti & Junction current (STI-edge component) &   A & none \\ \hline
si & Total junction current noise spectral density &   A$^{2}$/Hz & none \\ \hline
idsatsbot & Total bottom saturation current &   A & none \\ \hline
idsatssti & Total STI-edge saturation current &   A & none \\ \hline
idsatsgat & Total gate-edge saturation current &   A & none \\ \hline
cjosbot & Total bottom capacity &   F & none \\ \hline
cjossti & Total STI-edge capacity &   F & none \\ \hline
cjosgat & Total gate-edge capacity &   F & none \\ \hline
vbisbot & built-in voltage of the bottom junction &   V & none \\ \hline
vbissti & built-in voltage of the STI-edge junction &   V & none \\ \hline
vbisgat & built-in voltage of the gate-edge junction &   V & none \\ \hline
\end{DeviceParamTableGenerated}
