
---------- Begin Simulation Statistics ----------
final_tick                               1023901343000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73114                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701928                       # Number of bytes of host memory used
host_op_rate                                    73354                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15121.93                       # Real time elapsed on the host
host_tick_rate                               67709689                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105625687                       # Number of instructions simulated
sim_ops                                    1109251071                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.023901                       # Number of seconds simulated
sim_ticks                                1023901343000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.532102                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143131314                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           167342214                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12834976                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        229094576                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22052088                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22204304                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          152216                       # Number of indirect misses.
system.cpu0.branchPred.lookups              293695402                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863000                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811471                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8499947                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260650342                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35153227                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441425                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      131989557                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050590872                       # Number of instructions committed
system.cpu0.commit.committedOps            1052404877                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1831005666                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.574769                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.394783                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1340576567     73.22%     73.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    292094857     15.95%     89.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68841774      3.76%     92.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62326589      3.40%     96.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19820739      1.08%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3446122      0.19%     97.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3313214      0.18%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5432577      0.30%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35153227      1.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1831005666                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20855717                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015788003                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326195270                       # Number of loads committed
system.cpu0.commit.membars                    3625367                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625376      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583808877     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328006729     31.17%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127122406     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052404877                       # Class of committed instruction
system.cpu0.commit.refs                     455129170                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050590872                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052404877                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.946574                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.946574                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            288938820                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4343415                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           141528208                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1208897745                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               709943460                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                838799102                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8512242                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15356996                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6815839                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  293695402                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                210066573                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1134910857                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4840314                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          163                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1239857891                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          138                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25694588                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.143613                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         705250965                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         165183402                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.606272                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1853009463                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.672170                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.909862                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               970616618     52.38%     52.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               651820760     35.18%     87.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               139234532      7.51%     95.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67799764      3.66%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11906417      0.64%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7593110      0.41%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2116631      0.11%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816512      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  105119      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1853009463                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      192043080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8596748                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               275878837                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.563370                       # Inst execution rate
system.cpu0.iew.exec_refs                   514378769                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 143058453                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              246985984                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            378866825                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3570329                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3472146                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           147980651                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1184383192                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            371320316                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5542163                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1152120335                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1939092                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2826391                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8512242                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6874353                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        80769                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20835175                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        40048                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12356                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7318216                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     52671555                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     19046751                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12356                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1150711                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7446037                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                488780292                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1139671775                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.849346                       # average fanout of values written-back
system.cpu0.iew.wb_producers                415143734                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.557282                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1139798111                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1406013145                       # number of integer regfile reads
system.cpu0.int_regfile_writes              728840626                       # number of integer regfile writes
system.cpu0.ipc                              0.513723                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.513723                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626876      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            627647649     54.22%     54.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035275      0.69%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811567      0.16%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           374890226     32.38%     87.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          141650839     12.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1157662499                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2105193                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001818                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 370170     17.58%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1537423     73.03%     90.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               197597      9.39%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1156140746                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4170537984                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1139671709                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1316372800                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1173679658                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1157662499                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10703534                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      131978311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            98468                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5262109                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     43987641                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1853009463                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.624747                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.819600                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1013755533     54.71%     54.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          584699760     31.55%     86.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          206581148     11.15%     97.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37171671      2.01%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7109158      0.38%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2753149      0.15%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             595810      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             237679      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             105555      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1853009463                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.566080                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         25166612                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4749174                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           378866825                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          147980651                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1521                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2045052543                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2751179                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              265046446                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670520929                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10096230                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               720260998                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6531429                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                21982                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1459649385                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1196796497                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          770036458                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                833614454                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7346474                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8512242                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             25234811                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                99515524                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1459649329                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        340512                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4749                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22023434                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4749                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2980227737                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2390810265                       # The number of ROB writes
system.cpu0.timesIdled                       21786359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1477                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.436970                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9377609                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9825971                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1844917                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18405932                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            302142                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         418089                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          115947                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20014239                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4681                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1082255                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12194198                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1217578                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434275                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21412612                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55034815                       # Number of instructions committed
system.cpu1.commit.committedOps              56846194                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    309073837                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.183924                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.843013                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    285642842     92.42%     92.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11544142      3.74%     96.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3732376      1.21%     97.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3744934      1.21%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1025590      0.33%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       353424      0.11%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1698263      0.55%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       114688      0.04%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1217578      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    309073837                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              501178                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52932875                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16119239                       # Number of loads committed
system.cpu1.commit.membars                    3622520                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622520      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        31983077     56.26%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17930437     31.54%     94.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3310019      5.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56846194                       # Class of committed instruction
system.cpu1.commit.refs                      21240468                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55034815                       # Number of Instructions Simulated
system.cpu1.committedOps                     56846194                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.685702                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.685702                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            268779821                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               768552                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8489529                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              85528956                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10345180                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27565836                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1082737                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1085680                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4726584                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20014239                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9005024                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    300420370                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                81907                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      98668808                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           52                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3690812                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.063961                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10234310                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9679751                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.315325                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         312500158                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.328465                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.840970                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               255484448     81.75%     81.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                29859531      9.56%     91.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16365197      5.24%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6456414      2.07%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1885201      0.60%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1556587      0.50%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  889900      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      95      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2785      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           312500158                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         411374                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1143065                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14660461                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.204419                       # Inst execution rate
system.cpu1.iew.exec_refs                    22381895                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5201707                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              234951007                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22326224                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2719788                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2064620                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7106798                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78252943                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17180188                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           741951                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63965126                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1737177                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1193821                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1082737                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4788874                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        16462                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          261074                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7189                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          495                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1490                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6206985                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1985569                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           495                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       196362                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        946703                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37258358                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63589035                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.850840                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31700898                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.203217                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63605893                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79915466                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42208903                       # number of integer regfile writes
system.cpu1.ipc                              0.175880                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175880                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622637      5.60%      5.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38564097     59.60%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19117510     29.54%     94.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3402686      5.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64707077                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1911714                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029544                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 314968     16.48%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1435522     75.09%     91.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               161221      8.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              62996139                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         443924638                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63589023                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         99660087                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70094749                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64707077                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8158194                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21406748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            98639                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2723919                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14342404                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    312500158                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.207063                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.667668                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          272556814     87.22%     87.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26593233      8.51%     95.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7024856      2.25%     97.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2940627      0.94%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2450852      0.78%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             382443      0.12%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             373475      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             137086      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              40772      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      312500158                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.206790                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16052738                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1918032                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22326224                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7106798                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    110                       # number of misc regfile reads
system.cpu1.numCycles                       312911532                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1734883249                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              252007520                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             37968156                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10541021                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12705956                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1150186                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10027                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            101498945                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82492891                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55469938                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28301817                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5165369                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1082737                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             18374542                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17501782                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       101498933                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27586                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               659                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22485143                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           668                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   386114753                       # The number of ROB reads
system.cpu1.rob.rob_writes                  159947954                       # The number of ROB writes
system.cpu1.timesIdled                          14220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6868130                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 1271                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             6884164                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                229490                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8906049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17747386                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       173972                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        88347                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64251352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4897389                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128484463                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4985736                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6706564                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2854108                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5987133                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              382                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            280                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2198724                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2198715                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6706564                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           195                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26652665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26652665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    752600768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               752600768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              557                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8906145                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8906145    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8906145                       # Request fanout histogram
system.membus.respLayer1.occupancy        46104333821                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         31430517776                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    229265416.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   347442658.737009                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        66500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    889928000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1022525750500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1375592500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    181797124                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       181797124                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    181797124                       # number of overall hits
system.cpu0.icache.overall_hits::total      181797124                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28269449                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28269449                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28269449                       # number of overall misses
system.cpu0.icache.overall_misses::total     28269449                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 393116407492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 393116407492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 393116407492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 393116407492                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    210066573                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    210066573                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    210066573                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    210066573                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.134574                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.134574                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.134574                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.134574                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13906.051281                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13906.051281                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13906.051281                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13906.051281                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2029                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    35.596491                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26448026                       # number of writebacks
system.cpu0.icache.writebacks::total         26448026                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1821389                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1821389                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1821389                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1821389                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26448060                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26448060                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26448060                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26448060                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 349770427494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 349770427494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 349770427494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 349770427494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125903                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125903                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125903                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125903                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13224.804674                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13224.804674                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13224.804674                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13224.804674                       # average overall mshr miss latency
system.cpu0.icache.replacements              26448026                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    181797124                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      181797124                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28269449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28269449                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 393116407492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 393116407492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    210066573                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    210066573                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.134574                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.134574                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13906.051281                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13906.051281                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1821389                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1821389                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26448060                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26448060                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 349770427494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 349770427494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125903                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125903                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13224.804674                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13224.804674                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999960                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          208244972                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26448026                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.873743                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999960                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        446581204                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       446581204                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    420165943                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       420165943                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    420165943                       # number of overall hits
system.cpu0.dcache.overall_hits::total      420165943                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49839995                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49839995                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49839995                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49839995                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1055025852201                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1055025852201                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1055025852201                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1055025852201                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    470005938                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    470005938                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    470005938                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    470005938                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.106041                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.106041                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.106041                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.106041                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21168.257585                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21168.257585                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21168.257585                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21168.257585                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3704024                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       120937                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            99525                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1439                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    37.217021                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.042391                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35975111                       # number of writebacks
system.cpu0.dcache.writebacks::total         35975111                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14615088                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14615088                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14615088                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14615088                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35224907                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35224907                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35224907                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35224907                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 600343919173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 600343919173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 600343919173                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 600343919173                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074946                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074946                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074946                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074946                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17043.165484                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17043.165484                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17043.165484                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17043.165484                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35975111                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    303879511                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      303879511                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39007099                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39007099                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 711657759000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 711657759000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    342886610                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    342886610                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113761                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113761                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18244.313913                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18244.313913                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8466556                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8466556                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30540543                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30540543                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 457569209500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 457569209500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089069                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089069                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14982.353441                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14982.353441                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116286432                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116286432                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10832896                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10832896                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 343368093201                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 343368093201                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127119328                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127119328                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.085218                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.085218                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31696.795871                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31696.795871                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6148532                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6148532                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4684364                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4684364                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 142774709673                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 142774709673                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036850                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036850                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30478.995585                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30478.995585                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1743                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1414                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1414                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    116279500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    116279500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.447894                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.447894                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 82234.441301                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 82234.441301                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1398                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1398                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1285500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1285500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005068                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005068                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 80343.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80343.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2954                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2954                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       605500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       605500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3101                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3101                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.047404                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047404                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4119.047619                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4119.047619                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       459500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       459500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.047404                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.047404                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3125.850340                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3125.850340                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051776                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051776                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759695                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759695                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  63192421000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  63192421000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811471                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811471                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419380                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419380                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 83181.304339                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 83181.304339                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759695                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759695                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  62432726000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  62432726000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419380                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419380                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 82181.304339                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 82181.304339                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987921                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          457206245                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35984298                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.705715                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987921                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999623                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999623                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        979631664                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       979631664                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26167909                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33973819                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               15454                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              517317                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60674499                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26167909                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33973819                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              15454                       # number of overall hits
system.l2.overall_hits::.cpu1.data             517317                       # number of overall hits
system.l2.overall_hits::total                60674499                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            280150                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1999677                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2526                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1274474                       # number of demand (read+write) misses
system.l2.demand_misses::total                3556827                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           280150                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1999677                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2526                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1274474                       # number of overall misses
system.l2.overall_misses::total               3556827                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  23010286000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 186345259499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    244422000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 129809919496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     339409886995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  23010286000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 186345259499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    244422000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 129809919496                       # number of overall miss cycles
system.l2.overall_miss_latency::total    339409886995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26448059                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35973496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           17980                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1791791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64231326                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26448059                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35973496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          17980                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1791791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64231326                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.010592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.055588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.140489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.711285                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055375                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.010592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.055588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.140489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.711285                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055375                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82135.591647                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93187.679560                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96762.470309                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101853.721218                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95424.907367                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82135.591647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93187.679560                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96762.470309                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101853.721218                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95424.907367                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 36                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             36                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4556756                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2854108                       # number of writebacks
system.l2.writebacks::total                   2854108                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            175                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         172405                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          82084                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              254751                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           175                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        172405                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         82084                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             254751                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       279975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1827272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1192390                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3302076                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       279975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1827272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1192390                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5838786                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9140862                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  20199984002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 155879523499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    214746500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 111182357999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 287476612000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  20199984002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 155879523499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    214746500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 111182357999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 458587243344                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 746063855344                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.010586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.050795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.135651                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.665474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051409                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.010586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.050795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.135651                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.665474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.142312                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72149.241904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85307.235868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88046.945469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93243.282818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87059.356599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72149.241904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85307.235868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88046.945469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93243.282818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78541.539858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81618.544875                       # average overall mshr miss latency
system.l2.replacements                       13579275                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8766138                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8766138                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8766138                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8766138                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55295872                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55295872                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55295872                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55295872                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5838786                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5838786                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 458587243344                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 458587243344                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78541.539858                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78541.539858                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   18                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            95                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 97                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1300500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1330000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              115                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.879630                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.285714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.843478                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 13689.473684                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        14750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13711.340206                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1913500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        39000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1952500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.879630                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.843478                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20142.105263                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20128.865979                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       326500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       326500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20406.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20406.250000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4139275                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           210640                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4349915                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1294087                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1028756                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2322843                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 124077349500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 104797000498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  228874349998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5433362                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1239396                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6672758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.238174                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.830046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.348108                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95880.222504                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101867.693115                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98531.992906                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        86616                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        39138                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           125754                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1207471                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       989618                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2197089                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 105522524500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  91702763000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 197225287500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.222233                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.798468                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.329263                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87391.353084                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92664.809048                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89766.635535                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26167909                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         15454                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26183363                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       280150                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2526                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           282676                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  23010286000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    244422000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  23254708000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26448059                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        17980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26466039                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.010592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.140489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82135.591647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96762.470309                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82266.297811                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          175                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           87                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           262                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       279975                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       282414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  20199984002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    214746500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  20414730502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.010586                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.135651                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010671                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72149.241904                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88046.945469                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72286.538564                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29834544                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       306677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          30141221                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       705590                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       245718                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          951308                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  62267909999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  25012918998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  87280828997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30540134                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       552395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31092529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.444823                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.030596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88249.422468                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101795.224599                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91748.234007                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        85789                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        42946                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       128735                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       619801                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       202772                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       822573                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  50356998999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  19479594999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  69836593998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.367078                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026456                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81247.043808                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96066.493397                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84900.177854                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          420                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           21                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               441                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          361                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             387                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10554000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       600500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11154500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          781                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           47                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           828                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.462228                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.553191                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.467391                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 29235.457064                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 23096.153846                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28822.997416                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          188                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           15                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          203                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          173                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          184                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3559989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       219500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3779489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.221511                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.234043                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20577.971098                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19954.545455                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20540.701087                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999929                       # Cycle average of tags in use
system.l2.tags.total_refs                   133642116                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13579908                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.841165                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.131968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.803650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.403369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.104138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.548325                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.408312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.059432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.178178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.336693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1039934412                       # Number of tag accesses
system.l2.tags.data_accesses               1039934412                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      17918400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     117097984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        156096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      76348800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    358416576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          569937856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     17918400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       156096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18074496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    182662912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       182662912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         279975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1829656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1192950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5600259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8905279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2854108                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2854108                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17500124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        114364518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           152452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         74566559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    350049913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             556633566                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17500124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       152452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17652576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      178398938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178398938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      178398938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17500124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       114364518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          152452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        74566559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    350049913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            735032504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2773887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    279975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1734255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1171711.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5583072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006337134750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       170394                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       170394                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17246108                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2612651                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8905279                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2854108                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8905279                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2854108                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 133827                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 80221                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            390982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            399712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            418383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            646867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            851065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            777166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            592725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            625031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            730099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            613203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           512912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           441983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           517120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           401042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           428825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           424337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            135301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            129032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            120405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            192223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            215493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            213265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            223891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           175441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           157058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           181691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           140527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           139427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146892                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 268404966308                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43857260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            432869691308                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30599.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49349.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6747747                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1641806                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8905279                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2854108                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2021303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1812322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1899314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1092987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  866430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  615034                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  163840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  122164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   86801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   32302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  24482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   9409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  59022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 118804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 159971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 176299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 181387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 183676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 184286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 184678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 186828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 184372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 182013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 178775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 175367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 173550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 174562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3155752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    234.143337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.185757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.324423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       923957     29.28%     29.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1456714     46.16%     75.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       233393      7.40%     82.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       212560      6.74%     89.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        90483      2.87%     92.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        43108      1.37%     93.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        40028      1.27%     95.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26459      0.84%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       129050      4.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3155752                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       170394                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.477000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     46.133392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    277.836411                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       170389    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        170394                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       170394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.279106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.260516                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.816931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           149736     87.88%     87.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2550      1.50%     89.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12107      7.11%     96.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4069      2.39%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1340      0.79%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              401      0.24%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              136      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               40      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        170394                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              561372928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8564928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               177527168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               569937856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            182662912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       548.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       173.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    556.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1023901311500                       # Total gap between requests
system.mem_ctrls.avgGap                      87070.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     17918400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    110992320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       156096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     74989504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    357316608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    177527168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17500123.544617716223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 108401381.401450127363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 152452.187964363286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 73238993.690820857882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 348975621.960874855518                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 173383079.545389384031                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       279975                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1829656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1192950                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5600259                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2854108                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   8650446775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  80806942704                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    111968055                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  61654073022                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 281646260752                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24487566364045                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30897.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44165.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45907.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51682.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50291.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8579761.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11012086260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5853047475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29056379940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7311831480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     80825774640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     186847507080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     235832846880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       556739473755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.743279                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 611160660883                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34190260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 378550422117                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11520047280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6123031365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         33571787340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7167728160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     80825774640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     314406073140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     128415107040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       582029548965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        568.442998                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 330641588948                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34190260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 659069494052                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10082675447.674419                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46822601717.262428                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        77500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 348124631000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   156791254500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 867110088500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8984624                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8984624                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8984624                       # number of overall hits
system.cpu1.icache.overall_hits::total        8984624                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20400                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20400                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20400                       # number of overall misses
system.cpu1.icache.overall_misses::total        20400                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    521483500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    521483500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    521483500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    521483500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9005024                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9005024                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9005024                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9005024                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002265                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002265                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002265                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002265                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25562.916667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25562.916667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25562.916667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25562.916667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           95                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    23.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        17948                       # number of writebacks
system.cpu1.icache.writebacks::total            17948                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2420                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2420                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2420                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2420                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        17980                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        17980                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        17980                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        17980                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    446728500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    446728500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    446728500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    446728500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001997                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001997                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001997                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001997                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24845.856507                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24845.856507                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24845.856507                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24845.856507                       # average overall mshr miss latency
system.cpu1.icache.replacements                 17948                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8984624                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8984624                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20400                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20400                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    521483500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    521483500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9005024                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9005024                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002265                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002265                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25562.916667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25562.916667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2420                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2420                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        17980                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        17980                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    446728500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    446728500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001997                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001997                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24845.856507                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24845.856507                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.191207                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8658934                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            17948                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           482.445621                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        335546000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.191207                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974725                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974725                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18028028                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18028028                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16119202                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16119202                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16119202                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16119202                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4052686                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4052686                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4052686                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4052686                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 245797464867                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 245797464867                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 245797464867                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 245797464867                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20171888                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20171888                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20171888                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20171888                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200908                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200908                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200908                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200908                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 60650.508050                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60650.508050                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 60650.508050                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 60650.508050                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       838755                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        64012                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            18312                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            639                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.803571                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   100.175274                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1791069                       # number of writebacks
system.cpu1.dcache.writebacks::total          1791069                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2959231                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2959231                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2959231                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2959231                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1093455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1093455                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1093455                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1093455                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  77053380010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  77053380010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  77053380010                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  77053380010                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054207                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054207                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054207                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054207                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70467.810756                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70467.810756                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70467.810756                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70467.810756                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1791069                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14537652                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14537652                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2324652                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2324652                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 124359089500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 124359089500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16862304                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16862304                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.137861                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.137861                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 53495.787542                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53495.787542                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1771772                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1771772                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       552880                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       552880                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  29581668000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  29581668000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032788                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032788                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 53504.680943                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53504.680943                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1581550                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1581550                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1728034                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1728034                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 121438375367                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 121438375367                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3309584                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3309584                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.522130                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.522130                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70275.454862                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70275.454862                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1187459                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1187459                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       540575                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       540575                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  47471712010                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  47471712010                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.163336                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.163336                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87817.068880                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87817.068880                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          293                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          293                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6297000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6297000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.376596                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.376596                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35576.271186                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35576.271186                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          172                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        21000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        21000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010638                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010638                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         4200                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4200                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          301                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          301                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          140                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1065500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1065500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.317460                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.317460                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7610.714286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7610.714286                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          140                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       925500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       925500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.317460                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.317460                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6610.714286                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6610.714286                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103299                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103299                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707899                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707899                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62833943500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62833943500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390846                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390846                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88761.170026                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88761.170026                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707899                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707899                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  62126044500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  62126044500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390846                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390846                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87761.170026                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87761.170026                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.662535                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19023333                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1801221                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.561354                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        335557500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.662535                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926954                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926954                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45769243                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45769243                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1023901343000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57559452                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11620246                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55466012                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10725167                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8981781                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             399                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           286                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            685                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6691336                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6691336                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26466039                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31093414                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          828                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          828                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79344143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107934268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        53908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5384439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192716758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3385349376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4604711168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2299392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    229303424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8221663360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22581083                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183909568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         86813368                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.060673                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.242954                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               81634528     94.03%     94.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5090492      5.86%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  88348      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           86813368                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128474386989                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53978552248                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39692076939                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2703489915                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          27039859                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            22506                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4911278054000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  53066                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703644                       # Number of bytes of host memory used
host_op_rate                                    53123                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 69694.05                       # Real time elapsed on the host
host_tick_rate                               55777745                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698361261                       # Number of instructions simulated
sim_ops                                    3702388587                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.887377                       # Number of seconds simulated
sim_ticks                                3887376711000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.205801                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              214430376                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           222887159                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12985887                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        249002222                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            326910                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         339863                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           12953                       # Number of indirect misses.
system.cpu0.branchPred.lookups              250020232                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10514                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        202354                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12970314                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 172298845                       # Number of branches committed
system.cpu0.commit.bw_lim_events             39102197                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         612666                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      228791850                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1298011725                       # Number of instructions committed
system.cpu0.commit.committedOps            1298213615                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   7726434559                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.168022                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.978148                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   7395059279     95.71%     95.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    130443349      1.69%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     24514635      0.32%     97.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      8915319      0.12%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      7767865      0.10%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8084073      0.10%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     80149256      1.04%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     32398586      0.42%     99.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     39102197      0.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   7726434559                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 427223629                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              684742                       # Number of function calls committed.
system.cpu0.commit.int_insts               1078147147                       # Number of committed integer instructions.
system.cpu0.commit.loads                    354551425                       # Number of loads committed
system.cpu0.commit.membars                     400641                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       401652      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       672342728     51.79%     51.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12665      0.00%     51.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169821467     13.08%     64.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37342423      2.88%     67.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12481072      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.95%     69.69% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12481459      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197514464     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        716481      0.06%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    157239315     12.11%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25479250      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1298213615                       # Class of committed instruction
system.cpu0.commit.refs                     380949510                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1298011725                       # Number of Instructions Simulated
system.cpu0.committedOps                   1298213615                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.989420                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.989420                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           7244789846                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15773                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           184265742                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1644739416                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                90831399                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                308067035                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13907797                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                25697                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            106025711                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  250020232                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48426417                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   7696214384                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               416446                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          169                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1897249444                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 152                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          869                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27847006                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.032160                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53482711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         214757286                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.244040                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        7763621788                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.244415                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.762786                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              6583830448     84.80%     84.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               894185635     11.52%     96.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41938690      0.54%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               178283747      2.30%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9826265      0.13%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  687135      0.01%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42208957      0.54%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12647884      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13027      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          7763621788                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                459246289                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               411163022                       # number of floating regfile writes
system.cpu0.idleCycles                       10715240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13667548                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188965266                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.317405                       # Inst execution rate
system.cpu0.iew.exec_refs                  1489817889                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26905399                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             3323658257                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            415875354                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            289363                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10807636                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31099201                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1523536188                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1462912490                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11645906                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2467615737                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              22638161                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           2354492032                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13907797                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           2402723410                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    106214240                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          398346                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1092139                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61323929                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4701116                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1092139                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4074566                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9592982                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1169453521                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1372265741                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826598                       # average fanout of values written-back
system.cpu0.iew.wb_producers                966668313                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.176512                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1374357273                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2579985587                       # number of integer regfile reads
system.cpu0.int_regfile_writes              747753948                       # number of integer regfile writes
system.cpu0.ipc                              0.166961                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.166961                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           404419      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            733050958     29.57%     29.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13187      0.00%     29.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2030      0.00%     29.58% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171923076      6.93%     36.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1004      0.00%     36.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41420496      1.67%     38.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          13050748      0.53%     38.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.50%     39.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12891928      0.52%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           895628328     36.12%     75.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             726670      0.03%     75.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      571760599     23.06%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      26010550      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2479261642                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              986943755                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1837175587                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    436960652                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         587034585                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  352558456                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.142203                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               10372202      2.94%      2.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 5858      0.00%      2.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                74178      0.02%      2.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               55037      0.02%      2.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             66999344     19.00%     21.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               50785      0.01%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             204668316     58.05%     80.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10233      0.00%     80.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         70322503     19.95%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1844471924                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       11244584019                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    935305089                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1162914797                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1522693223                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2479261642                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             842965                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      225322576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          7056077                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        230299                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    211870905                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   7763621788                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.319343                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.060834                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         6870627170     88.50%     88.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          312448511      4.02%     92.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          145746519      1.88%     94.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           91789011      1.18%     95.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          196851068      2.54%     98.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          102594426      1.32%     99.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           19331103      0.25%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           10281800      0.13%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           13952180      0.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     7763621788                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.318903                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16802777                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10822413                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           415875354                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31099201                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              460803654                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             244505064                       # number of misc regfile writes
system.cpu0.numCycles                      7774337028                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      416520                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             6000612507                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1099765975                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             308121147                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               137032162                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            1100421185                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              9944413                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2245582187                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1577677175                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1340008519                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                342301924                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1807772                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13907797                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1269290613                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               240242549                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        572839397                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1672742790                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        476785                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             10673                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                680581269                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         10672                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9214272515                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3091239043                       # The number of ROB writes
system.cpu0.timesIdled                         157744                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2615                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.245492                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              213891399                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           234413114                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12811429                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        247753753                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            295733                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         299840                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4107                       # Number of indirect misses.
system.cpu1.branchPred.lookups              248674377                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3567                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        197604                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12804907                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 171836608                       # Number of branches committed
system.cpu1.commit.bw_lim_events             38498996                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         602883                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      225632290                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1294723849                       # Number of instructions committed
system.cpu1.commit.committedOps            1294923901                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   7722997700                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.167671                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.977454                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   7393237845     95.73%     95.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    129420858      1.68%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     24202490      0.31%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8801245      0.11%     97.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      7723579      0.10%     97.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      8032613      0.10%     98.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     79915539      1.03%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     33164535      0.43%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     38498996      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   7722997700                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 425867498                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              615690                       # Number of function calls committed.
system.cpu1.commit.int_insts               1075862043                       # Number of committed integer instructions.
system.cpu1.commit.loads                    353897278                       # Number of loads committed
system.cpu1.commit.membars                     396082                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       396082      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       671390576     51.85%     51.88% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            974      0.00%     51.88% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.88% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169456309     13.09%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36926816      2.85%     67.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12274128      0.95%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.96%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12274128      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      196807933     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        460166      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157286949     12.15%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25271568      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1294923901                       # Class of committed instruction
system.cpu1.commit.refs                     379826616                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1294723849                       # Number of Instructions Simulated
system.cpu1.committedOps                   1294923901                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.995096                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.995096                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           7246364842                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 6545                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           183952324                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1637008345                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                87424229                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                306351399                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13715587                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                12815                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            105806563                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  248674377                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 47452837                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   7696060960                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               386142                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1887202280                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27444218                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.032037                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          49879551                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         214187132                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.243134                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        7759662620                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.243245                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.759479                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              6583858865     84.85%     84.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               891626304     11.49%     96.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41713214      0.54%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               178216851      2.30%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9701201      0.13%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  666988      0.01%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                41498911      0.53%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12377304      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2982      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          7759662620                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                457088976                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               409810667                       # number of floating regfile writes
system.cpu1.idleCycles                        2331541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13507571                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               188265094                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.317002                       # Inst execution rate
system.cpu1.iew.exec_refs                  1485893810                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26419463                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             3336729292                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            414388915                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            284664                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         10768181                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30543259                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1517101789                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1459474347                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11440241                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2460564651                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              22788060                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           2349350826                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13715587                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           2397743074                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    105971197                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          384895                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      1060804                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     60491637                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4613921                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       1060804                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3998922                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9508649                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1165339573                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1367748533                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827612                       # average fanout of values written-back
system.cpu1.iew.wb_producers                964449515                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.176211                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1369812305                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2573379366                       # number of integer regfile reads
system.cpu1.int_regfile_writes              745710075                       # number of integer regfile writes
system.cpu1.ipc                              0.166803                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166803                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           398071      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            731166484     29.58%     29.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 985      0.00%     29.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          171509478      6.94%     36.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           40919479      1.66%     38.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12829229      0.52%     38.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.50%     39.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12670481      0.51%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           892826321     36.12%     75.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             466344      0.02%     75.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      571052534     23.10%     98.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25787214      1.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2472004892                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              984549154                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1832480138                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    435385870                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         583318980                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  352008760                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.142398                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               10396865      2.95%      2.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 6100      0.00%      2.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                74631      0.02%      2.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               53377      0.02%      2.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             67009944     19.04%     22.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               49270      0.01%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             204208589     58.01%     80.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  167      0.00%     80.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         70209815     19.95%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1839066427                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       11230152259                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    932362663                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1157020385                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1516267513                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2472004892                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             834276                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      222177888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          6951233                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        231393                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    209192254                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   7759662620                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.318571                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.059857                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         6869541223     88.53%     88.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          311225849      4.01%     92.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          145367844      1.87%     94.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           91660535      1.18%     95.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          196080055      2.53%     98.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          102236455      1.32%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           19267753      0.25%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           10310511      0.13%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           13972395      0.18%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     7759662620                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.318475                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16503732                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10595377                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           414388915                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30543259                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              458819518                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             243308981                       # number of misc regfile writes
system.cpu1.numCycles                      7761994161                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    12662085                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             6005831250                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1097371503                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             307411511                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               133354549                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            1097078414                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              9906918                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2235697786                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1570673724                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1334472961                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                340737265                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1825008                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13715587                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1265636190                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               237101458                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        569233974                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1666463812                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        387779                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11064                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                679216046                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11060                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9205005365                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3077816652                       # The number of ROB writes
system.cpu1.timesIdled                          32154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        431029571                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2895953                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           442153624                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              15545                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              11212998                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    603452151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1199632978                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     11938698                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      7067977                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    253207185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    230958282                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    507638254                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      238026259                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          602217929                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5275495                       # Transaction distribution
system.membus.trans_dist::CleanEvict        590905941                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           252633                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4512                       # Transaction distribution
system.membus.trans_dist::ReadExReq            976465                       # Transaction distribution
system.membus.trans_dist::ReadExResp           972806                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     602217932                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1802823713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1802823713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  38941838720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             38941838720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           222245                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         603451542                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               603451542    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           603451542                       # Request fanout histogram
system.membus.respLayer1.occupancy       3067879875390                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             78.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1439213564453                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              37.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1064                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          532                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    391966.165414                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   237462.798716                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          532    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1587500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            532                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3887168185000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    208526000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     48265390                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48265390                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     48265390                       # number of overall hits
system.cpu0.icache.overall_hits::total       48265390                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       161027                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        161027                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       161027                       # number of overall misses
system.cpu0.icache.overall_misses::total       161027                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8740632497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8740632497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8740632497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8740632497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48426417                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48426417                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48426417                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48426417                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003325                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003325                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003325                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003325                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 54280.539891                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54280.539891                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 54280.539891                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54280.539891                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3668                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.246575                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       149544                       # number of writebacks
system.cpu0.icache.writebacks::total           149544                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        11480                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        11480                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        11480                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        11480                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       149547                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       149547                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       149547                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       149547                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8052603499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8052603499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8052603499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8052603499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003088                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003088                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003088                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003088                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 53846.640180                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53846.640180                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 53846.640180                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53846.640180                       # average overall mshr miss latency
system.cpu0.icache.replacements                149544                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     48265390                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48265390                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       161027                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       161027                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8740632497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8740632497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48426417                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48426417                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003325                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003325                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 54280.539891                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54280.539891                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        11480                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        11480                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       149547                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       149547                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8052603499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8052603499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003088                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003088                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 53846.640180                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53846.640180                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48415147                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           149579                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           323.676098                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         97002381                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        97002381                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    198708261                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       198708261                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    198708261                       # number of overall hits
system.cpu0.dcache.overall_hits::total      198708261                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    206112569                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     206112569                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    206112569                       # number of overall misses
system.cpu0.dcache.overall_misses::total    206112569                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 19335064181551                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 19335064181551                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 19335064181551                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 19335064181551                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404820830                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404820830                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404820830                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404820830                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.509145                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.509145                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.509145                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.509145                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 93808.273194                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 93808.273194                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 93808.273194                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 93808.273194                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   6214853972                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       804557                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        107431534                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11684                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.849439                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.859723                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126089517                       # number of writebacks
system.cpu0.dcache.writebacks::total        126089517                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     79863719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     79863719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     79863719                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     79863719                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126248850                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126248850                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126248850                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126248850                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 14060462280942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 14060462280942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 14060462280942                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 14060462280942                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.311864                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.311864                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.311864                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.311864                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 111371.012734                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 111371.012734                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 111371.012734                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 111371.012734                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126089487                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    178444698                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      178444698                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    200186446                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    200186446                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 19088063036000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 19088063036000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378631144                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378631144                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.528711                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.528711                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 95351.425720                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95351.425720                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     75539754                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     75539754                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124646692                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124646692                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 13999591813000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 13999591813000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329203                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329203                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 112314.186509                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 112314.186509                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     20263563                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      20263563                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5926123                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5926123                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 247001145551                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 247001145551                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26189686                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26189686                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.226277                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.226277                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41680.057189                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41680.057189                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4323965                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4323965                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1602158                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1602158                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  60870467942                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  60870467942                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061175                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061175                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37992.799675                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37992.799675                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5463                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5463                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1523                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1523                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     71145500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     71145500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.218007                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.218007                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46714.051215                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46714.051215                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1330                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1330                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          193                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          193                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       846000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       846000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.027627                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.027627                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  4383.419689                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4383.419689                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3778                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3778                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2219                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2219                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     12326500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     12326500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5997                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5997                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.370018                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.370018                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5554.979721                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5554.979721                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2180                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2180                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     10149500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     10149500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.363515                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.363515                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4655.733945                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4655.733945                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        18000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        18000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5013                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5013                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       197341                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       197341                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2768155000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2768155000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       202354                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       202354                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.975227                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.975227                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 14027.267522                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 14027.267522                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       197341                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       197341                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2570814000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2570814000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.975227                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.975227                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 13027.267522                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 13027.267522                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981317                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          325246145                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126323758                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.574703                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981317                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999416                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999416                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        936396060                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       936396060                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               69486                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            12658479                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17289                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            12714228                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25459482                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              69486                       # number of overall hits
system.l2.overall_hits::.cpu0.data           12658479                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17289                       # number of overall hits
system.l2.overall_hits::.cpu1.data           12714228                       # number of overall hits
system.l2.overall_hits::total                25459482                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             80061                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         113433780                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         113150782                       # number of demand (read+write) misses
system.l2.demand_misses::total              226683311                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            80061                       # number of overall misses
system.l2.overall_misses::.cpu0.data        113433780                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18688                       # number of overall misses
system.l2.overall_misses::.cpu1.data        113150782                       # number of overall misses
system.l2.overall_misses::total             226683311                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7070680497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 13661063084438                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1696208999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 13622138395895                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     27291968369829                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7070680497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 13661063084438                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1696208999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 13622138395895                       # number of overall miss cycles
system.l2.overall_miss_latency::total    27291968369829                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          149547                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126092259                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35977                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125865010                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252142793                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         149547                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126092259                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35977                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125865010                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252142793                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.535357                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.899609                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.519443                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.898985                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.899028                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.535357                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.899609                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.519443                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.898985                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.899028                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88316.165137                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 120432.053701                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90764.608251                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120389.255426                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 120396.901957                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88316.165137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 120432.053701                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90764.608251                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120389.255426                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 120396.901957                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          146251619                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   8892144                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      16.447284                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 381424099                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5275495                       # number of writebacks
system.l2.writebacks::total                   5275495                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            628                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        9943498                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            458                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data       10083905                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            20028489                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           628                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       9943498                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           458                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data      10083905                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           20028489                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        79433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    103490282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        18230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    103066877                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         206654822                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        79433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    103490282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        18230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    103066877                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    405116357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        611771179                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6234078001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 11873798084113                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1494668500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 11828111549232                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 23709638379846                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6234078001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 11873798084113                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1494668500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 11828111549232                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 40363839597277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 64073477977123                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.531157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.820750                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.506713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.818868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.819594                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.531157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.820750                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.506713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.818868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.426289                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78482.217731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 114733.459554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81989.495337                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 114761.520806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114730.632222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78482.217731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 114733.459554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81989.495337                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 114761.520806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99635.176166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104734.384647                       # average overall mshr miss latency
system.l2.replacements                      824789034                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6706846                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6706846                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6706846                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6706846                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    234838485                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        234838485                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    234838485                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    234838485                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    405116357                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      405116357                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 40363839597277                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 40363839597277                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99635.176166                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99635.176166                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           25529                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           24430                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                49959                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         19380                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         17560                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              36940                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    151305492                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    147741495                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    299046987                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        44909                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        41990                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            86899                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.431539                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.418195                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.425091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7807.300929                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8413.524772                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8095.478803                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          372                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          252                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             624                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        19008                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        17308                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         36316                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    400873288                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    360172341                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    761045629                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.423256                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.412193                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.417910                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21089.714226                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20809.587532                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20956.207429                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           155                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           280                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                435                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          238                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              309                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          226                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          518                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            744                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.314159                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.459459                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.415323                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           71                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          238                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          309                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1412000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4794000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      6206000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.314159                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.459459                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.415323                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19887.323944                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20142.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20084.142395                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1031436                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1022772                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2054208                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         552908                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         542126                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1095034                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  46279266842                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  44943307294                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   91222574136                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1584344                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1564898                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3149242                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.348982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.346429                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.347714                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83701.568510                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82901.958759                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83305.700221                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        60493                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        60725                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           121218                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       492415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       481401                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         973816                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  38084035344                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36855178799                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  74939214143                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.310801                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.307625                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.309222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77341.338798                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 76558.168344                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76954.182456                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         69486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17289                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              86775                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        80061                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            98749                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7070680497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1696208999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8766889496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       149547                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35977                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         185524                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.535357                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.519443                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.532271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88316.165137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90764.608251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88779.526841                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          628                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          458                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1086                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        79433                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        18230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        97663                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6234078001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1494668500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7728746501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.531157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.506713                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.526417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78482.217731                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81989.495337                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79136.894228                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11627043                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     11691456                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          23318499                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    112880872                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    112608656                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       225489528                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 13614783817596                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 13577195088601                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 27191978906197                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124507915                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124300112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248808027                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.906616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.905942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.906279                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 120611.965308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120569.728570                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120590.872434                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      9883005                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data     10023180                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     19906185                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    102997867                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    102585476                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    205583343                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 11835714048769                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 11791256370433                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 23626970419202                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.827240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.825305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.826273                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 114912.224821                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114940.796984                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 114926.482245                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   870256266                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 824789098                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.055126                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.406026                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.019160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.651584                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.604971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.314558                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.271969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.119556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.118828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.489290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4775060370                       # Number of tag accesses
system.l2.tags.data_accesses               4775060370                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5083712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    6631982400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1166720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    6605236544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  25360737664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        38604207040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5083712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1166720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6250432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    337631680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       337631680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          79433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      103624725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          18230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      103206821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    396261526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           603190735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5275495                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5275495                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1307749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1706030285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           300130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1699150104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   6523869321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            9930657590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1307749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       300130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1607879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       86853347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86853347                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       86853347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1307749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1706030285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          300130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1699150104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   6523869321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          10017510937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3396776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     79434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 102778576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     18230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 102357042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 395104531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003246030752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       208828                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       208828                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           657699754                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3210106                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   603190738                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5275495                       # Number of write requests accepted
system.mem_ctrls.readBursts                 603190738                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5275495                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2852925                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1878719                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          26149306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          21521141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          20864711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          17310468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          17728719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          15343855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          14334051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          53496286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          75321410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          74752142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         50469116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         59001062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         53312454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         38406918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         33065205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         29260969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            235865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            245764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            254806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            211770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            287384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           288886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           212062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           208192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168083                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      12.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 31519412647608                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               3001689065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            42775746641358                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     52502.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                71252.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                523772023                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3112399                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             603190738                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5275495                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2202026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3170028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4717633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6333708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 8507469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                11013190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                14094020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                18586104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                24480816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                37218192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10              104557085                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              196016606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               93282305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               26348083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               21206811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15               15476761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                9473118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                3220798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 345372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  87688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 123277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 172029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 197687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 210770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 217659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 222078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 224333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 225831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 227579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 231399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 220260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 217451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 215504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 214177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 213082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 212676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     76850168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    502.783692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   365.795360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.042615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4305817      5.60%      5.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     27465812     35.74%     41.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      4906249      6.38%     47.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      8020261     10.44%     58.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      4867135      6.33%     64.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2481984      3.23%     67.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2917369      3.80%     71.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      2387625      3.11%     74.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     19497916     25.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     76850168                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       208828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2874.795846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    377.616194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6320.697920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       155421     74.43%     74.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        15537      7.44%     81.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         8679      4.16%     86.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         5619      2.69%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         3704      1.77%     90.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         3250      1.56%     92.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         3123      1.50%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         2526      1.21%     94.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431         2278      1.09%     95.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479         1976      0.95%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527         1740      0.83%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          964      0.46%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          624      0.30%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          638      0.31%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          631      0.30%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          368      0.18%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          412      0.20%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          276      0.13%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          159      0.08%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959          172      0.08%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007          177      0.08%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055          133      0.06%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103          110      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151          140      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199           71      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247           56      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295           26      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        208828                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       208828                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.265937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.242729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.930905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           188570     90.30%     90.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4070      1.95%     92.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6544      3.13%     95.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4293      2.06%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2788      1.34%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1525      0.73%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              682      0.33%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              249      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               80      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               25      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        208828                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            38421620032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               182587200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               217394112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             38604207232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            337631680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      9883.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        55.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   9930.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        77.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    77.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3887376729000                       # Total gap between requests
system.mem_ctrls.avgGap                       6388.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5083776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   6577828864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1166720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   6550850688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  25286689984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    217394112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1307765.204646769445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1692099673.640299320221                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 300130.418721335998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1685159729.815544605255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 6504821082.157273292542                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 55923088.540620729327                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        79434                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    103624725                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        18230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    103206821                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    396261528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5275495                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2938590613                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 7531814889439                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    733475302                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 7503711807653                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 27736547878351                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 97288776446902                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36994.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     72683.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40234.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     72705.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69995.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  18441639.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         362231492280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         192530592705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2953027430640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9045127260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     306865781040.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1764144893940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7156956960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       5595002274825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1439.274526                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4163779119                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 129807860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3753405071881                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         186478750080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          99115794855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1333384532760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8686080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     306865781040.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1746643718820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21894788640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3703069446195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        952.588267                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  42151327238                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 129807860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3715417523762                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2352                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1177                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5420746.389125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6637216.484621                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1177    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     52541000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1177                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3880996492500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6380218500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     47414601                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        47414601                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     47414601                       # number of overall hits
system.cpu1.icache.overall_hits::total       47414601                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        38236                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38236                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        38236                       # number of overall misses
system.cpu1.icache.overall_misses::total        38236                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2080934000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2080934000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2080934000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2080934000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     47452837                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     47452837                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     47452837                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     47452837                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000806                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000806                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000806                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000806                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 54423.422952                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54423.422952                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 54423.422952                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54423.422952                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35977                       # number of writebacks
system.cpu1.icache.writebacks::total            35977                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2259                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2259                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2259                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2259                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35977                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35977                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35977                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35977                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1942099000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1942099000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1942099000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1942099000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000758                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000758                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000758                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000758                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 53981.682742                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53981.682742                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 53981.682742                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53981.682742                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35977                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     47414601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       47414601                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        38236                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38236                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2080934000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2080934000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     47452837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     47452837                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000806                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000806                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 54423.422952                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54423.422952                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2259                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2259                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35977                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35977                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1942099000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1942099000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000758                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000758                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 53981.682742                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53981.682742                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           47794248                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36009                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1327.286178                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         94941651                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        94941651                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    196617410                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       196617410                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    196617410                       # number of overall hits
system.cpu1.dcache.overall_hits::total      196617410                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    206704173                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     206704173                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    206704173                       # number of overall misses
system.cpu1.dcache.overall_misses::total    206704173                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 19341952760846                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 19341952760846                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 19341952760846                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 19341952760846                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    403321583                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    403321583                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    403321583                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    403321583                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.512505                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.512505                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.512505                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.512505                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93573.112144                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93573.112144                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93573.112144                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93573.112144                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   6195392822                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       835734                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        107180518                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          12276                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.803348                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.078690                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125857797                       # number of writebacks
system.cpu1.dcache.writebacks::total        125857797                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     80670525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     80670525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     80670525                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     80670525                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    126033648                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    126033648                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    126033648                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    126033648                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 14021178945522                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 14021178945522                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 14021178945522                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 14021178945522                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.312489                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.312489                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.312489                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.312489                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 111249.489069                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111249.489069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 111249.489069                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111249.489069                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125857767                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    176804367                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      176804367                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    200792695                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    200792695                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 19096949742000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 19096949742000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    377597062                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    377597062                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.531764                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.531764                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 95107.791357                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95107.791357                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     76340627                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     76340627                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124452068                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124452068                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 13962228724000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 13962228724000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.329590                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.329590                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 112189.608002                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 112189.608002                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     19813043                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      19813043                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5911478                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5911478                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 245003018846                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 245003018846                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25724521                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25724521                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.229799                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.229799                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 41445.306714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 41445.306714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4329898                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4329898                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1581580                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1581580                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  58950221522                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  58950221522                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.061481                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.061481                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 37272.993792                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37272.993792                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6644                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6644                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1453                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1453                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     83858000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     83858000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.179449                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.179449                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 57713.695802                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 57713.695802                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1174                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1174                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          279                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          279                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1174500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1174500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.034457                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.034457                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4209.677419                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4209.677419                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4266                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4266                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2780                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2780                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     20742000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     20742000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7046                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7046                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.394550                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.394550                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7461.151079                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7461.151079                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2772                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2772                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     17972000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     17972000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.393415                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.393415                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6483.405483                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6483.405483                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        22000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        22000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        20000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        20000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3958                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3958                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       193646                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       193646                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3033888500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3033888500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       197604                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       197604                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979970                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979970                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15667.189098                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15667.189098                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       193646                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       193646                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2840242500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2840242500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979970                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979970                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14667.189098                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14667.189098                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.972197                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          322941262                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126098252                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.561029                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.972197                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999131                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999131                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        933166884                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       933166884                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3887376711000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249283049                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11982341                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245425586                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       819513539                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        625029662                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             231                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          301282                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4947                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         306229                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3324480                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3324480                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        185525                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249097525                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       448638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378699889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       107931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    378020404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757276862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19141760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16139627200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4605056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16110255104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32273629120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1450502255                       # Total snoops (count)
system.tol2bus.snoopTraffic                 367389952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1703728926                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.151519                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.373621                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1454295986     85.36%     85.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1              241401618     14.17%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                7348231      0.43%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 683091      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1703728926                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       507205970157                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189862166204                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         224654331                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189527445935                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          54231966                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           346707                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
