<profile>

<section name = "Vitis HLS Report for 'M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s'" level="0">
<item name = "Date">Wed Feb 24 15:50:08 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">batch</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 2.190 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_110_1_VITIS_LOOP_111_2">?, ?, 4, 2, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 200, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 215, 1041, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 153, -</column>
<column name="Register">-, -, 1310, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_24ns_56_5_1_U219">mul_32ns_24ns_56_5_1, 0, 1, 215, 1, 0</column>
<column name="mux_1664_64_1_1_U220">mux_1664_64_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_1664_64_1_1_U221">mux_1664_64_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_1664_64_1_1_U222">mux_1664_64_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_1664_64_1_1_U223">mux_1664_64_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_1664_64_1_1_U224">mux_1664_64_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_1664_64_1_1_U225">mux_1664_64_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_1664_64_1_1_U226">mux_1664_64_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_1664_64_1_1_U227">mux_1664_64_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_1664_64_1_1_U228">mux_1664_64_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_1664_64_1_1_U229">mux_1664_64_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_1664_64_1_1_U230">mux_1664_64_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_1664_64_1_1_U231">mux_1664_64_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_1664_64_1_1_U232">mux_1664_64_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_1664_64_1_1_U233">mux_1664_64_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_1664_64_1_1_U234">mux_1664_64_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_1664_64_1_1_U235">mux_1664_64_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln110_fu_392_p2">+, 0, 0, 63, 56, 1</column>
<column name="add_ln111_fu_435_p2">+, 0, 0, 31, 24, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage1_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln110_fu_398_p2">icmp, 0, 0, 26, 56, 56</column>
<column name="icmp_ln111_fu_403_p2">icmp, 0, 0, 16, 24, 24</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="REP_fu_371_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln110_fu_408_p3">select, 0, 0, 24, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_phi_fu_364_p4">9, 2, 24, 48</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_353_p4">9, 2, 56, 112</column>
<column name="i_reg_360">9, 2, 24, 48</column>
<column name="indvar_flatten_reg_349">9, 2, 56, 112</column>
<column name="k1_blk_n">9, 2, 1, 2</column>
<column name="mul_ln31_1_loc_blk_n">9, 2, 1, 2</column>
<column name="mul_ln31_1_loc_out_blk_n">9, 2, 1, 2</column>
<column name="skip1_blk_n">9, 2, 1, 2</column>
<column name="skip1_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="REP_reg_1069">32, 0, 32, 0</column>
<column name="add_ln110_reg_1094">56, 0, 56, 0</column>
<column name="add_ln111_reg_1189">24, 0, 24, 0</column>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="bound_reg_1089">56, 0, 56, 0</column>
<column name="i_reg_360">24, 0, 24, 0</column>
<column name="icmp_ln110_reg_1099">1, 0, 1, 0</column>
<column name="icmp_ln110_reg_1099_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_349">56, 0, 56, 0</column>
<column name="k1_buffer_V_0_load_reg_1194">64, 0, 64, 0</column>
<column name="k1_buffer_V_10_load_reg_1244">64, 0, 64, 0</column>
<column name="k1_buffer_V_11_load_reg_1249">64, 0, 64, 0</column>
<column name="k1_buffer_V_12_load_reg_1254">64, 0, 64, 0</column>
<column name="k1_buffer_V_13_load_reg_1259">64, 0, 64, 0</column>
<column name="k1_buffer_V_14_load_reg_1264">64, 0, 64, 0</column>
<column name="k1_buffer_V_15_load_reg_1269">64, 0, 64, 0</column>
<column name="k1_buffer_V_1_load_reg_1199">64, 0, 64, 0</column>
<column name="k1_buffer_V_2_load_reg_1204">64, 0, 64, 0</column>
<column name="k1_buffer_V_3_load_reg_1209">64, 0, 64, 0</column>
<column name="k1_buffer_V_4_load_reg_1214">64, 0, 64, 0</column>
<column name="k1_buffer_V_5_load_reg_1219">64, 0, 64, 0</column>
<column name="k1_buffer_V_6_load_reg_1224">64, 0, 64, 0</column>
<column name="k1_buffer_V_7_load_reg_1229">64, 0, 64, 0</column>
<column name="k1_buffer_V_8_load_reg_1234">64, 0, 64, 0</column>
<column name="k1_buffer_V_9_load_reg_1239">64, 0, 64, 0</column>
<column name="select_ln110_reg_1103">24, 0, 24, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, M2S_repeat_merge_1x1_v2&lt;4, 16, 16, ap_int&lt;64&gt;, MultiChanData&lt;16u, 64u&gt; &gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, M2S_repeat_merge_1x1_v2&lt;4, 16, 16, ap_int&lt;64&gt;, MultiChanData&lt;16u, 64u&gt; &gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, M2S_repeat_merge_1x1_v2&lt;4, 16, 16, ap_int&lt;64&gt;, MultiChanData&lt;16u, 64u&gt; &gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, M2S_repeat_merge_1x1_v2&lt;4, 16, 16, ap_int&lt;64&gt;, MultiChanData&lt;16u, 64u&gt; &gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, M2S_repeat_merge_1x1_v2&lt;4, 16, 16, ap_int&lt;64&gt;, MultiChanData&lt;16u, 64u&gt; &gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, M2S_repeat_merge_1x1_v2&lt;4, 16, 16, ap_int&lt;64&gt;, MultiChanData&lt;16u, 64u&gt; &gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, M2S_repeat_merge_1x1_v2&lt;4, 16, 16, ap_int&lt;64&gt;, MultiChanData&lt;16u, 64u&gt; &gt;, return value</column>
<column name="k1_din">out, 1024, ap_fifo, k1, pointer</column>
<column name="k1_full_n">in, 1, ap_fifo, k1, pointer</column>
<column name="k1_write">out, 1, ap_fifo, k1, pointer</column>
<column name="k1_buffer_V_0_address0">out, 11, ap_memory, k1_buffer_V_0, array</column>
<column name="k1_buffer_V_0_ce0">out, 1, ap_memory, k1_buffer_V_0, array</column>
<column name="k1_buffer_V_0_q0">in, 64, ap_memory, k1_buffer_V_0, array</column>
<column name="k1_buffer_V_1_address0">out, 11, ap_memory, k1_buffer_V_1, array</column>
<column name="k1_buffer_V_1_ce0">out, 1, ap_memory, k1_buffer_V_1, array</column>
<column name="k1_buffer_V_1_q0">in, 64, ap_memory, k1_buffer_V_1, array</column>
<column name="k1_buffer_V_2_address0">out, 11, ap_memory, k1_buffer_V_2, array</column>
<column name="k1_buffer_V_2_ce0">out, 1, ap_memory, k1_buffer_V_2, array</column>
<column name="k1_buffer_V_2_q0">in, 64, ap_memory, k1_buffer_V_2, array</column>
<column name="k1_buffer_V_3_address0">out, 11, ap_memory, k1_buffer_V_3, array</column>
<column name="k1_buffer_V_3_ce0">out, 1, ap_memory, k1_buffer_V_3, array</column>
<column name="k1_buffer_V_3_q0">in, 64, ap_memory, k1_buffer_V_3, array</column>
<column name="k1_buffer_V_4_address0">out, 11, ap_memory, k1_buffer_V_4, array</column>
<column name="k1_buffer_V_4_ce0">out, 1, ap_memory, k1_buffer_V_4, array</column>
<column name="k1_buffer_V_4_q0">in, 64, ap_memory, k1_buffer_V_4, array</column>
<column name="k1_buffer_V_5_address0">out, 11, ap_memory, k1_buffer_V_5, array</column>
<column name="k1_buffer_V_5_ce0">out, 1, ap_memory, k1_buffer_V_5, array</column>
<column name="k1_buffer_V_5_q0">in, 64, ap_memory, k1_buffer_V_5, array</column>
<column name="k1_buffer_V_6_address0">out, 11, ap_memory, k1_buffer_V_6, array</column>
<column name="k1_buffer_V_6_ce0">out, 1, ap_memory, k1_buffer_V_6, array</column>
<column name="k1_buffer_V_6_q0">in, 64, ap_memory, k1_buffer_V_6, array</column>
<column name="k1_buffer_V_7_address0">out, 11, ap_memory, k1_buffer_V_7, array</column>
<column name="k1_buffer_V_7_ce0">out, 1, ap_memory, k1_buffer_V_7, array</column>
<column name="k1_buffer_V_7_q0">in, 64, ap_memory, k1_buffer_V_7, array</column>
<column name="k1_buffer_V_8_address0">out, 11, ap_memory, k1_buffer_V_8, array</column>
<column name="k1_buffer_V_8_ce0">out, 1, ap_memory, k1_buffer_V_8, array</column>
<column name="k1_buffer_V_8_q0">in, 64, ap_memory, k1_buffer_V_8, array</column>
<column name="k1_buffer_V_9_address0">out, 11, ap_memory, k1_buffer_V_9, array</column>
<column name="k1_buffer_V_9_ce0">out, 1, ap_memory, k1_buffer_V_9, array</column>
<column name="k1_buffer_V_9_q0">in, 64, ap_memory, k1_buffer_V_9, array</column>
<column name="k1_buffer_V_10_address0">out, 11, ap_memory, k1_buffer_V_10, array</column>
<column name="k1_buffer_V_10_ce0">out, 1, ap_memory, k1_buffer_V_10, array</column>
<column name="k1_buffer_V_10_q0">in, 64, ap_memory, k1_buffer_V_10, array</column>
<column name="k1_buffer_V_11_address0">out, 11, ap_memory, k1_buffer_V_11, array</column>
<column name="k1_buffer_V_11_ce0">out, 1, ap_memory, k1_buffer_V_11, array</column>
<column name="k1_buffer_V_11_q0">in, 64, ap_memory, k1_buffer_V_11, array</column>
<column name="k1_buffer_V_12_address0">out, 11, ap_memory, k1_buffer_V_12, array</column>
<column name="k1_buffer_V_12_ce0">out, 1, ap_memory, k1_buffer_V_12, array</column>
<column name="k1_buffer_V_12_q0">in, 64, ap_memory, k1_buffer_V_12, array</column>
<column name="k1_buffer_V_13_address0">out, 11, ap_memory, k1_buffer_V_13, array</column>
<column name="k1_buffer_V_13_ce0">out, 1, ap_memory, k1_buffer_V_13, array</column>
<column name="k1_buffer_V_13_q0">in, 64, ap_memory, k1_buffer_V_13, array</column>
<column name="k1_buffer_V_14_address0">out, 11, ap_memory, k1_buffer_V_14, array</column>
<column name="k1_buffer_V_14_ce0">out, 1, ap_memory, k1_buffer_V_14, array</column>
<column name="k1_buffer_V_14_q0">in, 64, ap_memory, k1_buffer_V_14, array</column>
<column name="k1_buffer_V_15_address0">out, 11, ap_memory, k1_buffer_V_15, array</column>
<column name="k1_buffer_V_15_ce0">out, 1, ap_memory, k1_buffer_V_15, array</column>
<column name="k1_buffer_V_15_q0">in, 64, ap_memory, k1_buffer_V_15, array</column>
<column name="mul_ln31_1_loc_dout">in, 32, ap_fifo, mul_ln31_1_loc, pointer</column>
<column name="mul_ln31_1_loc_empty_n">in, 1, ap_fifo, mul_ln31_1_loc, pointer</column>
<column name="mul_ln31_1_loc_read">out, 1, ap_fifo, mul_ln31_1_loc, pointer</column>
<column name="p_read">in, 24, ap_none, p_read, scalar</column>
<column name="skip1_dout">in, 1, ap_fifo, skip1, pointer</column>
<column name="skip1_empty_n">in, 1, ap_fifo, skip1, pointer</column>
<column name="skip1_read">out, 1, ap_fifo, skip1, pointer</column>
<column name="mul_ln31_1_loc_out_din">out, 32, ap_fifo, mul_ln31_1_loc_out, pointer</column>
<column name="mul_ln31_1_loc_out_full_n">in, 1, ap_fifo, mul_ln31_1_loc_out, pointer</column>
<column name="mul_ln31_1_loc_out_write">out, 1, ap_fifo, mul_ln31_1_loc_out, pointer</column>
<column name="skip1_out_din">out, 1, ap_fifo, skip1_out, pointer</column>
<column name="skip1_out_full_n">in, 1, ap_fifo, skip1_out, pointer</column>
<column name="skip1_out_write">out, 1, ap_fifo, skip1_out, pointer</column>
</table>
</item>
</section>
</profile>
