;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -17, <-20
	MOV -17, <-20
	MOV -17, <-20
	CMP -207, <-120
	SLT 271, 60
	SLT 271, 60
	CMP @121, 106
	SUB @1, @2
	ADD 271, 860
	MOV -1, <-20
	DJN <21, #106
	DJN <21, #106
	ADD 271, 60
	CMP @121, 106
	SUB @121, 106
	CMP @121, 106
	SUB @1, 22
	ADD 271, 60
	DJN -11, @24
	JMP -1, @-20
	CMP @1, @2
	ADD 271, 61
	SUB @1, @2
	SUB @1, @2
	SUB @127, @606
	ADD 271, 61
	ADD @291, 61
	ADD @291, 61
	SUB @127, @606
	CMP @127, @106
	ADD 271, 61
	ADD 271, 60
	ADD 271, 61
	JMP -11, @-20
	JMP -11, @-20
	DJN -1, @-20
	ADD @291, 61
	ADD 271, 61
	CMP -207, <-120
	ADD 210, 30
	JMP -17, @-20
	SLT 271, 860
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
