# 2 Instructions (Part III)

## 2.17 Wide immediate operands

ë³´í†µ constant(immediate)ëŠ” 12bitsë¡œ í‘œí˜„í•˜ê³  ëŒ€ì²´ë¡œ ì¶©ë¶„í•  ë•Œê°€ ë§ë‹¤. í•˜ì§€ë§Œ ê°„í˜¹ ì´ë³´ë‹¤ ë” í° immediateë¥¼ ì‚¬ìš©í•´ì•¼ í•  ë•Œê°€ ìˆë‹¤. ì´ëŸ´ ë•Œë¥¼ ìœ„í•´ RISC-VëŠ” `lui` instructionì„ ì¤€ë¹„í•´ ë‘ì—ˆë‹¤.

- `lui`: registerì˜ [31:12] bits(ì´ 20bit)ë¥¼ immediateë¡œ ì±„ì›Œ ë„£ëŠ”ë‹¤.(load upper immediate)

- ë‚˜ë¨¸ì§€ 12bitsëŠ” `addi` instructionì„ í†µí•´ ì±„ì›Œ ë„£ëŠ”ë‹¤.

> íŠ¹ë³„íˆ `lui`ë¥¼ U-type instructionìœ¼ë¡œ ë¶€ë¥¸ë‹¤.

ì´ì²˜ëŸ¼ í° ìˆ«ìëŠ” ëª‡ ì¡°ê°ìœ¼ë¡œ ë‚˜ëˆ ì„œ register ë‚´ì—ì„œ ì¬ì¡°ë¦½í•´ì•¼ í•œë‹¤.

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 10: x19ì— 32bit constant ì±„ìš°ê¸°&nbsp;&nbsp;&nbsp;</span>

`x19`ì— ë‹¤ìŒ 32bit constantë¥¼ ì±„ì›Œ ë„£ì–´ë¼.

```assembly
// 32bit constant
00000000 00111101 00000101 00000000

// registerì— ì±„ì›Œì§ˆ ê²½ìš°
00000000 00000000 00000000 00000000 00000000 00111101 00000101 00000000
//                              lui ^                    ^                        
```

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

```assembly
// ìƒìœ„ 12~31bitë¥¼ ì±„ìš´ë‹¤.
lui x19, 976    // 0000 0000 0011 1101 0000

// í•˜ìœ„ 0~11bitë¥¼ ì±„ìš´ë‹¤.
addi x19, x19, 1280    // 0101 0000 0000
```

---

## 2.18 branch addressing

**branch instruction**(ë¶„ê¸° ëª…ë ¹ì–´)ëŠ” ë‹¤ìŒê³¼ ê°™ì€ íŠ¹ì§•ì„ ê°–ëŠ”ë‹¤.

- opcode(7), funct(3), 2 operand register(5, 5), target address(12)ì„ í¬í•¨í•œë‹¤.

- íŠ¹ì„±ìƒ target addressëŠ” ë°˜ë“œì‹œ **2ì˜ ë°°ìˆ˜**ê°€ ëœë‹¤.

- ê±°ì˜ ëª¨ë“  ê²½ìš° PCë¥¼ ê¸°ì¤€ìœ¼ë¡œ $2^{10}$ words ì´ë‚´ë¡œ branchí•˜ëŠ” branch targetì˜ íŠ¹ì„±ì„ ì´ìš©í•´ì„œ, **PC-relative addressing**ì„ ì´ìš©í•´ì„œ íš¨ìœ¨ì ìœ¼ë¡œ ì²˜ë¦¬í•˜ëŠ” ë°©ì‹ì„ íƒí–ˆë‹¤. 

ì´ë•Œ <U>**2ë¥¼ ê³±í•œ signed offsetì„ immediateìœ¼ë¡œ ì‚¬ìš©í•˜ë©°**</U>, ì´ë¥¼ PCì— ë”í•´ target addressë¥¼ êµ¬í•˜ê²Œ ëœë‹¤. possible target ë²”ìœ„ë¥¼ í¬ê¸°í•˜ë©´ì„œê¹Œì§€ êµ³ì´ instructionì˜ í¬ê¸°ì¸ word(4byte)ë§Œí¼ target addressë¥¼ ì¦ê°€ì‹œí‚¤ì§€ ì•ŠëŠ” ì´ìœ ëŠ”, 16bit(2byte, half-words) ê¸¸ì´ì˜ **compressed instructionë„ ì§€ì›í•  ìˆ˜ ìˆë„ë¡** ì²˜ìŒë¶€í„° ê³ ë ¤í•´ì„œ ì„¤ê³„ë˜ì—ˆê¸° ë•Œë¬¸ì´ë‹¤.

> 2ë¥¼ ê³±í•˜ëŠ” ê³¼ì •ì€ 1bit shift left ì—°ì‚°ìœ¼ë¡œ êµ¬í˜„í•œë‹¤. ì–´ë ¤ìš´ ì—°ì‚°ì€ ì•„ë‹ˆì§€ë§Œ ë¶€ê°€ì ì¸ ì¥ì¹˜ë¥¼ í•„ìš”ë¡œ í•˜ê²Œ ëœë‹¤.

ë”°ë¼ì„œ PCë¥¼ ê¸°ì¤€ìœ¼ë¡œ $-2^{12}$ ~ $+2^{12} - 2$ ë§Œí¼ì˜ addressë¥¼ ë‚˜íƒ€ë‚¼ ìˆ˜ ìˆë‹¤. ì´ëŸ¬í•œ branch instructionì„ **SB-format**(B: branch)ë¼ê³  ì§€ì¹­í•œë‹¤.

> unconditional branchì™€ êµ¬ë¶„í•  ê²ƒ. `jal`ê³¼ ê°™ì€ instructionì€ 20bit immediateë¥¼ ì‚¬ìš©í•˜ëŠ” **UJ-format**ì— í•´ë‹¹ëœë‹¤. 

---

### 2.18.1 SB-format

> [RISC-V Immediate Encoding](https://inst.eecs.berkeley.edu//~cs61c/resources/su18_lec/Lecture7.pdf)

ë‹¤ìŒ ê·¸ë¦¼ì€ **SB-format**ì„ ë‚˜íƒ€ë‚¸ ê²ƒì´ë‹¤.

![SB format](images/SB_format.png)

> S-formatì´ imm[11:5], imm[4:0] ë‘ í•„ë“œë¡œ ë‚˜ë‰˜ëŠ” ê²ƒê³¼ ë‹¤ë¥´ê²Œ, SB-formatì€ imm[12], imm[10:5], imm[4:1], imm[11] 4ê°œ chunkë¡œ ë‚˜ë‰˜ë©°, imm[0]ì„ ì‚¬ìš©í•˜ì§€ ì•ŠëŠ”ë‹¤.

branch instructionì—ì„œ immediateê°€ ì–´ë–»ê²Œ encodeë˜ëŠ”ì§€ ì‚´í´ë³´ì.

```assembly
beq  x19, x10, offset    // offset = 16byte 
```

offset 16byteì— 2ë¥¼ ê³±í•œ(ì‚¬ì‹¤ìƒ 1bit shift leftí•œ) 13bit immediateëŠ” ë‹¤ìŒê³¼ ê°™ê²Œ ëœë‹¤.

```
0000 0000 1000 0
^imm[12]       ^imm[0]
```

ì´ë•Œ ë§ˆì§€ë§‰ 0(imm[0])ì€ ì–¸ì œë‚˜ 0ì´ ë˜ë¯€ë¡œ ë¬´ì‹œí•˜ê³ , imm[12:1]ë§Œì„ ì‚¬ìš©í•œë‹¤.

ì°¸ê³ ë¡œ ì–¸ëœ» SB-formatì„ ë³´ë©´ ë„ˆë¬´ ë³µì¡í•˜ê²Œ immediateë¥¼ ë°°ì¹˜í•˜ëŠ” ê²ƒìœ¼ë¡œ ë³´ì¸ë‹¤. í•˜ì§€ë§Œ S-formatê³¼ ë¹„êµí•˜ë©´ ì™œ ì´ë ‡ê²Œ ë°°ì¹˜ë¥¼ í–ˆëŠ”ì§€ ì•Œ ìˆ˜ ìˆë‹¤.

![s-type, b-type](images/S-type_B-type.png)

- **imm[10:1]ì€ S-type, SB-type ë‘˜ ë‹¤ ë™ì¼í•œ ìœ„ì¹˜ì— ë°°ì¹˜ëœë‹¤.**

  - ë”°ë¼ì„œ ë‹¤ë¥¸ í­ì„ ê°–ëŠ” multiplexerë‚˜, ìƒˆë¡œìš´ wire, control signalì„ ì¶”ê°€í•˜ì§€ ì•Šì•„ë„ ëœë‹¤.

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 12: whileë¬¸ branch instruction&nbsp;&nbsp;&nbsp;</span>

ë‹¤ìŒì€ C code whileë¬¸ ë° ì´ë¥¼ RISC-V assemblyë¡œ compileí•œ codeì´ë‹¤. Loopì˜ addressê°€ 80000ì´ë¼ê³  í•  ë•Œ, branch instructionì— í•´ë‹¹ë˜ëŠ” RISC-V machine codeë¥¼ êµ¬í•˜ë¼.

```c
// iëŠ” x22, këŠ” x24, 
// save[] bass addressëŠ” x25ì— í• ë‹¹
while (save[i] == k)
    i += 1;
```

```assembly
Loop: slli x10, x22, 3     // x10 = i * 8
      add  x10, x10, x25   // x10 = save[i]ì˜ address
      lw   x9, 0(x10)      // x9 = save[i]
      bne  x9, x24, Exit   // if (save[i] != k) go to Exit
      addi x22, x22, 1     // i += 1
      beq  x0, x0, Loop    // go to Loop
Exit:
```

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

![target addressing example](images/target_addressing_ex.png)

- `Loop`ëŠ” 80000, `bne`ëŠ” 80012, `beq`ëŠ” 80020, `Exit`ëŠ” 80024.

- `bne`ì—ì„œ `Exit`ê¹Œì§€ëŠ” 12byte ì°¨ì´ê°€ ë‚˜ë©°, target address = PC + immediate * 2ì´ë¯€ë¡œ, immediateì—ëŠ” 6ì´ ë“¤ì–´ê°„ë‹¤.(0000 0000 0110)

| Address | imm[12] | imm[10:5] | rs2 | rs1 | funct3 | imm[4:1] | imm[11] | opcode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 80012(bne) | 0 | 000000 | 11000 | 01001 | 001 | 0110 | 0 | 1100011 |

- `beq`ì—ì„œ `Loop`ê¹Œì§€ëŠ” -20byte ì°¨ì´ê°€ ë‚˜ë¯€ë¡œ immediateëŠ” -10ì´ ëœë‹¤.(1111 1111 0110)

| Address | imm[12] | imm[10:5] | rs2 | rs1 | funct3 | imm[4:1] | imm[11] | opcode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 80020(beq) | 1 | 111111 | 00000 | 00000 | 000 | 0110 | 1 | 1100011 |

---

### 2.18.2 branching far away

12bit limitationì„ ë„˜ì–´ì„œ ë°”ë¡œ target addressë¡œ jumpí•  ìˆ˜ ì—†ë‹¤ë©´, unconditional branchë¥¼ ê±°ì¹˜ëŠ” multiple jump ë°©ì‹ìœ¼ë¡œ êµ¬í˜„í•œë‹¤. 

```
lower address 
|    Loop   | <--
|           |   |
|           |   |
|           |   |
             ---
|   jump2   | <--
|           |   | 
|           |   |
|           |   |
|           |   |
|     |Loop | --
|           |
|           | 
higher address
```

### <span style='background-color: #393E46; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ“ ì˜ˆì œ 11: ì•„ì£¼ ë¨¼ ê±°ë¦¬ ë¶„ê¸°í•˜ê¸°&nbsp;&nbsp;&nbsp;</span>

register x10ì´ 0ì´ë©´ branchí•˜ëŠ” ë‹¤ìŒ instructionì„, L1ì´ ì•„ì£¼ ë©€ë”ë¼ë„ branchê°€ ê°€ëŠ¥í•˜ë„ë¡ 2ê°œì˜ instructionìœ¼ë¡œ êµ¬í˜„í•˜ë¼.

```assembly
beq x10, x0, L1
```

### <span style='background-color: #C2B2B2; color: #F7F7F7'>&nbsp;&nbsp;&nbsp;ğŸ” í’€ì´&nbsp;&nbsp;&nbsp;</span>

```
  bne x10, x0, L2    // x10 != 0 ì´ë©´ L2ë¡œ branch
  jal x0, L1         // L1ìœ¼ë¡œ unconditional branch
L2:
```

---

## 2.19 Data Race 

**data race**ë€ ë‹¤ë¥¸ ë‘ threadsê°€ ë™ì¼í•œ memoryì— accessí•˜ë©´ì„œ, ë™ì‹œì— ì ì–´ë„ í•˜ë‚˜ëŠ” write accessë¥¼ í•˜ëŠ” ìƒí™©ì„ ì˜ë¯¸í•œë‹¤.

ì˜ˆë¥¼ ë“¤ì–´ P1, P2 ë‘ processorê°€ memoryì˜ ì–´ëŠ ì˜ì—­ì„ sharingí•˜ê³  ìˆì—ˆë‹¤. ì´ë•Œ ë™ì¼í•œ ì˜ì—­ì— ë‹¤ìŒê³¼ ê°™ì€ access ì‘ì—…ì´ ë°œìƒí–ˆë‹¤ê³  ê°€ì •í•˜ì.

- P1: writes

- P2: reads

P1, P2 ì¤‘ ì–´ëŠ eventë¥¼ ë¨¼ì € ì²˜ë¦¬í•˜ëŠ”ê°€ì— ë”°ë¼ì„œ resultê°€ ë‹¬ë¼ì§€ê²Œ ëœë‹¤.

ì½”ë“œ ì˜ˆì‹œë¥¼ ë³´ì. ë§Œì•½ thread1()ì´ 5ë²ˆ ì‹¤í–‰ë˜ê³ , thread2()ê°€ 3ë²ˆ ì‹¤í–‰ë˜ë©´ cnt ê°’ì€ ì–´ë–»ê²Œ ë ê¹Œ?

```c
int cnt = 0;

thread1()           thread2()
{                   {
    cnt++;          cnt++;
}                   }
```

ë³´í†µ cntëŠ” 8ì´ ë  ê²ƒì´ë¼ê³  ì˜ˆìƒí•  ê²ƒì´ì§€ë§Œ, load, write ìˆœì„œì— ë”°ë¼ ì¶©ë¶„íˆ 8ë³´ë‹¤ ë” ì‘ì€ ê°’(unwanted result)ìƒ ì–»ì„ ìˆ˜ë„ ìˆë‹¤.

---

### 2.19.1 synchronization

(1) parallel program í˜¹ì€ (2) ë‹¨ì¼ processorì—ì„œ í˜‘ë ¥ ê´€ê³„ë¥¼ ê°–ëŠ” threadë“¤ì—ì„œëŠ” data race ìƒí™©ì´ ë°œìƒí•  ìˆ˜ ìˆì—ˆë‹¤. ì´ë•Œ hazardê°€ ë°œìƒí•˜ëŠ” ê²ƒì„ ë°©ì§€í•˜ë ¤ë©´, accessë¥¼ ë§‰ëŠ” lockê³¼ unlock **synchronization**ì´ í•„ìš”í•˜ë‹¤. ì‹¤ì œë¡œ ì´ë¥¼ ìœ„í•œ instructionì´ ì¡´ì¬í•œë‹¤. 

- load: `lr.d`(load-reserved, load-link)

- store: `sc.d`(store-conditional)

   - `sc.d` ì‹¤í–‰ ì „ lockì„ í•œ ê°’ì´ ë°”ë€Œì§€ ì•ŠëŠ”ë‹¤ë©´ succeed.

   - registerë¥¼ 3ê°œ ì‚¬ìš©í•˜ëŠ”ë°, í•˜ë‚˜ëŠ” succeed/fail ì—¬ë¶€ë¥¼ ë‚˜íƒ€ë‚´ê¸° ìœ„í•´ ì‚¬ìš©í•œë‹¤.

   > ê°€ë ¹ `sc.d rd,(rs1),rs2`ë¼ë©´ `rd`ì— 0(succeed) or non-zero(fail)ì„ returní•œë‹¤.

> word ë‹¨ìœ„ì¸ `lr.w`, `sc.w` ê°™ì€ instructionë„ ìˆë‹¤.

```assembly
// load from access in rs1 to rd
lr.d rd,(rs1)

// store from rs2 to access in rs1
sc.d rd,(rs1),rs2
```

- **atomic swap**

> [atomic operation](https://casionwoo.tistory.com/29)

> atomic: unbreakable. ì¦‰, ë‚˜ëˆ ì„œ ìˆ˜í–‰í•  ìˆ˜ ì—†ë‹¤.

ì•„ë˜ assemblyëŠ”, instructionì´ ì‹¤íŒ¨í•˜ë©´ againìœ¼ë¡œ ë‹¤ì‹œ branchí•´ì„œ instructionì„ ë‹¤ì‹œ ìˆ˜í–‰í•˜ë„ë¡ ì‘ì„±í•œ codeì´ë‹¤.

> ì–´ë–¤ processorê°€ ë¼ì–´ë“¤ì–´ì„œ memory ê°’ì„ ë°”ê¿¨ë‹¤ë©´ x11ì— 1ì´ ë“¤ì–´ê°ˆ ê²ƒì´ë©°, ê²°êµ­ againë¶€í„° ë‹¤ì‹œ ì—°ì‚°ì„ ì‹¤í–‰í•˜ê²Œ ëœë‹¤.

```assembly
again: lr.d x10,(x20)        // x20ì´ ê°€ë¦¬í‚¤ëŠ” memory dataì— lockì„ íšë“
       sc.d x11,(x20),x23    // x11 = status
       bne  x11,x0,again     // branch if store failed
       addi x23,x10,0        // x23 = loaded value
```

ì°¸ê³ ë¡œ lockì„ í•´ì œí•˜ë ¤ë©´, í•´ë‹¹ addressì— 0ì„ writingí•˜ë©´ ëœë‹¤.

```assembly
sw   x0, 0(x20)
```

- **mutex lock**

> mutex: **mutual exclusion**(ìƒí˜¸ ë°°ì œ)

ì´ë²ˆì—ëŠ” ê¸°ì¡´ c ì½”ë“œ ì˜ˆì œì— mutex lockì„ ì ìš©í•œ ì˜ˆì‹œë¥¼ ë³´ì. ë¨¼ì € lockì„ íšë“(acquire)í•˜ê³ , ì—°ì‚°ì´ ëë‚˜ë©´ ì´ë¥¼ ë°˜í™˜(release)í•œë‹¤. 

```c
int cnt = 0;
int mutex = 0;

thread1()                   thread2()
{                           {
    mutex_lock(&mutex);     mutex_lock(&mutex);
    cnt++;                  cnt++;
    mutex_unlock(&mutex);   mutex_unlock(&mutex);
}                           }
```

ì´ë¥¼ RISC-V instructionìœ¼ë¡œ compileí•˜ë©´ ë‹¤ìŒê³¼ ê°™ë‹¤. 

- ë§ˆì°¬ê°€ì§€ë¡œ branchê°€ failí•˜ë©´ againìœ¼ë¡œ branchí•´ì„œ ë‹¤ì‹œ ì‘ì—…ì„ ìˆ˜í–‰í•˜ëŠ” **busy waiting** ë°©ì‹ìœ¼ë¡œ ìˆ˜í–‰í•œë‹¤.

```assembly
Lock:
        addi x12,x0,1        // copy locked value
again:  lr.d x10,(x20)       // read lock
        bne  x10,x0,again    // check if it is 0 yet
        sc.d x11,(x20),x12   // attempt to store
        bne  x11,x0,again    // branch if fails
Unlock:
        sd   x0,0(x20)       // free lock
```

> ì—¬ê¸°ì„œ ë” ë‚˜ì•„ê°€ ë™ì¼í•œ ì½”ë“œì˜ thread3()ê°€ ìˆë‹¤ë©´, data raceëŠ” thread3ê¹Œì§€ ê³ ë ¤í•´ì•¼ í•œë‹¤.

ê·¸ë ‡ë‹¤ë©´ ë§Œì•½ ì—¬ëŸ¬ threadì—ì„œ ê±°ì˜ simultaneouslyí•˜ê²Œ `lr.d`ì„ ìˆ˜í–‰í•œë‹¤ë©´(**intervention**) ìœ„ codeëŠ” ì–´ë–»ê²Œ ë™ì‘í• ê¹Œ? lockì„ íšë“í•œ threadë¥¼ ì œì™¸í•˜ê³ ëŠ” ëª¨ë‘ failì´ ë˜ì–´ì„œ ë‹¤ì‹œ againì„ ìˆ˜í–‰í•˜ê²Œ ëœë‹¤.(lockì„ íšë“í•  ë•Œê¹Œì§€ ê³„ì† busy loopì„ ëŒê²Œ ëœë‹¤.)

---
