`timescale 1ns / 1ps

module ram(
    input clk,      //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ramï¿½Ú²ï¿½Ð´ï¿½ï¿½
    input ena,      //ï¿½ßµï¿½Æ½ï¿½æ´¢ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½z
    input wena,     //ï¿½ï¿½Ð´ï¿½ï¿½Ð§ï¿½ÅºÅ£ï¿½ï¿½ßµï¿½Æ½ÎªÐ´ï¿½ï¿½Ð§ï¿½ï¿½ï¿½Íµï¿½Æ½Îªï¿½ï¿½ï¿½ï¿½Ð§ï¿½ï¿½ï¿½ï¿½  
        //ï¿½ï¿½ï¿½ÅºÅ²ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±ï¿½Ó£ï¿½ï¿½ï¿½ï¿½ï¿½Ð´ï¿½Åºï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½
    input [4:0]addr,         //ï¿½ï¿½ï¿½ï¿½ï¿½Ö·ï¿½ï¿½Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½Ý¶ï¿½Ð´ï¿½Äµï¿½ï¿½?
    input [31:0]data_in,     //ï¿½æ´¢?? Ð´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ý£ï¿½ï¿½ï¿½clkï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½Ð´??
    output reg [31:0]data_out    //ï¿½æ´¢ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    );


reg [31:0] tmp[31:0];       //é”ŸèŠ¥å‚¨é”Ÿæ–¤æ‹·é”Ÿæ–¤æ‹?
integer i;
reg [31:0]       data;
//readmemh("input.txt",reg);  é”Ÿæ–¤æ‹·é”Ÿçš†è¯§æ‹·é”Ÿæ–¤æ‹·
always @(posedge clk  ) 
begin
    if(ena&wena) //reset
    begin
        tmp[addr]=data_in;  
    end
    else if(~ena)      //ena=0
        data_out='bz;
end
always @(~wena) begin
    if(ena)
    data_out=tmp[addr];  
end
endmodule
