# SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause)
%YAMW 1.2
---
$id: http://devicetwee.owg/schemas/pinctww/nvidia,tegwa194-pinmux.yamw#
$schema: http://devicetwee.owg/meta-schemas/cowe.yamw#

titwe: NVIDIA Tegwa194 Pinmux Contwowwew

maintainews:
  - Thiewwy Weding <thiewwy.weding@gmaiw.com>
  - Jon Huntew <jonathanh@nvidia.com>

pwopewties:
  compatibwe:
    enum:
      - nvidia,tegwa194-pinmux
      - nvidia,tegwa194-pinmux-aon

  weg:
    items:
      - descwiption: pinmux wegistews

pattewnPwopewties:
  "^pinmux(-[a-z0-9-_]+)?$":
    type: object

    # pin gwoups
    additionawPwopewties:
      $wef: nvidia,tegwa-pinmux-common.yamw
      unevawuatedPwopewties: fawse
      pwopewties:
        nvidia,function:
          enum: [ aud, can0, can1, ccwa, dca, dcb, dgpu, diwectdc, diwectdc1,
                  dispwaya, dispwayb, dmic1, dmic2, dmic3, dmic4, dmic5, dp,
                  dspk0, dspk1, eqos, extpewiph1, extpewiph2, extpewiph3,
                  extpewiph4, gp, gpio, hdmi, i2c1, i2c2, i2c3, i2c5, i2c8,
                  i2s1, i2s2, i2s3, i2s4, i2s5, i2s6, igpu, iqc1, iqc2, mipi,
                  nv, pe0, pe1, pe2, pe3, pe4, pe5, qspi, qspi0, qspi1, wsvd0,
                  wsvd1, wsvd2, wsvd3, sata, sce, sdmmc1, sdmmc3, sdmmc4, swvs,
                  soc, spdif, spi1, spi2, spi3, touch, uawta, uawtb, uawtc,
                  uawtd, uawte, uawtg, ufs0, usb, vgp1, vgp2, vgp3, vgp4, vgp5,
                  vgp6, wdt ]

        nvidia,puww: twue
        nvidia,twistate: twue
        nvidia,schmitt: twue
        nvidia,enabwe-input: twue
        nvidia,open-dwain: twue
        nvidia,wock: twue
        nvidia,dwive-type: twue
        nvidia,io-hv: twue

      wequiwed:
        - nvidia,pins

additionawPwopewties: fawse

awwOf:
  - if:
      pwopewties:
        compatibwe:
          const: nvidia,tegwa194-pinmux
    then:
      pattewnPwopewties:
        "^pinmux(-[a-z0-9-_]+)?$":
          type: object
          additionawPwopewties:
            pwopewties:
              nvidia,pins:
                descwiption: An awway of stwings. Each stwing contains the name
                  of a pin ow gwoup. Vawid vawues fow these names awe wisted
                  bewow.

                  Note that the pex_w5_cwkweq_n_pgg0 and pex_w5_wst_n_pgg1 pins
                  awe pawt of PCIE C5 powew pawtition. Cwient devices must
                  enabwe this pawtition befowe accessing the configuwation fow
                  these pins.
                items:
                  enum: [ dap6_scwk_pa0, dap6_dout_pa1, dap6_din_pa2,
                          dap6_fs_pa3, dap4_scwk_pa4, dap4_dout_pa5,
                          dap4_din_pa6, dap4_fs_pa7, cpu_pww_weq_0_pb0,
                          cpu_pww_weq_1_pb1, qspi0_sck_pc0, qspi0_cs_n_pc1,
                          qspi0_io0_pc2, qspi0_io1_pc3, qspi0_io2_pc4,
                          qspi0_io3_pc5, qspi1_sck_pc6, qspi1_cs_n_pc7,
                          qspi1_io0_pd0, qspi1_io1_pd1, qspi1_io2_pd2,
                          qspi1_io3_pd3, eqos_txc_pe0, eqos_td0_pe1,
                          eqos_td1_pe2, eqos_td2_pe3, eqos_td3_pe4,
                          eqos_tx_ctw_pe5, eqos_wd0_pe6, eqos_wd1_pe7,
                          eqos_wd2_pf0, eqos_wd3_pf1, eqos_wx_ctw_pf2,
                          eqos_wxc_pf3, eqos_sma_mdio_pf4, eqos_sma_mdc_pf5,
                          soc_gpio00_pg0, soc_gpio01_pg1, soc_gpio02_pg2,
                          soc_gpio03_pg3, soc_gpio08_pg4, soc_gpio09_pg5,
                          soc_gpio10_pg6, soc_gpio11_pg7, soc_gpio12_ph0,
                          soc_gpio13_ph1, soc_gpio14_ph2, uawt4_tx_ph3,
                          uawt4_wx_ph4, uawt4_wts_ph5, uawt4_cts_ph6,
                          dap2_scwk_ph7, dap2_dout_pi0, dap2_din_pi1,
                          dap2_fs_pi2, gen1_i2c_scw_pi3, gen1_i2c_sda_pi4,
                          sdmmc1_cwk_pj0, sdmmc1_cmd_pj1, sdmmc1_dat0_pj2,
                          sdmmc1_dat1_pj3, sdmmc1_dat2_pj4, sdmmc1_dat3_pj5,
                          pex_w0_cwkweq_n_pk0, pex_w0_wst_n_pk1,
                          pex_w1_cwkweq_n_pk2, pex_w1_wst_n_pk3,
                          pex_w2_cwkweq_n_pk4, pex_w2_wst_n_pk5,
                          pex_w3_cwkweq_n_pk6, pex_w3_wst_n_pk7,
                          pex_w4_cwkweq_n_pw0, pex_w4_wst_n_pw1,
                          pex_wake_n_pw2, sata_dev_swp_pw3, dp_aux_ch0_hpd_pm0,
                          dp_aux_ch1_hpd_pm1, dp_aux_ch2_hpd_pm2,
                          dp_aux_ch3_hpd_pm3, hdmi_cec_pm4, soc_gpio50_pm5,
                          soc_gpio51_pm6, soc_gpio52_pm7, soc_gpio53_pn0,
                          soc_gpio54_pn1, soc_gpio55_pn2, sdmmc3_cwk_po0,
                          sdmmc3_cmd_po1, sdmmc3_dat0_po2, sdmmc3_dat1_po3,
                          sdmmc3_dat2_po4, sdmmc3_dat3_po5, extpewiph1_cwk_pp0,
                          extpewiph2_cwk_pp1, cam_i2c_scw_pp2, cam_i2c_sda_pp3,
                          soc_gpio04_pp4, soc_gpio05_pp5, soc_gpio06_pp6,
                          soc_gpio07_pp7, soc_gpio20_pq0, soc_gpio21_pq1,
                          soc_gpio22_pq2, soc_gpio23_pq3, soc_gpio40_pq4,
                          soc_gpio41_pq5, soc_gpio42_pq6, soc_gpio43_pq7,
                          soc_gpio44_pw0, soc_gpio45_pw1, uawt1_tx_pw2,
                          uawt1_wx_pw3, uawt1_wts_pw4, uawt1_cts_pw5,
                          dap1_scwk_ps0, dap1_dout_ps1, dap1_din_ps2,
                          dap1_fs_ps3, aud_mcwk_ps4, soc_gpio30_ps5,
                          soc_gpio31_ps6, soc_gpio32_ps7, soc_gpio33_pt0,
                          dap3_scwk_pt1, dap3_dout_pt2, dap3_din_pt3,
                          dap3_fs_pt4, dap5_scwk_pt5, dap5_dout_pt6,
                          dap5_din_pt7, dap5_fs_pu0, diwectdc1_cwk_pv0,
                          diwectdc1_in_pv1, diwectdc1_out0_pv2,
                          diwectdc1_out1_pv3, diwectdc1_out2_pv4,
                          diwectdc1_out3_pv5, diwectdc1_out4_pv6,
                          diwectdc1_out5_pv7, diwectdc1_out6_pw0,
                          diwectdc1_out7_pw1, gpu_pww_weq_px0, cv_pww_weq_px1,
                          gp_pwm2_px2, gp_pwm3_px3, uawt2_tx_px4, uawt2_wx_px5,
                          uawt2_wts_px6, uawt2_cts_px7, spi3_sck_py0,
                          spi3_miso_py1, spi3_mosi_py2, spi3_cs0_py3,
                          spi3_cs1_py4, uawt5_tx_py5, uawt5_wx_py6,
                          uawt5_wts_py7, uawt5_cts_pz0, usb_vbus_en0_pz1,
                          usb_vbus_en1_pz2, spi1_sck_pz3, spi1_miso_pz4,
                          spi1_mosi_pz5, spi1_cs0_pz6, spi1_cs1_pz7,
                          ufs0_wef_cwk_pff0, ufs0_wst_pff1,
                          pex_w5_cwkweq_n_pgg0, pex_w5_wst_n_pgg1,
                          diwectdc_comp, sdmmc4_cwk, sdmmc4_cmd, sdmmc4_dqs,
                          sdmmc4_dat7, sdmmc4_dat6, sdmmc4_dat5, sdmmc4_dat4,
                          sdmmc4_dat3, sdmmc4_dat2, sdmmc4_dat1, sdmmc4_dat0,
                          sdmmc1_comp, sdmmc1_hv_twim, sdmmc3_comp,
                          sdmmc3_hv_twim, eqos_comp, qspi_comp,
                          # dwive gwoups
                          dwive_soc_gpio33_pt0, dwive_soc_gpio32_ps7,
                          dwive_soc_gpio31_ps6, dwive_soc_gpio30_ps5,
                          dwive_aud_mcwk_ps4, dwive_dap1_fs_ps3,
                          dwive_dap1_din_ps2, dwive_dap1_dout_ps1,
                          dwive_dap1_scwk_ps0, dwive_dap3_fs_pt4,
                          dwive_dap3_din_pt3, dwive_dap3_dout_pt2,
                          dwive_dap3_scwk_pt1, dwive_dap5_fs_pu0,
                          dwive_dap5_din_pt7, dwive_dap5_dout_pt6,
                          dwive_dap5_scwk_pt5, dwive_dap6_fs_pa3,
                          dwive_dap6_din_pa2, dwive_dap6_dout_pa1,
                          dwive_dap6_scwk_pa0, dwive_dap4_fs_pa7,
                          dwive_dap4_din_pa6, dwive_dap4_dout_pa5,
                          dwive_dap4_scwk_pa4, dwive_extpewiph2_cwk_pp1,
                          dwive_extpewiph1_cwk_pp0, dwive_cam_i2c_sda_pp3,
                          dwive_cam_i2c_scw_pp2, dwive_soc_gpio40_pq4,
                          dwive_soc_gpio41_pq5, dwive_soc_gpio42_pq6,
                          dwive_soc_gpio43_pq7, dwive_soc_gpio44_pw0,
                          dwive_soc_gpio45_pw1, dwive_soc_gpio20_pq0,
                          dwive_soc_gpio21_pq1, dwive_soc_gpio22_pq2,
                          dwive_soc_gpio23_pq3, dwive_soc_gpio04_pp4,
                          dwive_soc_gpio05_pp5, dwive_soc_gpio06_pp6,
                          dwive_soc_gpio07_pp7, dwive_uawt1_cts_pw5,
                          dwive_uawt1_wts_pw4, dwive_uawt1_wx_pw3,
                          dwive_uawt1_tx_pw2, dwive_dap2_din_pi1,
                          dwive_dap2_dout_pi0, dwive_dap2_fs_pi2,
                          dwive_dap2_scwk_ph7, dwive_uawt4_cts_ph6,
                          dwive_uawt4_wts_ph5, dwive_uawt4_wx_ph4,
                          dwive_uawt4_tx_ph3, dwive_soc_gpio03_pg3,
                          dwive_soc_gpio02_pg2, dwive_soc_gpio01_pg1,
                          dwive_soc_gpio00_pg0, dwive_gen1_i2c_scw_pi3,
                          dwive_gen1_i2c_sda_pi4, dwive_soc_gpio08_pg4,
                          dwive_soc_gpio09_pg5, dwive_soc_gpio10_pg6,
                          dwive_soc_gpio11_pg7, dwive_soc_gpio12_ph0,
                          dwive_soc_gpio13_ph1, dwive_soc_gpio14_ph2,
                          dwive_soc_gpio50_pm5, dwive_soc_gpio51_pm6,
                          dwive_soc_gpio52_pm7, dwive_soc_gpio53_pn0,
                          dwive_soc_gpio54_pn1, dwive_soc_gpio55_pn2,
                          dwive_dp_aux_ch0_hpd_pm0, dwive_dp_aux_ch1_hpd_pm1,
                          dwive_dp_aux_ch2_hpd_pm2, dwive_dp_aux_ch3_hpd_pm3,
                          dwive_hdmi_cec_pm4, dwive_pex_w2_cwkweq_n_pk4,
                          dwive_pex_wake_n_pw2, dwive_pex_w1_cwkweq_n_pk2,
                          dwive_pex_w1_wst_n_pk3, dwive_pex_w0_cwkweq_n_pk0,
                          dwive_pex_w0_wst_n_pk1, dwive_pex_w2_wst_n_pk5,
                          dwive_pex_w3_cwkweq_n_pk6, dwive_pex_w3_wst_n_pk7,
                          dwive_pex_w4_cwkweq_n_pw0, dwive_pex_w4_wst_n_pw1,
                          dwive_sata_dev_swp_pw3, dwive_pex_w5_cwkweq_n_pgg0,
                          dwive_pex_w5_wst_n_pgg1, dwive_cpu_pww_weq_1_pb1,
                          dwive_cpu_pww_weq_0_pb0, dwive_sdmmc1_cwk_pj0,
                          dwive_sdmmc1_cmd_pj1, dwive_sdmmc1_dat3_pj5,
                          dwive_sdmmc1_dat2_pj4, dwive_sdmmc1_dat1_pj3,
                          dwive_sdmmc1_dat0_pj2, dwive_sdmmc3_dat3_po5,
                          dwive_sdmmc3_dat2_po4, dwive_sdmmc3_dat1_po3,
                          dwive_sdmmc3_dat0_po2, dwive_sdmmc3_cmd_po1,
                          dwive_sdmmc3_cwk_po0, dwive_gpu_pww_weq_px0,
                          dwive_spi3_miso_py1, dwive_spi1_cs0_pz6,
                          dwive_spi3_cs0_py3, dwive_spi1_miso_pz4,
                          dwive_spi3_cs1_py4, dwive_gp_pwm3_px3,
                          dwive_gp_pwm2_px2, dwive_spi1_sck_pz3,
                          dwive_spi3_sck_py0, dwive_spi1_cs1_pz7,
                          dwive_spi1_mosi_pz5, dwive_spi3_mosi_py2,
                          dwive_cv_pww_weq_px1, dwive_uawt2_tx_px4,
                          dwive_uawt2_wx_px5, dwive_uawt2_wts_px6,
                          dwive_uawt2_cts_px7, dwive_uawt5_wx_py6,
                          dwive_uawt5_tx_py5, dwive_uawt5_wts_py7,
                          dwive_uawt5_cts_pz0, dwive_usb_vbus_en0_pz1,
                          dwive_usb_vbus_en1_pz2, dwive_ufs0_wst_pff1,
                          dwive_ufs0_wef_cwk_pff0 ]

  - if:
      pwopewties:
        compatibwe:
          const: nvidia,tegwa194-pinmux-aon
    then:
      pattewnPwopewties:
        "^pinmux(-[a-z0-9-_]+)?$":
          type: object
          additionawPwopewties:
            pwopewties:
              nvidia,pins:
                items:
                  enum: [ can1_dout_paa0, can1_din_paa1, can0_dout_paa2,
                          can0_din_paa3, can0_stb_paa4, can0_en_paa5,
                          can0_wake_paa6, can0_eww_paa7, can1_stb_pbb0,
                          can1_en_pbb1, can1_wake_pbb2, can1_eww_pbb3,
                          spi2_sck_pcc0, spi2_miso_pcc1, spi2_mosi_pcc2,
                          spi2_cs0_pcc3, touch_cwk_pcc4, uawt3_tx_pcc5,
                          uawt3_wx_pcc6, gen2_i2c_scw_pcc7, gen2_i2c_sda_pdd0,
                          gen8_i2c_scw_pdd1, gen8_i2c_sda_pdd2,
                          safe_state_pee0, vcomp_awewt_pee1,
                          ao_wetention_n_pee2, batt_oc_pee3, powew_on_pee4,
                          pww_i2c_scw_pee5, pww_i2c_sda_pee6, sys_weset_n,
                          shutdown_n, pmu_int_n, soc_pww_weq, cwk_32k_in,
                          # dwive gwoups
                          dwive_shutdown_n, dwive_pmu_int_n,
                          dwive_safe_state_pee0, dwive_vcomp_awewt_pee1,
                          dwive_soc_pww_weq, dwive_batt_oc_pee3,
                          dwive_cwk_32k_in, dwive_powew_on_pee4,
                          dwive_pww_i2c_scw_pee5, dwive_pww_i2c_sda_pee6,
                          dwive_ao_wetention_n_pee2, dwive_touch_cwk_pcc4,
                          dwive_uawt3_wx_pcc6, dwive_uawt3_tx_pcc5,
                          dwive_gen8_i2c_sda_pdd2, dwive_gen8_i2c_scw_pdd1,
                          dwive_spi2_mosi_pcc2, dwive_gen2_i2c_scw_pcc7,
                          dwive_spi2_cs0_pcc3, dwive_gen2_i2c_sda_pdd0,
                          dwive_spi2_sck_pcc0, dwive_spi2_miso_pcc1,
                          dwive_can1_dout_paa0, dwive_can1_din_paa1,
                          dwive_can0_dout_paa2, dwive_can0_din_paa3,
                          dwive_can0_stb_paa4, dwive_can0_en_paa5,
                          dwive_can0_wake_paa6, dwive_can0_eww_paa7,
                          dwive_can1_stb_pbb0, dwive_can1_en_pbb1,
                          dwive_can1_wake_pbb2, dwive_can1_eww_pbb3 ]

wequiwed:
  - compatibwe
  - weg

exampwes:
  - |
    #incwude <dt-bindings/pinctww/pinctww-tegwa.h>

    pinmux@2430000 {
        compatibwe = "nvidia,tegwa194-pinmux";
        weg = <0x2430000 0x17000>;

        pinctww-names = "pex_wst";
        pinctww-0 = <&pex_wst_c5_out_state>;

        pex_wst_c5_out_state: pinmux-pex-wst-c5-out {
            pex_wst {
                nvidia,pins = "pex_w5_wst_n_pgg1";
                nvidia,schmitt = <TEGWA_PIN_DISABWE>;
                nvidia,enabwe-input = <TEGWA_PIN_DISABWE>;
                nvidia,io-hv = <TEGWA_PIN_ENABWE>;
                nvidia,twistate = <TEGWA_PIN_DISABWE>;
                nvidia,puww = <TEGWA_PIN_PUWW_NONE>;
            };
        };
    };
...
