`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_30(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b111111011011010001111111110110110000000010110111001111111101110011101111111111110100100000010000100110111111011000001001111111101110000000000001110111100;
		2'd1: data <= 153'b111111111110101111111111111011100011111111101000111111111111000100011111110011001011011111101111101111000000010100101010000001001110010100000010011111001;
		2'd2: data <= 153'b000000000010111011111110100111010111111110000010000000000101001000000000000110001010100000010000110101111111100111000011111111111100001000000000000011010;
		2'd3: data <= 153'b000000101011001001111111100111000011111110101101000000000100110011011111111110111101011111101001001111000000100101011011111111110101000111111110000001001;
		endcase
		end
	end
	assign dout = data;
endmodule
