CAPI=1
[main]
name = optimsoc:sram:sdp_plain
description = "Simple Dual-Port SRAM implementation (no target-specific blocks)"
depend = optimsoc:base:functions

[fileset src_files]
file_type = systemVerilogSource
usage = sim synth
files =
  verilog/sram_sdp_dclk.sv
  verilog/sram_sdp_dclk_impl_plain.sv
  verilog/sram_tdp_dclk_impl_saed32.sv
  verilog/sram_sdp_sclk.sv
  