{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741360369022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741360369022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar  7 16:12:48 2025 " "Processing started: Fri Mar  7 16:12:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741360369022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360369022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Euklidischer_Algorithmus -c Euklidischer_Algorithmus " "Command: quartus_map --read_settings_files=on --write_settings_files=off Euklidischer_Algorithmus -c Euklidischer_Algorithmus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360369022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741360369518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741360369519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../Code/testbench.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741360377246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/modulo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/modulo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_top " "Found entity 1: modulo_top" {  } { { "../Code/modulo_top.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741360377248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/ggt_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/ggt_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ggt_top " "Found entity 1: ggt_top" {  } { { "../Code/ggt_top.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741360377250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/datapath_modulo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/datapath_modulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_modulo " "Found entity 1: datapath_modulo" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741360377252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741360377254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/controller_modulo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/controller_modulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_modulo " "Found entity 1: controller_modulo" {  } { { "../Code/controller_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741360377256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741360377258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/alu_modulo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/alu_modulo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_modulo " "Found entity 1: alu_modulo" {  } { { "../Code/alu_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu_modulo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741360377260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/jotru/desktop/projekt_se/schaltkreisentwurf_projekt/code/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Code/alu.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741360377262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ggt_top " "Elaborating entity \"ggt_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741360377298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "../Code/ggt_top.v" "controller" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741360377300 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_r controller.v(52) " "Verilog HDL or VHDL warning at controller.v(52): object \"valid_r\" assigned a value but never read" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741360377301 "|testbench|ggt_top:top|controller:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath\"" {  } { { "../Code/ggt_top.v" "datapath" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/ggt_top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741360377302 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "erg_zuvor_temp datapath.v(44) " "Verilog HDL or VHDL warning at datapath.v(44): object \"erg_zuvor_temp\" assigned a value but never read" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741360377304 "|testbench|ggt_top:top|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zahl1_r datapath.v(90) " "Verilog HDL Always Construct warning at datapath.v(90): inferring latch(es) for variable \"Zahl1_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741360377304 "|testbench|ggt_top:top|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zahl2_r datapath.v(90) " "Verilog HDL Always Construct warning at datapath.v(90): inferring latch(es) for variable \"Zahl2_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741360377304 "|testbench|ggt_top:top|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "erg_zuvor_r datapath.v(90) " "Verilog HDL Always Construct warning at datapath.v(90): inferring latch(es) for variable \"erg_zuvor_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741360377304 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erg_zuvor_r\[0\] datapath.v(108) " "Inferred latch for \"erg_zuvor_r\[0\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377304 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erg_zuvor_r\[1\] datapath.v(108) " "Inferred latch for \"erg_zuvor_r\[1\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377304 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erg_zuvor_r\[2\] datapath.v(108) " "Inferred latch for \"erg_zuvor_r\[2\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377304 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erg_zuvor_r\[3\] datapath.v(108) " "Inferred latch for \"erg_zuvor_r\[3\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377304 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erg_zuvor_r\[4\] datapath.v(108) " "Inferred latch for \"erg_zuvor_r\[4\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377304 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erg_zuvor_r\[5\] datapath.v(108) " "Inferred latch for \"erg_zuvor_r\[5\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377304 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erg_zuvor_r\[6\] datapath.v(108) " "Inferred latch for \"erg_zuvor_r\[6\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377304 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erg_zuvor_r\[7\] datapath.v(108) " "Inferred latch for \"erg_zuvor_r\[7\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377304 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erg_zuvor_r\[8\] datapath.v(108) " "Inferred latch for \"erg_zuvor_r\[8\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377304 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erg_zuvor_r\[9\] datapath.v(108) " "Inferred latch for \"erg_zuvor_r\[9\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377304 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erg_zuvor_r\[10\] datapath.v(108) " "Inferred latch for \"erg_zuvor_r\[10\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erg_zuvor_r\[11\] datapath.v(108) " "Inferred latch for \"erg_zuvor_r\[11\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erg_zuvor_r\[12\] datapath.v(108) " "Inferred latch for \"erg_zuvor_r\[12\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erg_zuvor_r\[13\] datapath.v(108) " "Inferred latch for \"erg_zuvor_r\[13\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erg_zuvor_r\[14\] datapath.v(108) " "Inferred latch for \"erg_zuvor_r\[14\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "erg_zuvor_r\[15\] datapath.v(108) " "Inferred latch for \"erg_zuvor_r\[15\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[0\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[0\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[1\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[1\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[2\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[2\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[3\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[3\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[4\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[4\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[5\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[5\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[6\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[6\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[7\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[7\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[8\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[8\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[9\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[9\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[10\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[10\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[11\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[11\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[12\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[12\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[13\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[13\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[14\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[14\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[15\] datapath.v(108) " "Inferred latch for \"Zahl2_r\[15\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[0\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[0\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[1\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[1\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[2\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[2\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[3\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[3\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[4\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[4\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[5\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[5\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[6\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[6\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[7\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[7\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[8\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[8\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377305 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[9\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[9\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377306 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[10\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[10\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377306 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[11\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[11\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377306 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[12\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[12\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377306 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[13\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[13\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377306 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[14\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[14\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377306 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[15\] datapath.v(108) " "Inferred latch for \"Zahl1_r\[15\]\" at datapath.v(108)" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377306 "|testbench|ggt_top:top|datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:datapath\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:datapath\|alu:alu\"" {  } { { "../Code/datapath.v" "alu" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741360377307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_top datapath:datapath\|alu:alu\|modulo_top:modulo " "Elaborating entity \"modulo_top\" for hierarchy \"datapath:datapath\|alu:alu\|modulo_top:modulo\"" {  } { { "../Code/alu.v" "modulo" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/alu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741360377308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_modulo datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller " "Elaborating entity \"controller_modulo\" for hierarchy \"datapath:datapath\|alu:alu\|modulo_top:modulo\|controller_modulo:controller\"" {  } { { "../Code/modulo_top.v" "controller" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741360377310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controller_modulo.v(59) " "Verilog HDL assignment warning at controller_modulo.v(59): truncated value with size 4 to match size of target (3)" {  } { { "../Code/controller_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741360377311 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controller_modulo.v(100) " "Verilog HDL assignment warning at controller_modulo.v(100): truncated value with size 4 to match size of target (3)" {  } { { "../Code/controller_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741360377311 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 controller_modulo.v(120) " "Verilog HDL assignment warning at controller_modulo.v(120): truncated value with size 4 to match size of target (3)" {  } { { "../Code/controller_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller_modulo.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741360377311 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|controller_modulo:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_modulo datapath:datapath\|alu:alu\|modulo_top:modulo\|datapath_modulo:datapath " "Elaborating entity \"datapath_modulo\" for hierarchy \"datapath:datapath\|alu:alu\|modulo_top:modulo\|datapath_modulo:datapath\"" {  } { { "../Code/modulo_top.v" "datapath" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/modulo_top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741360377312 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "running datapath_modulo.v(30) " "Verilog HDL or VHDL warning at datapath_modulo.v(30): object \"running\" assigned a value but never read" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741360377313 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ergebnis_temp datapath_modulo.v(43) " "Verilog HDL or VHDL warning at datapath_modulo.v(43): object \"ergebnis_temp\" assigned a value but never read" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741360377313 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zahl1_r datapath_modulo.v(82) " "Verilog HDL Always Construct warning at datapath_modulo.v(82): inferring latch(es) for variable \"Zahl1_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741360377313 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Zahl2_r datapath_modulo.v(82) " "Verilog HDL Always Construct warning at datapath_modulo.v(82): inferring latch(es) for variable \"Zahl2_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741360377313 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ergebnis_r datapath_modulo.v(82) " "Verilog HDL Always Construct warning at datapath_modulo.v(82): inferring latch(es) for variable \"ergebnis_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1741360377313 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 datapath_modulo.v(126) " "Verilog HDL assignment warning at datapath_modulo.v(126): truncated value with size 16 to match size of target (1)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741360377313 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ergebnis_r\[0\] datapath_modulo.v(101) " "Inferred latch for \"ergebnis_r\[0\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377313 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ergebnis_r\[1\] datapath_modulo.v(101) " "Inferred latch for \"ergebnis_r\[1\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377313 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ergebnis_r\[2\] datapath_modulo.v(101) " "Inferred latch for \"ergebnis_r\[2\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377313 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ergebnis_r\[3\] datapath_modulo.v(101) " "Inferred latch for \"ergebnis_r\[3\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377313 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ergebnis_r\[4\] datapath_modulo.v(101) " "Inferred latch for \"ergebnis_r\[4\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377313 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ergebnis_r\[5\] datapath_modulo.v(101) " "Inferred latch for \"ergebnis_r\[5\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377313 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ergebnis_r\[6\] datapath_modulo.v(101) " "Inferred latch for \"ergebnis_r\[6\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377313 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ergebnis_r\[7\] datapath_modulo.v(101) " "Inferred latch for \"ergebnis_r\[7\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ergebnis_r\[8\] datapath_modulo.v(101) " "Inferred latch for \"ergebnis_r\[8\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ergebnis_r\[9\] datapath_modulo.v(101) " "Inferred latch for \"ergebnis_r\[9\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ergebnis_r\[10\] datapath_modulo.v(101) " "Inferred latch for \"ergebnis_r\[10\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ergebnis_r\[11\] datapath_modulo.v(101) " "Inferred latch for \"ergebnis_r\[11\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ergebnis_r\[12\] datapath_modulo.v(101) " "Inferred latch for \"ergebnis_r\[12\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ergebnis_r\[13\] datapath_modulo.v(101) " "Inferred latch for \"ergebnis_r\[13\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ergebnis_r\[14\] datapath_modulo.v(101) " "Inferred latch for \"ergebnis_r\[14\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ergebnis_r\[15\] datapath_modulo.v(101) " "Inferred latch for \"ergebnis_r\[15\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[0\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[0\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[1\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[1\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[2\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[2\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[3\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[3\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[4\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[4\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[5\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[5\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[6\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[6\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[7\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[7\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[8\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[8\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[9\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[9\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[10\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[10\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[11\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[11\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[12\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[12\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[13\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[13\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[14\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[14\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl2_r\[15\] datapath_modulo.v(101) " "Inferred latch for \"Zahl2_r\[15\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[0\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[0\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[1\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[1\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[2\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[2\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[3\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[3\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[4\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[4\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[5\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[5\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377314 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[6\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[6\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377315 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[7\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[7\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377315 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[8\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[8\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377315 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[9\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[9\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377315 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[10\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[10\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377315 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[11\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[11\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377315 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[12\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[12\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377315 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[13\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[13\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377315 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[14\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[14\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377315 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Zahl1_r\[15\] datapath_modulo.v(101) " "Inferred latch for \"Zahl1_r\[15\]\" at datapath_modulo.v(101)" {  } { { "../Code/datapath_modulo.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360377315 "|testbench|ggt_top:top|datapath:datapath|alu:alu|modulo_top:modulo|datapath_modulo:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_modulo datapath:datapath\|alu:alu\|modulo_top:modulo\|datapath_modulo:datapath\|alu_modulo:alu " "Elaborating entity \"alu_modulo\" for hierarchy \"datapath:datapath\|alu:alu\|modulo_top:modulo\|datapath_modulo:datapath\|alu_modulo:alu\"" {  } { { "../Code/datapath_modulo.v" "alu" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath_modulo.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741360377316 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|erg_zuvor_r\[0\] " "Latch datapath:datapath\|erg_zuvor_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377850 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|erg_zuvor_r\[1\] " "Latch datapath:datapath\|erg_zuvor_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377851 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|erg_zuvor_r\[2\] " "Latch datapath:datapath\|erg_zuvor_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377851 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|erg_zuvor_r\[3\] " "Latch datapath:datapath\|erg_zuvor_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377851 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|erg_zuvor_r\[4\] " "Latch datapath:datapath\|erg_zuvor_r\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377851 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|erg_zuvor_r\[5\] " "Latch datapath:datapath\|erg_zuvor_r\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377851 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|erg_zuvor_r\[6\] " "Latch datapath:datapath\|erg_zuvor_r\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377852 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|erg_zuvor_r\[7\] " "Latch datapath:datapath\|erg_zuvor_r\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377852 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|erg_zuvor_r\[8\] " "Latch datapath:datapath\|erg_zuvor_r\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377852 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|erg_zuvor_r\[9\] " "Latch datapath:datapath\|erg_zuvor_r\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377852 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|erg_zuvor_r\[10\] " "Latch datapath:datapath\|erg_zuvor_r\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377852 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|erg_zuvor_r\[11\] " "Latch datapath:datapath\|erg_zuvor_r\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377853 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|erg_zuvor_r\[12\] " "Latch datapath:datapath\|erg_zuvor_r\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377853 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|erg_zuvor_r\[13\] " "Latch datapath:datapath\|erg_zuvor_r\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377853 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|erg_zuvor_r\[14\] " "Latch datapath:datapath\|erg_zuvor_r\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377853 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|erg_zuvor_r\[15\] " "Latch datapath:datapath\|erg_zuvor_r\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377853 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[0\] " "Latch datapath:datapath\|Zahl2_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377853 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[0\] " "Latch datapath:datapath\|Zahl1_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377854 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[15\] " "Latch datapath:datapath\|Zahl1_r\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath\|start_r " "Ports D and ENA on the latch are fed by the same signal datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377854 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[15\] " "Latch datapath:datapath\|Zahl2_r\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377854 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[14\] " "Latch datapath:datapath\|Zahl1_r\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377854 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[14\] " "Latch datapath:datapath\|Zahl2_r\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377854 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377854 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[13\] " "Latch datapath:datapath\|Zahl1_r\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath\|start_r " "Ports D and ENA on the latch are fed by the same signal datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377855 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[13\] " "Latch datapath:datapath\|Zahl2_r\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377855 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[12\] " "Latch datapath:datapath\|Zahl1_r\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377855 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[12\] " "Latch datapath:datapath\|Zahl2_r\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377855 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[11\] " "Latch datapath:datapath\|Zahl1_r\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath\|start_r " "Ports D and ENA on the latch are fed by the same signal datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377855 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[11\] " "Latch datapath:datapath\|Zahl2_r\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377855 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377855 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[10\] " "Latch datapath:datapath\|Zahl1_r\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377856 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[10\] " "Latch datapath:datapath\|Zahl2_r\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377856 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[9\] " "Latch datapath:datapath\|Zahl1_r\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath\|start_r " "Ports D and ENA on the latch are fed by the same signal datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377856 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[9\] " "Latch datapath:datapath\|Zahl2_r\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377856 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[8\] " "Latch datapath:datapath\|Zahl1_r\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377856 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377856 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[8\] " "Latch datapath:datapath\|Zahl2_r\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377857 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[7\] " "Latch datapath:datapath\|Zahl1_r\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath\|start_r " "Ports D and ENA on the latch are fed by the same signal datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377857 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[7\] " "Latch datapath:datapath\|Zahl2_r\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377857 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[6\] " "Latch datapath:datapath\|Zahl1_r\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377857 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377857 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[6\] " "Latch datapath:datapath\|Zahl2_r\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377858 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[5\] " "Latch datapath:datapath\|Zahl1_r\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath\|start_r " "Ports D and ENA on the latch are fed by the same signal datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377858 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[5\] " "Latch datapath:datapath\|Zahl2_r\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377858 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[4\] " "Latch datapath:datapath\|Zahl1_r\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377858 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[4\] " "Latch datapath:datapath\|Zahl2_r\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377858 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[3\] " "Latch datapath:datapath\|Zahl1_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath\|start_r " "Ports D and ENA on the latch are fed by the same signal datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377858 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[3\] " "Latch datapath:datapath\|Zahl2_r\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377859 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[2\] " "Latch datapath:datapath\|Zahl1_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377859 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[2\] " "Latch datapath:datapath\|Zahl2_r\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377859 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl1_r\[1\] " "Latch datapath:datapath\|Zahl1_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:datapath\|start_r " "Ports D and ENA on the latch are fed by the same signal datapath:datapath\|start_r" {  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377859 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:datapath\|Zahl2_r\[1\] " "Latch datapath:datapath\|Zahl2_r\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:controller\|current_state.STATE_write_zwischenspeicher " "Ports D and ENA on the latch are fed by the same signal controller:controller\|current_state.STATE_write_zwischenspeicher" {  } { { "../Code/controller.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/controller.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1741360377859 ""}  } { { "../Code/datapath.v" "" { Text "C:/Users/jotru/Desktop/Projekt_SE/Schaltkreisentwurf_Projekt/Code/datapath.v" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1741360377859 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741360378040 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741360378492 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741360378975 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741360378975 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "498 " "Implemented 498 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741360379377 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741360379377 ""} { "Info" "ICUT_CUT_TM_LCELLS" "446 " "Implemented 446 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741360379377 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741360379377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 111 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741360379422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar  7 16:12:59 2025 " "Processing ended: Fri Mar  7 16:12:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741360379422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741360379422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741360379422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741360379422 ""}
