{"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRPMSM"]]},"abstract":[{"text":"Power Reduction TWI","type":"text"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 10.11.1.","type":"text"},{"text":" ","type":"text"},{"text":"SE is bit 0 on SMCR.","type":"text"}],"schemaVersion":{"major":0,"minor":3,"patch":0},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["macOS"],"tokens":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"text":"SleepEnable","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","preciseIdentifier":"s:Sb","text":"Bool"},{"text":" { ","kind":"text"},{"kind":"keyword","text":"get"},{"kind":"text","text":" "},{"kind":"keyword","text":"set"},{"text":" }","kind":"text"}],"languages":["swift"]}]},{"content":[{"text":"Discussion","type":"heading","anchor":"discussion","level":2},{"inlineContent":[{"type":"text","text":"The SE bit must be written to logic one to make the MCU enter the sleep mode when the SLEEP instruction is executed."},{"type":"text","text":" "},{"text":"To avoid the MCU entering the sleep mode unless it is the programmerâ€™s purpose, it is recommended to write the Sleep","type":"text"},{"type":"text","text":" "},{"text":"Enable (SE) bit to one just before the execution of the SLEEP instruction and to clear it immediately after waking up.","type":"text"}],"type":"paragraph"}],"kind":"content"}],"metadata":{"extendedModule":"CoreAVR","roleHeading":"Type Property","title":"SleepEnable","modules":[{"name":"CoreAVR"}],"fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"SleepEnable","kind":"identifier"},{"kind":"text","text":": "},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"externalID":"s:7CoreAVR7AVRPMSMPAAE11SleepEnableSbvpZ","symbolKind":"property","role":"symbol"},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/avrpmsm\/sleepenable"]}],"kind":"symbol","identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRPMSM\/SleepEnable"},"sections":[],"references":{"doc://CoreAVR/documentation/CoreAVR/AVRPMSM/SleepEnable":{"fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SleepEnable","kind":"identifier"},{"kind":"text","text":": "},{"preciseIdentifier":"s:Sb","kind":"typeIdentifier","text":"Bool"}],"abstract":[{"text":"Power Reduction TWI","type":"text"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 10.11.1."},{"type":"text","text":" "},{"text":"SE is bit 0 on SMCR.","type":"text"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRPMSM\/SleepEnable","type":"topic","title":"SleepEnable","kind":"symbol","url":"\/documentation\/coreavr\/avrpmsm\/sleepenable","role":"symbol"},"doc://CoreAVR/documentation/CoreAVR/AVRPMSM":{"url":"\/documentation\/coreavr\/avrpmsm","navigatorTitle":[{"text":"AVRPMSM","kind":"identifier"}],"type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/AVRPMSM","abstract":[],"kind":"symbol","role":"symbol","fragments":[{"text":"protocol","kind":"keyword"},{"text":" ","kind":"text"},{"text":"AVRPMSM","kind":"identifier"}],"title":"AVRPMSM"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"}}}