# Tiny Tapeout project information
project:
  title:        "tt_um_4bit_multiplier"      # Project title
  author:       "Zach Wilson"      # Your name
  discord:      "stealthwilson"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Muiltiplies two 4-bit inputs for an 8-bit output"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     100000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_example"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "project.v"
    - "tadders.v"
    - "multiply.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "Y[0]"
  ui[1]: "Y[1]"
  ui[2]: "Y[2]"
  ui[3]: "Y[3]"
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "Z2[0]"
  uo[1]: "Z2[1]"
  uo[2]: "Z2[2]"
  uo[3]: "Z2[3]"
  uo[4]: "Z2[4]"
  uo[5]: "Z2[5]"
  uo[6]: "Z2[6]"
  uo[7]: "Z2[7]"

  # Bidirectional pins
  uio[0]: "X[0]"
  uio[1]: "X[1]"
  uio[2]: "X[2]"
  uio[3]: "X[3]"
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
