Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Fri Jul  7 16:45:50 2017
| Host         : zxdpc running 64-bit CentOS Linux release 7.3.1611 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top5x2_7to1_ddr_tx_timing_summary_routed.rpt -rpx top5x2_7to1_ddr_tx_timing_summary_routed.rpx
| Design       : top5x2_7to1_ddr_tx
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.103        0.000                      0                  353        0.115        0.000                      0                  353        1.265        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
freqgen           {0.000 5.000}        10.000          100.000         
  txpllmmcm_d2    {0.000 10.000}       20.000          50.000          
    txclk_div     {0.000 10.000}       20.000          50.000          
  txpllmmcm_x1    {0.000 5.000}        10.000          100.000         
    tx_pixel_clk  {0.000 5.000}        10.000          100.000         
  txpllmmcm_xn    {0.000 1.429}        2.857           350.000         
vclk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
freqgen                                                                                                                                                             3.000        0.000                       0                     2  
  txpllmmcm_d2                                                                                                                                                     17.334        0.000                       0                     2  
    txclk_div          16.681        0.000                      0                   32        0.238        0.000                      0                   32        9.500        0.000                       0                    32  
  txpllmmcm_x1                                                                                                                                                      7.334        0.000                       0                     2  
    tx_pixel_clk        7.757        0.000                      0                  179        0.178        0.000                      0                  179        4.500        0.000                       0                   112  
  txpllmmcm_xn                                                                                                                                                      1.265        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
tx_pixel_clk  txclk_div           7.103        0.000                      0                  140        0.115        0.000                      0                  140  
txclk_div     tx_pixel_clk        7.924        0.000                      0                    2        0.236        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  freqgen
  To Clock:  freqgen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freqgen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { freqgen }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y31   clkgen/clk_iob_in/BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clkgen/loop8.tx_mmcme2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clkgen/loop8.tx_mmcme2_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkgen/loop8.tx_mmcme2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkgen/loop8.tx_mmcme2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkgen/loop8.tx_mmcme2_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clkgen/loop8.tx_mmcme2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  txpllmmcm_d2
  To Clock:  txpllmmcm_d2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txpllmmcm_d2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I              n/a            2.666         20.000      17.334     BUFR_X1Y4        clkgen/loop8.bufr_mmcm_d2/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  txclk_div
  To Clock:  txclk_div

Setup :            0  Failing Endpoints,  Worst Slack       16.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.681ns  (required time - arrival time)
  Source:                 dataout/loop0[1].dataout/reset_intr_reg/C
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[0].oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk_div rise@20.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        2.622ns  (logic 0.398ns (15.181%)  route 2.224ns (84.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 24.497 - 20.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.662     4.702    dataout/loop0[1].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[1].dataout/reset_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.398     5.100 r  dataout/loop0[1].dataout/reset_intr_reg/Q
                         net (fo=13, routed)          2.224     7.324    dataout/loop0[1].dataout/reset_intr
    OLOGIC_X1Y96         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[0].oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.683    24.497    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y96         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[0].oserdes_m/CLKDIV
                         clock pessimism              0.245    24.742    
                         clock uncertainty           -0.091    24.651    
    OLOGIC_X1Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.646    24.005    dataout/loop0[1].dataout/loop0[0].oserdes_m
  -------------------------------------------------------------------
                         required time                         24.005    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                 16.681    

Slack (MET) :             16.681ns  (required time - arrival time)
  Source:                 dataout/loop0[1].dataout/reset_intr_reg/C
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[4].oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk_div rise@20.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.398ns (15.172%)  route 2.225ns (84.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 24.499 - 20.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.662     4.702    dataout/loop0[1].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[1].dataout/reset_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.398     5.100 r  dataout/loop0[1].dataout/reset_intr_reg/Q
                         net (fo=13, routed)          2.225     7.325    dataout/loop0[1].dataout/reset_intr
    OLOGIC_X1Y51         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.685    24.499    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y51         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_s/CLKDIV
                         clock pessimism              0.245    24.744    
                         clock uncertainty           -0.091    24.653    
    OLOGIC_X1Y51         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.646    24.007    dataout/loop0[1].dataout/loop0[4].oserdes_s
  -------------------------------------------------------------------
                         required time                         24.007    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                 16.681    

Slack (MET) :             16.699ns  (required time - arrival time)
  Source:                 dataout/loop0[0].dataout/reset_intr_reg/C
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[0].dataout/oserdes_cs/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk_div rise@20.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.433ns (15.839%)  route 2.301ns (84.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 24.497 - 20.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.662     4.702    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[0].dataout/reset_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.433     5.135 r  dataout/loop0[0].dataout/reset_intr_reg/Q
                         net (fo=13, routed)          2.301     7.436    dataout/loop0[0].dataout/reset_intr_0
    OLOGIC_X1Y53         OSERDESE2                                    r  dataout/loop0[0].dataout/oserdes_cs/RST
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.683    24.497    dataout/loop0[0].dataout/CLK
    OLOGIC_X1Y53         OSERDESE2                                    r  dataout/loop0[0].dataout/oserdes_cs/CLKDIV
                         clock pessimism              0.245    24.742    
                         clock uncertainty           -0.091    24.651    
    OLOGIC_X1Y53         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    24.135    dataout/loop0[0].dataout/oserdes_cs
  -------------------------------------------------------------------
                         required time                         24.135    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                 16.699    

Slack (MET) :             16.789ns  (required time - arrival time)
  Source:                 dataout/loop0[1].dataout/reset_intr_reg/C
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[0].oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk_div rise@20.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.398ns (15.836%)  route 2.115ns (84.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 24.497 - 20.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.662     4.702    dataout/loop0[1].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[1].dataout/reset_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.398     5.100 r  dataout/loop0[1].dataout/reset_intr_reg/Q
                         net (fo=13, routed)          2.115     7.215    dataout/loop0[1].dataout/reset_intr
    OLOGIC_X1Y95         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[0].oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.683    24.497    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y95         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[0].oserdes_s/CLKDIV
                         clock pessimism              0.245    24.742    
                         clock uncertainty           -0.091    24.651    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.646    24.005    dataout/loop0[1].dataout/loop0[0].oserdes_s
  -------------------------------------------------------------------
                         required time                         24.005    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                 16.789    

Slack (MET) :             16.808ns  (required time - arrival time)
  Source:                 dataout/loop0[0].dataout/reset_intr_reg/C
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[0].dataout/oserdes_cm/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk_div rise@20.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.433ns (16.496%)  route 2.192ns (83.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 24.497 - 20.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.662     4.702    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[0].dataout/reset_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.433     5.135 r  dataout/loop0[0].dataout/reset_intr_reg/Q
                         net (fo=13, routed)          2.192     7.327    dataout/loop0[0].dataout/reset_intr_0
    OLOGIC_X1Y54         OSERDESE2                                    r  dataout/loop0[0].dataout/oserdes_cm/RST
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.683    24.497    dataout/loop0[0].dataout/CLK
    OLOGIC_X1Y54         OSERDESE2                                    r  dataout/loop0[0].dataout/oserdes_cm/CLKDIV
                         clock pessimism              0.245    24.742    
                         clock uncertainty           -0.091    24.651    
    OLOGIC_X1Y54         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    24.135    dataout/loop0[0].dataout/oserdes_cm
  -------------------------------------------------------------------
                         required time                         24.135    
                         arrival time                          -7.327    
  -------------------------------------------------------------------
                         slack                                 16.808    

Slack (MET) :             16.857ns  (required time - arrival time)
  Source:                 dataout/loop0[1].dataout/reset_intr_reg/C
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[3].oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk_div rise@20.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.398ns (16.288%)  route 2.046ns (83.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 24.495 - 20.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.662     4.702    dataout/loop0[1].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[1].dataout/reset_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.398     5.100 r  dataout/loop0[1].dataout/reset_intr_reg/Q
                         net (fo=13, routed)          2.046     7.146    dataout/loop0[1].dataout/reset_intr
    OLOGIC_X1Y57         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[3].oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.681    24.495    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y57         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[3].oserdes_s/CLKDIV
                         clock pessimism              0.245    24.740    
                         clock uncertainty           -0.091    24.649    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.646    24.003    dataout/loop0[1].dataout/loop0[3].oserdes_s
  -------------------------------------------------------------------
                         required time                         24.003    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                 16.857    

Slack (MET) :             16.903ns  (required time - arrival time)
  Source:                 dataout/loop0[0].dataout/reset_intr_reg/C
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[0].dataout/loop0[2].oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk_div rise@20.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.433ns (17.140%)  route 2.093ns (82.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 24.494 - 20.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.662     4.702    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[0].dataout/reset_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.433     5.135 r  dataout/loop0[0].dataout/reset_intr_reg/Q
                         net (fo=13, routed)          2.093     7.228    dataout/loop0[0].dataout/reset_intr_0
    OLOGIC_X1Y90         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[2].oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.680    24.494    dataout/loop0[0].dataout/CLK
    OLOGIC_X1Y90         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[2].oserdes_m/CLKDIV
                         clock pessimism              0.245    24.739    
                         clock uncertainty           -0.091    24.648    
    OLOGIC_X1Y90         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    24.132    dataout/loop0[0].dataout/loop0[2].oserdes_m
  -------------------------------------------------------------------
                         required time                         24.132    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                 16.903    

Slack (MET) :             16.909ns  (required time - arrival time)
  Source:                 dataout/loop0[1].dataout/reset_intr_reg/C
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[4].oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk_div rise@20.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.398ns (16.613%)  route 1.998ns (83.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 24.499 - 20.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.662     4.702    dataout/loop0[1].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[1].dataout/reset_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.398     5.100 r  dataout/loop0[1].dataout/reset_intr_reg/Q
                         net (fo=13, routed)          1.998     7.098    dataout/loop0[1].dataout/reset_intr
    OLOGIC_X1Y52         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.685    24.499    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y52         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_m/CLKDIV
                         clock pessimism              0.245    24.744    
                         clock uncertainty           -0.091    24.653    
    OLOGIC_X1Y52         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.646    24.007    dataout/loop0[1].dataout/loop0[4].oserdes_m
  -------------------------------------------------------------------
                         required time                         24.007    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                 16.909    

Slack (MET) :             17.012ns  (required time - arrival time)
  Source:                 dataout/loop0[0].dataout/reset_intr_reg/C
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[0].dataout/loop0[2].oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk_div rise@20.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.433ns (17.908%)  route 1.985ns (82.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 24.494 - 20.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.662     4.702    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[0].dataout/reset_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.433     5.135 r  dataout/loop0[0].dataout/reset_intr_reg/Q
                         net (fo=13, routed)          1.985     7.120    dataout/loop0[0].dataout/reset_intr_0
    OLOGIC_X1Y89         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[2].oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.680    24.494    dataout/loop0[0].dataout/CLK
    OLOGIC_X1Y89         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[2].oserdes_s/CLKDIV
                         clock pessimism              0.245    24.739    
                         clock uncertainty           -0.091    24.648    
    OLOGIC_X1Y89         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.516    24.132    dataout/loop0[0].dataout/loop0[2].oserdes_s
  -------------------------------------------------------------------
                         required time                         24.132    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 17.012    

Slack (MET) :             17.026ns  (required time - arrival time)
  Source:                 dataout/loop0[1].dataout/reset_intr_reg/C
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[2].oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk_div rise@20.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.398ns (17.495%)  route 1.877ns (82.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 24.495 - 20.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.662     4.702    dataout/loop0[1].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[1].dataout/reset_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.398     5.100 r  dataout/loop0[1].dataout/reset_intr_reg/Q
                         net (fo=13, routed)          1.877     6.977    dataout/loop0[1].dataout/reset_intr
    OLOGIC_X1Y92         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[2].oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.681    24.495    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y92         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[2].oserdes_m/CLKDIV
                         clock pessimism              0.245    24.740    
                         clock uncertainty           -0.091    24.649    
    OLOGIC_X1Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.646    24.003    dataout/loop0[1].dataout/loop0[2].oserdes_m
  -------------------------------------------------------------------
                         required time                         24.003    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                 17.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dataout/loop0[0].dataout/reset_intr_reg/C
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[0].dataout/reset_intr_reg/D
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.190%)  route 0.150ns (41.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.256     1.551    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[0].dataout/reset_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.164     1.715 r  dataout/loop0[0].dataout/reset_intr_reg/Q
                         net (fo=13, routed)          0.150     1.865    dataout/loop0[0].dataout/reset_intr_0
    SLICE_X88Y73         LUT5 (Prop_lut5_I0_O)        0.045     1.910 r  dataout/loop0[0].dataout/reset_intr_i_1/O
                         net (fo=1, routed)           0.000     1.910    dataout/loop0[0].dataout/reset_intr_i_1_n_0
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[0].dataout/reset_intr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.289     2.065    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[0].dataout/reset_intr_reg/C
                         clock pessimism             -0.515     1.551    
    SLICE_X88Y73         FDPE (Hold_fdpe_C_D)         0.121     1.672    dataout/loop0[0].dataout/reset_intr_reg
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dataout/loop0[0].dataout/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[0].dataout/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.256     1.551    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDCE                                         r  dataout/loop0[0].dataout/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDCE (Prop_fdce_C_Q)         0.164     1.715 r  dataout/loop0[0].dataout/count_reg[1]/Q
                         net (fo=5, routed)           0.184     1.899    dataout/loop0[0].dataout/loop0[1].dataout/count_reg[1]
    SLICE_X88Y73         LUT3 (Prop_lut3_I1_O)        0.043     1.942 r  dataout/loop0[0].dataout/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.942    dataout/loop0[0].dataout/count[2]_i_1_n_0
    SLICE_X88Y73         FDCE                                         r  dataout/loop0[0].dataout/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.289     2.065    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDCE                                         r  dataout/loop0[0].dataout/count_reg[2]/C
                         clock pessimism             -0.515     1.551    
    SLICE_X88Y73         FDCE (Hold_fdce_C_D)         0.131     1.682    dataout/loop0[0].dataout/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dataout/loop0[0].dataout/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[1].dataout/reset_intr_reg/D
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.207ns (52.877%)  route 0.184ns (47.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.256     1.551    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDCE                                         r  dataout/loop0[0].dataout/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDCE (Prop_fdce_C_Q)         0.164     1.715 f  dataout/loop0[0].dataout/count_reg[1]/Q
                         net (fo=5, routed)           0.184     1.899    dataout/loop0[0].dataout/loop0[1].dataout/count_reg[1]
    SLICE_X88Y73         LUT5 (Prop_lut5_I1_O)        0.043     1.942 r  dataout/loop0[0].dataout/reset_intr_i_1__0/O
                         net (fo=1, routed)           0.000     1.942    dataout/loop0[1].dataout/reset_intr_reg_0
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[1].dataout/reset_intr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.289     2.065    dataout/loop0[1].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[1].dataout/reset_intr_reg/C
                         clock pessimism             -0.515     1.551    
    SLICE_X88Y73         FDPE (Hold_fdpe_C_D)         0.131     1.682    dataout/loop0[1].dataout/reset_intr_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dataout/loop0[0].dataout/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[0].dataout/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.256     1.551    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDCE                                         r  dataout/loop0[0].dataout/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDCE (Prop_fdce_C_Q)         0.164     1.715 r  dataout/loop0[0].dataout/count_reg[1]/Q
                         net (fo=5, routed)           0.184     1.899    dataout/loop0[0].dataout/loop0[1].dataout/count_reg[1]
    SLICE_X88Y73         LUT4 (Prop_lut4_I0_O)        0.045     1.944 r  dataout/loop0[0].dataout/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.944    dataout/loop0[0].dataout/p_0_in[3]
    SLICE_X88Y73         FDCE                                         r  dataout/loop0[0].dataout/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.289     2.065    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDCE                                         r  dataout/loop0[0].dataout/count_reg[3]/C
                         clock pessimism             -0.515     1.551    
    SLICE_X88Y73         FDCE (Hold_fdce_C_D)         0.121     1.672    dataout/loop0[0].dataout/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dataout/loop0[0].dataout/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[0].dataout/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.116%)  route 0.184ns (46.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.256     1.551    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDCE                                         r  dataout/loop0[0].dataout/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDCE (Prop_fdce_C_Q)         0.164     1.715 r  dataout/loop0[0].dataout/count_reg[1]/Q
                         net (fo=5, routed)           0.184     1.899    dataout/loop0[0].dataout/loop0[1].dataout/count_reg[1]
    SLICE_X88Y73         LUT2 (Prop_lut2_I1_O)        0.045     1.944 r  dataout/loop0[0].dataout/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.944    dataout/loop0[0].dataout/p_0_in[1]
    SLICE_X88Y73         FDCE                                         r  dataout/loop0[0].dataout/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.289     2.065    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDCE                                         r  dataout/loop0[0].dataout/count_reg[1]/C
                         clock pessimism             -0.515     1.551    
    SLICE_X88Y73         FDCE (Hold_fdce_C_D)         0.120     1.671    dataout/loop0[0].dataout/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 dataout/loop0[0].dataout/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[0].dataout/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.530%)  route 0.231ns (52.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.256     1.551    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDCE                                         r  dataout/loop0[0].dataout/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDCE (Prop_fdce_C_Q)         0.164     1.715 f  dataout/loop0[0].dataout/count_reg[0]/Q
                         net (fo=6, routed)           0.231     1.945    dataout/loop0[0].dataout/loop0[1].dataout/count_reg[0]
    SLICE_X88Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.990 r  dataout/loop0[0].dataout/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.990    dataout/loop0[0].dataout/p_0_in[0]
    SLICE_X88Y73         FDCE                                         r  dataout/loop0[0].dataout/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.289     2.065    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDCE                                         r  dataout/loop0[0].dataout/count_reg[0]/C
                         clock pessimism             -0.515     1.551    
    SLICE_X88Y73         FDCE (Hold_fdce_C_D)         0.121     1.672    dataout/loop0[0].dataout/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 dataout/loop0[1].dataout/reset_intr_reg/C
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[1].oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.148ns (16.771%)  route 0.734ns (83.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.256     1.551    dataout/loop0[1].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[1].dataout/reset_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.148     1.699 r  dataout/loop0[1].dataout/reset_intr_reg/Q
                         net (fo=13, routed)          0.734     2.433    dataout/loop0[1].dataout/reset_intr
    OLOGIC_X1Y68         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[1].oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.315     2.091    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y68         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[1].oserdes_m/CLKDIV
                         clock pessimism             -0.497     1.595    
    OLOGIC_X1Y68         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.100    dataout/loop0[1].dataout/loop0[1].oserdes_m
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dataout/loop0[0].dataout/reset_intr_reg/C
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[0].dataout/loop0[0].oserdes_s/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.164ns (16.244%)  route 0.846ns (83.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.256     1.551    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[0].dataout/reset_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.164     1.715 r  dataout/loop0[0].dataout/reset_intr_reg/Q
                         net (fo=13, routed)          0.846     2.560    dataout/loop0[0].dataout/reset_intr_0
    OLOGIC_X1Y77         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[0].oserdes_s/RST
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.311     2.087    dataout/loop0[0].dataout/CLK
    OLOGIC_X1Y77         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[0].oserdes_s/CLKDIV
                         clock pessimism             -0.497     1.591    
    OLOGIC_X1Y77         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.150    dataout/loop0[0].dataout/loop0[0].oserdes_s
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 dataout/loop0[0].dataout/reset_intr_reg/C
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[0].dataout/loop0[0].oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        1.017ns  (logic 0.164ns (16.134%)  route 0.853ns (83.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.256     1.551    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[0].dataout/reset_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.164     1.715 r  dataout/loop0[0].dataout/reset_intr_reg/Q
                         net (fo=13, routed)          0.853     2.567    dataout/loop0[0].dataout/reset_intr_0
    OLOGIC_X1Y78         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[0].oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.311     2.087    dataout/loop0[0].dataout/CLK
    OLOGIC_X1Y78         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[0].oserdes_m/CLKDIV
                         clock pessimism             -0.497     1.591    
    OLOGIC_X1Y78         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.150    dataout/loop0[0].dataout/loop0[0].oserdes_m
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 dataout/loop0[0].dataout/reset_intr_reg/C
                            (rising edge-triggered cell FDPE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[0].dataout/loop0[3].oserdes_m/RST
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.164ns (15.780%)  route 0.875ns (84.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.256     1.551    dataout/loop0[0].dataout/CLK
    SLICE_X88Y73         FDPE                                         r  dataout/loop0[0].dataout/reset_intr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y73         FDPE (Prop_fdpe_C_Q)         0.164     1.715 r  dataout/loop0[0].dataout/reset_intr_reg/Q
                         net (fo=13, routed)          0.875     2.590    dataout/loop0[0].dataout/reset_intr_0
    OLOGIC_X1Y62         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[3].oserdes_m/RST
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.318     2.094    dataout/loop0[0].dataout/CLK
    OLOGIC_X1Y62         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[3].oserdes_m/CLKDIV
                         clock pessimism             -0.497     1.598    
    OLOGIC_X1Y62         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.157    dataout/loop0[0].dataout/loop0[3].oserdes_m
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.433    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txclk_div
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clkgen/loop8.bufr_mmcm_d2/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         20.000      18.529     OLOGIC_X1Y78  dataout/loop0[0].dataout/loop0[0].oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         20.000      18.529     OLOGIC_X1Y77  dataout/loop0[0].dataout/loop0[0].oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         20.000      18.529     OLOGIC_X1Y88  dataout/loop0[0].dataout/loop0[1].oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         20.000      18.529     OLOGIC_X1Y87  dataout/loop0[0].dataout/loop0[1].oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         20.000      18.529     OLOGIC_X1Y90  dataout/loop0[0].dataout/loop0[2].oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         20.000      18.529     OLOGIC_X1Y89  dataout/loop0[0].dataout/loop0[2].oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         20.000      18.529     OLOGIC_X1Y62  dataout/loop0[0].dataout/loop0[3].oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         20.000      18.529     OLOGIC_X1Y61  dataout/loop0[0].dataout/loop0[3].oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         20.000      18.529     OLOGIC_X1Y60  dataout/loop0[0].dataout/loop0[4].oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.471         20.000      18.529     OLOGIC_X1Y59  dataout/loop0[0].dataout/loop0[4].oserdes_s/CLKDIV
Low Pulse Width   Slow    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X88Y73  dataout/loop0[0].dataout/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X88Y73  dataout/loop0[0].dataout/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X88Y73  dataout/loop0[0].dataout/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X88Y73  dataout/loop0[0].dataout/count_reg[3]/C
Low Pulse Width   Slow    FDPE/C            n/a            0.500         10.000      9.500      SLICE_X88Y73  dataout/loop0[0].dataout/reset_intr_reg/C
Low Pulse Width   Slow    FDPE/C            n/a            0.500         10.000      9.500      SLICE_X88Y73  dataout/loop0[1].dataout/reset_intr_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         10.000      9.500      SLICE_X88Y71  dataout/loop0[0].dataout/clockb2_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         10.000      9.500      SLICE_X88Y71  dataout/loop0[0].dataout/clockb2_reg/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X88Y73  dataout/loop0[0].dataout/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X88Y73  dataout/loop0[0].dataout/count_reg[1]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         10.000      9.500      SLICE_X88Y71  dataout/loop0[0].dataout/clockb2_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         10.000      9.500      SLICE_X88Y71  dataout/loop0[0].dataout/clockb2_reg/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X88Y73  dataout/loop0[0].dataout/count_reg[0]/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X88Y73  dataout/loop0[0].dataout/count_reg[1]/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X88Y73  dataout/loop0[0].dataout/count_reg[2]/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         10.000      9.500      SLICE_X88Y73  dataout/loop0[0].dataout/count_reg[3]/C
High Pulse Width  Fast    FDPE/C            n/a            0.500         10.000      9.500      SLICE_X88Y73  dataout/loop0[0].dataout/reset_intr_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         10.000      9.500      SLICE_X88Y71  dataout/loop0[1].dataout/clockb2_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         10.000      9.500      SLICE_X88Y71  dataout/loop0[1].dataout/clockb2_reg/C
High Pulse Width  Fast    FDPE/C            n/a            0.500         10.000      9.500      SLICE_X88Y73  dataout/loop0[1].dataout/reset_intr_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  txpllmmcm_x1
  To Clock:  txpllmmcm_x1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txpllmmcm_x1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            2.666         10.000      7.334      BUFR_X1Y5        clkgen/loop8.bufr_mmcm_x1/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  tx_pixel_clk
  To Clock:  tx_pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 txd1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/holdreg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_pixel_clk rise@10.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        1.980ns  (logic 0.398ns (20.096%)  route 1.582ns (79.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.664     4.704    tx_pixel_clk
    SLICE_X88Y72         FDRE                                         r  txd1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.398     5.102 r  txd1_reg[30]/Q
                         net (fo=5, routed)           1.582     6.684    dataout/loop0[1].dataout/Q[30]
    SLICE_X89Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    13.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    13.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    14.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.128    12.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.827    13.089    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.814 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.634    14.448    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[30]/C
                         clock pessimism              0.226    14.674    
                         clock uncertainty           -0.062    14.612    
    SLICE_X89Y95         FDRE (Setup_fdre_C_D)       -0.171    14.441    dataout/loop0[1].dataout/holdreg_reg[30]
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.770ns  (required time - arrival time)
  Source:                 dataout/loop0[1].dataout/sync_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/holdreg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_pixel_clk rise@10.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.379ns (19.247%)  route 1.590ns (80.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.665     4.705    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[1].dataout/sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.379     5.084 r  dataout/loop0[1].dataout/sync_reg/Q
                         net (fo=35, routed)          1.590     6.674    dataout/loop0[1].dataout/sync_reg_n_0
    SLICE_X89Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    13.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    13.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    14.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.128    12.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.827    13.089    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.814 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.634    14.448    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[20]/C
                         clock pessimism              0.226    14.674    
                         clock uncertainty           -0.062    14.612    
    SLICE_X89Y95         FDRE (Setup_fdre_C_CE)      -0.168    14.444    dataout/loop0[1].dataout/holdreg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  7.770    

Slack (MET) :             7.770ns  (required time - arrival time)
  Source:                 dataout/loop0[1].dataout/sync_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/holdreg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_pixel_clk rise@10.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.379ns (19.247%)  route 1.590ns (80.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.665     4.705    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[1].dataout/sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.379     5.084 r  dataout/loop0[1].dataout/sync_reg/Q
                         net (fo=35, routed)          1.590     6.674    dataout/loop0[1].dataout/sync_reg_n_0
    SLICE_X89Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    13.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    13.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    14.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.128    12.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.827    13.089    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.814 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.634    14.448    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[25]/C
                         clock pessimism              0.226    14.674    
                         clock uncertainty           -0.062    14.612    
    SLICE_X89Y95         FDRE (Setup_fdre_C_CE)      -0.168    14.444    dataout/loop0[1].dataout/holdreg_reg[25]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  7.770    

Slack (MET) :             7.770ns  (required time - arrival time)
  Source:                 dataout/loop0[1].dataout/sync_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/holdreg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_pixel_clk rise@10.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.379ns (19.247%)  route 1.590ns (80.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.665     4.705    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[1].dataout/sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.379     5.084 r  dataout/loop0[1].dataout/sync_reg/Q
                         net (fo=35, routed)          1.590     6.674    dataout/loop0[1].dataout/sync_reg_n_0
    SLICE_X89Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    13.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    13.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    14.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.128    12.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.827    13.089    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.814 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.634    14.448    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[30]/C
                         clock pessimism              0.226    14.674    
                         clock uncertainty           -0.062    14.612    
    SLICE_X89Y95         FDRE (Setup_fdre_C_CE)      -0.168    14.444    dataout/loop0[1].dataout/holdreg_reg[30]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  7.770    

Slack (MET) :             7.770ns  (required time - arrival time)
  Source:                 dataout/loop0[1].dataout/sync_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/holdreg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_pixel_clk rise@10.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.379ns (19.247%)  route 1.590ns (80.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.665     4.705    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[1].dataout/sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.379     5.084 r  dataout/loop0[1].dataout/sync_reg/Q
                         net (fo=35, routed)          1.590     6.674    dataout/loop0[1].dataout/sync_reg_n_0
    SLICE_X89Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    13.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    13.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    14.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.128    12.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.827    13.089    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.814 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.634    14.448    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[5]/C
                         clock pessimism              0.226    14.674    
                         clock uncertainty           -0.062    14.612    
    SLICE_X89Y95         FDRE (Setup_fdre_C_CE)      -0.168    14.444    dataout/loop0[1].dataout/holdreg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  7.770    

Slack (MET) :             7.945ns  (required time - arrival time)
  Source:                 dataout/loop0[1].dataout/sync_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/holdreg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_pixel_clk rise@10.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.379ns (20.750%)  route 1.448ns (79.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.665     4.705    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[1].dataout/sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.379     5.084 r  dataout/loop0[1].dataout/sync_reg/Q
                         net (fo=35, routed)          1.448     6.532    dataout/loop0[1].dataout/sync_reg_n_0
    SLICE_X88Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    13.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    13.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    14.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.128    12.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.827    13.089    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.814 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.634    14.448    dataout/loop0[1].dataout/freqgen
    SLICE_X88Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[0]/C
                         clock pessimism              0.226    14.674    
                         clock uncertainty           -0.062    14.612    
    SLICE_X88Y95         FDRE (Setup_fdre_C_CE)      -0.136    14.476    dataout/loop0[1].dataout/holdreg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  7.945    

Slack (MET) :             7.945ns  (required time - arrival time)
  Source:                 dataout/loop0[1].dataout/sync_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/holdreg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_pixel_clk rise@10.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.379ns (20.750%)  route 1.448ns (79.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.665     4.705    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[1].dataout/sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.379     5.084 r  dataout/loop0[1].dataout/sync_reg/Q
                         net (fo=35, routed)          1.448     6.532    dataout/loop0[1].dataout/sync_reg_n_0
    SLICE_X88Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    13.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    13.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    14.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.128    12.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.827    13.089    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.814 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.634    14.448    dataout/loop0[1].dataout/freqgen
    SLICE_X88Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[10]/C
                         clock pessimism              0.226    14.674    
                         clock uncertainty           -0.062    14.612    
    SLICE_X88Y95         FDRE (Setup_fdre_C_CE)      -0.136    14.476    dataout/loop0[1].dataout/holdreg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  7.945    

Slack (MET) :             7.945ns  (required time - arrival time)
  Source:                 dataout/loop0[1].dataout/sync_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/holdreg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_pixel_clk rise@10.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.379ns (20.750%)  route 1.448ns (79.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.665     4.705    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[1].dataout/sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.379     5.084 r  dataout/loop0[1].dataout/sync_reg/Q
                         net (fo=35, routed)          1.448     6.532    dataout/loop0[1].dataout/sync_reg_n_0
    SLICE_X88Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    13.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    13.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    14.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.128    12.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.827    13.089    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.814 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.634    14.448    dataout/loop0[1].dataout/freqgen
    SLICE_X88Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[15]/C
                         clock pessimism              0.226    14.674    
                         clock uncertainty           -0.062    14.612    
    SLICE_X88Y95         FDRE (Setup_fdre_C_CE)      -0.136    14.476    dataout/loop0[1].dataout/holdreg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                  7.945    

Slack (MET) :             7.953ns  (required time - arrival time)
  Source:                 txd1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/holdreg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_pixel_clk rise@10.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.433ns (22.049%)  route 1.531ns (77.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.702ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.662     4.702    tx_pixel_clk
    SLICE_X88Y76         FDRE                                         r  txd1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.433     5.135 r  txd1_reg[15]/Q
                         net (fo=5, routed)           1.531     6.666    dataout/loop0[1].dataout/Q[15]
    SLICE_X88Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    13.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    13.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    14.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.128    12.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.827    13.089    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.814 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.634    14.448    dataout/loop0[1].dataout/freqgen
    SLICE_X88Y95         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[15]/C
                         clock pessimism              0.244    14.692    
                         clock uncertainty           -0.062    14.630    
    SLICE_X88Y95         FDRE (Setup_fdre_C_D)       -0.012    14.618    dataout/loop0[1].dataout/holdreg_reg[15]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                  7.953    

Slack (MET) :             7.993ns  (required time - arrival time)
  Source:                 txd1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/holdreg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_pixel_clk rise@10.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.348ns (19.799%)  route 1.410ns (80.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 14.448 - 10.000 ) 
    Source Clock Delay      (SCD):    4.704ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.664     4.704    tx_pixel_clk
    SLICE_X89Y72         FDRE                                         r  txd1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.348     5.052 r  txd1_reg[9]/Q
                         net (fo=5, routed)           1.410     6.462    dataout/loop0[1].dataout/Q[9]
    SLICE_X89Y52         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    13.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    13.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    14.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.128    12.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.827    13.089    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.814 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.634    14.448    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y52         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[9]/C
                         clock pessimism              0.244    14.692    
                         clock uncertainty           -0.062    14.630    
    SLICE_X89Y52         FDRE (Setup_fdre_C_D)       -0.176    14.454    dataout/loop0[1].dataout/holdreg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.454    
                         arrival time                          -6.462    
  -------------------------------------------------------------------
                         slack                                  7.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 txd1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pixel_clk rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.164ns (68.955%)  route 0.074ns (31.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.256     1.551    tx_pixel_clk
    SLICE_X88Y76         FDRE                                         r  txd1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164     1.715 r  txd1_reg[16]/Q
                         net (fo=5, routed)           0.074     1.788    txd1[16]
    SLICE_X89Y76         FDRE                                         r  txd1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.289     2.065    tx_pixel_clk
    SLICE_X89Y76         FDRE                                         r  txd1_reg[17]/C
                         clock pessimism             -0.502     1.564    
    SLICE_X89Y76         FDRE (Hold_fdre_C_D)         0.047     1.611    txd1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 txd1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pixel_clk rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.258     1.553    tx_pixel_clk
    SLICE_X89Y72         FDRE                                         r  txd1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  txd1_reg[23]/Q
                         net (fo=5, routed)           0.122     1.816    txd1[23]
    SLICE_X88Y72         FDRE                                         r  txd1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.291     2.067    tx_pixel_clk
    SLICE_X88Y72         FDRE                                         r  txd1_reg[24]/C
                         clock pessimism             -0.502     1.566    
    SLICE_X88Y72         FDRE (Hold_fdre_C_D)         0.060     1.626    txd1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dataout/loop0[0].dataout/clockb2d_a_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[0].dataout/sync_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pixel_clk rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.227ns (77.838%)  route 0.065ns (22.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.258     1.553    dataout/loop0[0].dataout/freqgen
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[0].dataout/clockb2d_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.128     1.681 r  dataout/loop0[0].dataout/clockb2d_a_reg/Q
                         net (fo=2, routed)           0.065     1.745    dataout/loop0[0].dataout/clockb2d_a
    SLICE_X89Y71         LUT2 (Prop_lut2_I0_O)        0.099     1.844 r  dataout/loop0[0].dataout/sync_i_1/O
                         net (fo=1, routed)           0.000     1.844    dataout/loop0[0].dataout/sync_i_1_n_0
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[0].dataout/sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.292     2.068    dataout/loop0[0].dataout/freqgen
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[0].dataout/sync_reg/C
                         clock pessimism             -0.516     1.553    
    SLICE_X89Y71         FDRE (Hold_fdre_C_D)         0.091     1.644    dataout/loop0[0].dataout/sync_reg
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 txd1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[0].dataout/holdreg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pixel_clk rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.454%)  route 0.137ns (45.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.256     1.551    tx_pixel_clk
    SLICE_X88Y76         FDRE                                         r  txd1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164     1.715 r  txd1_reg[25]/Q
                         net (fo=5, routed)           0.137     1.852    dataout/loop0[0].dataout/Q[25]
    SLICE_X89Y78         FDRE                                         r  dataout/loop0[0].dataout/holdreg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.292     2.068    dataout/loop0[0].dataout/freqgen
    SLICE_X89Y78         FDRE                                         r  dataout/loop0[0].dataout/holdreg_reg[25]/C
                         clock pessimism             -0.502     1.567    
    SLICE_X89Y78         FDRE (Hold_fdre_C_D)         0.066     1.633    dataout/loop0[0].dataout/holdreg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 txd1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pixel_clk rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.425%)  route 0.128ns (47.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.256     1.551    tx_pixel_clk
    SLICE_X89Y76         FDRE                                         r  txd1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  txd1_reg[11]/Q
                         net (fo=5, routed)           0.128     1.820    txd1[11]
    SLICE_X89Y76         FDRE                                         r  txd1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.289     2.065    tx_pixel_clk
    SLICE_X89Y76         FDRE                                         r  txd1_reg[12]/C
                         clock pessimism             -0.515     1.551    
    SLICE_X89Y76         FDRE (Hold_fdre_C_D)         0.047     1.598    txd1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 txd1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pixel_clk rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.878%)  route 0.119ns (42.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.256     1.551    tx_pixel_clk
    SLICE_X88Y76         FDRE                                         r  txd1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.164     1.715 r  txd1_reg[26]/Q
                         net (fo=5, routed)           0.119     1.834    txd1[26]
    SLICE_X88Y76         FDRE                                         r  txd1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.289     2.065    tx_pixel_clk
    SLICE_X88Y76         FDRE                                         r  txd1_reg[27]/C
                         clock pessimism             -0.515     1.551    
    SLICE_X88Y76         FDRE (Hold_fdre_C_D)         0.060     1.611    txd1_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 txd1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pixel_clk rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.266%)  route 0.127ns (49.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.258     1.553    tx_pixel_clk
    SLICE_X89Y72         FDRE                                         r  txd1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.128     1.681 r  txd1_reg[4]/Q
                         net (fo=5, routed)           0.127     1.807    txd1[4]
    SLICE_X89Y73         FDRE                                         r  txd1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.289     2.065    tx_pixel_clk
    SLICE_X89Y73         FDRE                                         r  txd1_reg[5]/C
                         clock pessimism             -0.502     1.564    
    SLICE_X89Y73         FDRE (Hold_fdre_C_D)         0.019     1.583    txd1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 txd1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pixel_clk rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.764%)  route 0.167ns (54.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.256     1.551    tx_pixel_clk
    SLICE_X89Y76         FDRE                                         r  txd1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  txd1_reg[21]/Q
                         net (fo=5, routed)           0.167     1.859    txd1[21]
    SLICE_X89Y76         FDRE                                         r  txd1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.289     2.065    tx_pixel_clk
    SLICE_X89Y76         FDRE                                         r  txd1_reg[22]/C
                         clock pessimism             -0.515     1.551    
    SLICE_X89Y76         FDRE (Hold_fdre_C_D)         0.075     1.626    txd1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 txd1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pixel_clk rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.749%)  route 0.205ns (59.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.256     1.551    tx_pixel_clk
    SLICE_X89Y73         FDRE                                         r  txd1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  txd1_reg[5]/Q
                         net (fo=5, routed)           0.205     1.897    txd1[5]
    SLICE_X89Y76         FDRE                                         r  txd1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.289     2.065    tx_pixel_clk
    SLICE_X89Y76         FDRE                                         r  txd1_reg[6]/C
                         clock pessimism             -0.482     1.584    
    SLICE_X89Y76         FDRE (Hold_fdre_C_D)         0.076     1.660    txd1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dataout/loop0[0].dataout/clockb2d_a_reg/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[0].dataout/clockb2d_b_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pixel_clk rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.944%)  route 0.128ns (50.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.258     1.553    dataout/loop0[0].dataout/freqgen
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[0].dataout/clockb2d_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDRE (Prop_fdre_C_Q)         0.128     1.681 r  dataout/loop0[0].dataout/clockb2d_a_reg/Q
                         net (fo=2, routed)           0.128     1.809    dataout/loop0[0].dataout/clockb2d_a
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[0].dataout/clockb2d_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.292     2.068    dataout/loop0[0].dataout/freqgen
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[0].dataout/clockb2d_b_reg/C
                         clock pessimism             -0.516     1.553    
    SLICE_X89Y71         FDRE (Hold_fdre_C_D)         0.017     1.570    dataout/loop0[0].dataout/clockb2d_b_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         tx_pixel_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/loop8.bufr_mmcm_x1/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBIN
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y71     dataout/loop0[0].dataout/clockb2d_a_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X89Y71     dataout/loop0[0].dataout/clockb2d_b_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y78     dataout/loop0[0].dataout/holdreg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y78     dataout/loop0[0].dataout/holdreg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y88     dataout/loop0[0].dataout/holdreg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y90     dataout/loop0[0].dataout/holdreg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y62     dataout/loop0[0].dataout/holdreg_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y60     dataout/loop0[0].dataout/holdreg_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y78     dataout/loop0[0].dataout/holdreg_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBIN
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y68     dataout/loop0[1].dataout/holdreg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y68     dataout/loop0[1].dataout/holdreg_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y68     dataout/loop0[1].dataout/holdreg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y68     dataout/loop0[1].dataout/holdreg_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y68     dataout/loop0[1].dataout/holdreg_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y68     dataout/loop0[1].dataout/holdreg_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X88Y72     txd1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y72     txd1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y72     txd1_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y72     txd1_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y71     dataout/loop0[0].dataout/clockb2d_a_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y71     dataout/loop0[0].dataout/clockb2d_b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y78     dataout/loop0[0].dataout/holdreg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y78     dataout/loop0[0].dataout/holdreg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y88     dataout/loop0[0].dataout/holdreg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y90     dataout/loop0[0].dataout/holdreg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y62     dataout/loop0[0].dataout/holdreg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y78     dataout/loop0[0].dataout/holdreg_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X89Y87     dataout/loop0[0].dataout/holdreg_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X88Y90     dataout/loop0[0].dataout/holdreg_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  txpllmmcm_xn
  To Clock:  txpllmmcm_xn

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txpllmmcm_xn
Waveform(ns):       { 0.000 1.429 }
Period(ns):         2.857
Sources:            { clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFH/I              n/a            1.592         2.857       1.265      BUFHCE_X1Y12     clkgen/loop8.bufh_mmcm_xn/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.857       1.386      OLOGIC_X1Y78     dataout/loop0[0].dataout/loop0[0].oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.857       1.386      OLOGIC_X1Y77     dataout/loop0[0].dataout/loop0[0].oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.857       1.386      OLOGIC_X1Y88     dataout/loop0[0].dataout/loop0[1].oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.857       1.386      OLOGIC_X1Y87     dataout/loop0[0].dataout/loop0[1].oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.857       1.386      OLOGIC_X1Y90     dataout/loop0[0].dataout/loop0[2].oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.857       1.386      OLOGIC_X1Y89     dataout/loop0[0].dataout/loop0[2].oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.857       1.386      OLOGIC_X1Y62     dataout/loop0[0].dataout/loop0[3].oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.857       1.386      OLOGIC_X1Y61     dataout/loop0[0].dataout/loop0[3].oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         2.857       1.386      OLOGIC_X1Y60     dataout/loop0[0].dataout/loop0[4].oserdes_m/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.857       210.503    MMCME2_ADV_X1Y1  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  tx_pixel_clk
  To Clock:  txclk_div

Setup :            0  Failing Endpoints,  Worst Slack        7.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.103ns  (required time - arrival time)
  Source:                 txd1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[4].oserdes_s/D3
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (txclk_div rise@20.000ns - tx_pixel_clk rise@10.000ns)
  Data Path Delay:        2.034ns  (logic 0.348ns (17.113%)  route 1.686ns (82.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 24.499 - 20.000 ) 
    Source Clock Delay      (SCD):    4.704ns = ( 14.704 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443    11.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717    13.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    13.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415    14.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255    12.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883    13.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756    14.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.664    14.704    tx_pixel_clk
    SLICE_X89Y72         FDRE                                         r  txd1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.348    15.052 r  txd1_reg[9]/Q
                         net (fo=5, routed)           1.686    16.738    dataout/loop0[1].dataout/Q[9]
    OLOGIC_X1Y51         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_s/D3
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.685    24.499    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y51         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_s/CLKDIV
                         clock pessimism              0.139    24.638    
                         clock uncertainty           -0.211    24.427    
    OLOGIC_X1Y51         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.586    23.841    dataout/loop0[1].dataout/loop0[4].oserdes_s
  -------------------------------------------------------------------
                         required time                         23.841    
                         arrival time                         -16.738    
  -------------------------------------------------------------------
                         slack                                  7.103    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 txd1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[0].oserdes_s/D8
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (txclk_div rise@20.000ns - tx_pixel_clk rise@10.000ns)
  Data Path Delay:        1.889ns  (logic 0.398ns (21.072%)  route 1.491ns (78.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 24.497 - 20.000 ) 
    Source Clock Delay      (SCD):    4.704ns = ( 14.704 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443    11.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717    13.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    13.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415    14.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255    12.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883    13.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756    14.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.664    14.704    tx_pixel_clk
    SLICE_X88Y72         FDRE                                         r  txd1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.398    15.102 r  txd1_reg[30]/Q
                         net (fo=5, routed)           1.491    16.593    dataout/loop0[1].dataout/Q[30]
    OLOGIC_X1Y95         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[0].oserdes_s/D8
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.683    24.497    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y95         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[0].oserdes_s/CLKDIV
                         clock pessimism              0.139    24.636    
                         clock uncertainty           -0.211    24.425    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.578    23.847    dataout/loop0[1].dataout/loop0[0].oserdes_s
  -------------------------------------------------------------------
                         required time                         23.847    
                         arrival time                         -16.593    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.292ns  (required time - arrival time)
  Source:                 txd1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[0].oserdes_s/D3
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (txclk_div rise@20.000ns - tx_pixel_clk rise@10.000ns)
  Data Path Delay:        1.981ns  (logic 0.379ns (19.129%)  route 1.602ns (80.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.497ns = ( 24.497 - 20.000 ) 
    Source Clock Delay      (SCD):    4.702ns = ( 14.702 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443    11.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717    13.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    13.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415    14.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255    12.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883    13.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756    14.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.662    14.702    tx_pixel_clk
    SLICE_X89Y73         FDRE                                         r  txd1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.379    15.081 r  txd1_reg[5]/Q
                         net (fo=5, routed)           1.602    16.683    dataout/loop0[1].dataout/Q[5]
    OLOGIC_X1Y95         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[0].oserdes_s/D3
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.683    24.497    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y95         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[0].oserdes_s/CLKDIV
                         clock pessimism              0.139    24.636    
                         clock uncertainty           -0.211    24.425    
    OLOGIC_X1Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449    23.976    dataout/loop0[1].dataout/loop0[0].oserdes_s
  -------------------------------------------------------------------
                         required time                         23.976    
                         arrival time                         -16.683    
  -------------------------------------------------------------------
                         slack                                  7.292    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 txd1_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[3].oserdes_s/D8
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (txclk_div rise@20.000ns - tx_pixel_clk rise@10.000ns)
  Data Path Delay:        1.962ns  (logic 0.379ns (19.319%)  route 1.583ns (80.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 24.495 - 20.000 ) 
    Source Clock Delay      (SCD):    4.702ns = ( 14.702 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443    11.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717    13.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    13.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415    14.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255    12.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883    13.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756    14.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.662    14.702    tx_pixel_clk
    SLICE_X89Y73         FDRE                                         r  txd1_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.379    15.081 r  txd1_reg[33]/Q
                         net (fo=5, routed)           1.583    16.664    dataout/loop0[1].dataout/Q[33]
    OLOGIC_X1Y57         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[3].oserdes_s/D8
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.681    24.495    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y57         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[3].oserdes_s/CLKDIV
                         clock pessimism              0.139    24.634    
                         clock uncertainty           -0.211    24.423    
    OLOGIC_X1Y57         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.449    23.974    dataout/loop0[1].dataout/loop0[3].oserdes_s
  -------------------------------------------------------------------
                         required time                         23.974    
                         arrival time                         -16.664    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.324ns  (required time - arrival time)
  Source:                 txd1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[0].dataout/loop0[4].oserdes_s/D4
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (txclk_div rise@20.000ns - tx_pixel_clk rise@10.000ns)
  Data Path Delay:        1.945ns  (logic 0.433ns (22.266%)  route 1.512ns (77.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 24.494 - 20.000 ) 
    Source Clock Delay      (SCD):    4.704ns = ( 14.704 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443    11.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717    13.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    13.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415    14.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255    12.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883    13.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756    14.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.664    14.704    tx_pixel_clk
    SLICE_X88Y72         FDRE                                         r  txd1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.433    15.137 r  txd1_reg[14]/Q
                         net (fo=5, routed)           1.512    16.649    dataout/loop0[0].dataout/Q[14]
    OLOGIC_X1Y59         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[4].oserdes_s/D4
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.680    24.494    dataout/loop0[0].dataout/CLK
    OLOGIC_X1Y59         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[4].oserdes_s/CLKDIV
                         clock pessimism              0.139    24.633    
                         clock uncertainty           -0.211    24.422    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.449    23.973    dataout/loop0[0].dataout/loop0[4].oserdes_s
  -------------------------------------------------------------------
                         required time                         23.973    
                         arrival time                         -16.649    
  -------------------------------------------------------------------
                         slack                                  7.324    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 txd1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[0].dataout/loop0[3].oserdes_s/D5
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (txclk_div rise@20.000ns - tx_pixel_clk rise@10.000ns)
  Data Path Delay:        1.874ns  (logic 0.379ns (20.222%)  route 1.495ns (79.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 24.492 - 20.000 ) 
    Source Clock Delay      (SCD):    4.702ns = ( 14.702 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443    11.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717    13.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    13.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415    14.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255    12.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883    13.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756    14.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.662    14.702    tx_pixel_clk
    SLICE_X89Y73         FDRE                                         r  txd1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDRE (Prop_fdre_C_Q)         0.379    15.081 r  txd1_reg[18]/Q
                         net (fo=5, routed)           1.495    16.576    dataout/loop0[0].dataout/Q[18]
    OLOGIC_X1Y61         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[3].oserdes_s/D5
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.678    24.492    dataout/loop0[0].dataout/CLK
    OLOGIC_X1Y61         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[3].oserdes_s/CLKDIV
                         clock pessimism              0.139    24.631    
                         clock uncertainty           -0.211    24.420    
    OLOGIC_X1Y61         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.449    23.971    dataout/loop0[0].dataout/loop0[3].oserdes_s
  -------------------------------------------------------------------
                         required time                         23.971    
                         arrival time                         -16.576    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 txd1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[0].dataout/loop0[4].oserdes_s/D5
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (txclk_div rise@20.000ns - tx_pixel_clk rise@10.000ns)
  Data Path Delay:        1.866ns  (logic 0.379ns (20.311%)  route 1.487ns (79.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.494ns = ( 24.494 - 20.000 ) 
    Source Clock Delay      (SCD):    4.704ns = ( 14.704 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443    11.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717    13.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    13.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415    14.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255    12.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883    13.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756    14.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.664    14.704    tx_pixel_clk
    SLICE_X89Y72         FDRE                                         r  txd1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.379    15.083 r  txd1_reg[19]/Q
                         net (fo=5, routed)           1.487    16.570    dataout/loop0[0].dataout/Q[19]
    OLOGIC_X1Y59         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[4].oserdes_s/D5
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.680    24.494    dataout/loop0[0].dataout/CLK
    OLOGIC_X1Y59         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[4].oserdes_s/CLKDIV
                         clock pessimism              0.139    24.633    
                         clock uncertainty           -0.211    24.422    
    OLOGIC_X1Y59         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.449    23.973    dataout/loop0[0].dataout/loop0[4].oserdes_s
  -------------------------------------------------------------------
                         required time                         23.973    
                         arrival time                         -16.570    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 txd1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[4].oserdes_m/D8
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (txclk_div rise@20.000ns - tx_pixel_clk rise@10.000ns)
  Data Path Delay:        1.707ns  (logic 0.348ns (20.388%)  route 1.359ns (79.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 24.499 - 20.000 ) 
    Source Clock Delay      (SCD):    4.704ns = ( 14.704 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443    11.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717    13.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    13.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415    14.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255    12.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883    13.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756    14.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.664    14.704    tx_pixel_clk
    SLICE_X89Y72         FDRE                                         r  txd1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.348    15.052 r  txd1_reg[4]/Q
                         net (fo=5, routed)           1.359    16.411    dataout/loop0[1].dataout/Q[4]
    OLOGIC_X1Y52         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_m/D8
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.685    24.499    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y52         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_m/CLKDIV
                         clock pessimism              0.139    24.638    
                         clock uncertainty           -0.211    24.427    
    OLOGIC_X1Y52         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.583    23.844    dataout/loop0[1].dataout/loop0[4].oserdes_m
  -------------------------------------------------------------------
                         required time                         23.844    
                         arrival time                         -16.411    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.444ns  (required time - arrival time)
  Source:                 txd1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[4].oserdes_s/D8
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (txclk_div rise@20.000ns - tx_pixel_clk rise@10.000ns)
  Data Path Delay:        1.693ns  (logic 0.348ns (20.560%)  route 1.345ns (79.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 24.499 - 20.000 ) 
    Source Clock Delay      (SCD):    4.704ns = ( 14.704 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443    11.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717    13.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    13.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415    14.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255    12.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883    13.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756    14.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.664    14.704    tx_pixel_clk
    SLICE_X89Y72         FDRE                                         r  txd1_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDRE (Prop_fdre_C_Q)         0.348    15.052 r  txd1_reg[34]/Q
                         net (fo=5, routed)           1.345    16.397    dataout/loop0[1].dataout/Q[34]
    OLOGIC_X1Y51         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_s/D8
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.685    24.499    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y51         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_s/CLKDIV
                         clock pessimism              0.139    24.638    
                         clock uncertainty           -0.211    24.427    
    OLOGIC_X1Y51         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.586    23.841    dataout/loop0[1].dataout/loop0[4].oserdes_s
  -------------------------------------------------------------------
                         required time                         23.841    
                         arrival time                         -16.397    
  -------------------------------------------------------------------
                         slack                                  7.444    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 txd1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[4].oserdes_s/D7
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (txclk_div rise@20.000ns - tx_pixel_clk rise@10.000ns)
  Data Path Delay:        1.680ns  (logic 0.398ns (23.692%)  route 1.282ns (76.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 24.499 - 20.000 ) 
    Source Clock Delay      (SCD):    4.704ns = ( 14.704 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443    11.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717    13.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081    13.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415    14.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.255    12.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.883    13.284    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.756    14.040 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.664    14.704    tx_pixel_clk
    SLICE_X88Y72         FDRE                                         r  txd1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDRE (Prop_fdre_C_Q)         0.398    15.102 r  txd1_reg[29]/Q
                         net (fo=5, routed)           1.282    16.384    dataout/loop0[1].dataout/Q[29]
    OLOGIC_X1Y51         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_s/D7
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                     20.000    20.000 r  
    G5                                                0.000    20.000 r  freqgen (IN)
                         net (fo=0)                   0.000    20.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    21.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    23.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    23.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    24.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.128    22.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.827    23.089    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725    23.814 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.685    24.499    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y51         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_s/CLKDIV
                         clock pessimism              0.139    24.638    
                         clock uncertainty           -0.211    24.427    
    OLOGIC_X1Y51         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.576    23.851    dataout/loop0[1].dataout/loop0[4].oserdes_s
  -------------------------------------------------------------------
                         required time                         23.851    
                         arrival time                         -16.384    
  -------------------------------------------------------------------
                         slack                                  7.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 txd1_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[0].dataout/loop0[2].oserdes_s/D8
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.148ns (26.598%)  route 0.408ns (73.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.256     1.551    tx_pixel_clk
    SLICE_X88Y76         FDRE                                         r  txd1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.148     1.699 r  txd1_reg[32]/Q
                         net (fo=5, routed)           0.408     2.107    dataout/loop0[0].dataout/Q[32]
    OLOGIC_X1Y89         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[2].oserdes_s/D8
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.320     2.096    dataout/loop0[0].dataout/CLK
    OLOGIC_X1Y89         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[2].oserdes_s/CLKDIV
                         clock pessimism             -0.282     1.815    
                         clock uncertainty            0.211     2.026    
    OLOGIC_X1Y89         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.992    dataout/loop0[0].dataout/loop0[2].oserdes_s
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dataout/loop0[1].dataout/holdreg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[4].oserdes_m/D5
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.164ns (25.345%)  route 0.483ns (74.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.269     1.564    dataout/loop0[1].dataout/freqgen
    SLICE_X88Y52         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y52         FDRE (Prop_fdre_C_Q)         0.164     1.728 r  dataout/loop0[1].dataout/holdreg_reg[24]/Q
                         net (fo=1, routed)           0.483     2.211    dataout/loop0[1].dataout/mdataina_60
    OLOGIC_X1Y52         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_m/D5
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.322     2.098    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y52         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_m/CLKDIV
                         clock pessimism             -0.282     1.817    
                         clock uncertainty            0.211     2.028    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.047    dataout/loop0[1].dataout/loop0[4].oserdes_m
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dataout/loop0[1].dataout/holdreg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[4].oserdes_m/D7
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.141ns (21.745%)  route 0.507ns (78.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.269     1.564    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y52         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.141     1.705 r  dataout/loop0[1].dataout/holdreg_reg[34]/Q
                         net (fo=1, routed)           0.507     2.212    dataout/loop0[1].dataout/mdataina_62
    OLOGIC_X1Y52         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_m/D7
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.322     2.098    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y52         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_m/CLKDIV
                         clock pessimism             -0.282     1.817    
                         clock uncertainty            0.211     2.028    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.047    dataout/loop0[1].dataout/loop0[4].oserdes_m
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 txd1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[2].oserdes_m/D8
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.128ns (21.023%)  route 0.481ns (78.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.256     1.551    tx_pixel_clk
    SLICE_X89Y76         FDRE                                         r  txd1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y76         FDRE (Prop_fdre_C_Q)         0.128     1.679 r  txd1_reg[2]/Q
                         net (fo=5, routed)           0.481     2.159    dataout/loop0[1].dataout/Q[2]
    OLOGIC_X1Y92         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[2].oserdes_m/D8
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.320     2.096    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y92         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[2].oserdes_m/CLKDIV
                         clock pessimism             -0.282     1.815    
                         clock uncertainty            0.211     2.026    
    OLOGIC_X1Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.992    dataout/loop0[1].dataout/loop0[2].oserdes_m
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 dataout/loop0[1].dataout/holdreg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[4].oserdes_m/D2
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.141ns (21.485%)  route 0.515ns (78.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.269     1.564    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y52         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y52         FDRE (Prop_fdre_C_Q)         0.141     1.705 r  dataout/loop0[1].dataout/holdreg_reg[9]/Q
                         net (fo=1, routed)           0.515     2.220    dataout/loop0[1].dataout/mdataina_57
    OLOGIC_X1Y52         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_m/D2
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.322     2.098    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y52         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[4].oserdes_m/CLKDIV
                         clock pessimism             -0.282     1.817    
                         clock uncertainty            0.211     2.028    
    OLOGIC_X1Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.047    dataout/loop0[1].dataout/loop0[4].oserdes_m
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dataout/loop0[0].dataout/holdreg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[0].dataout/loop0[1].oserdes_m/D6
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.442%)  route 0.517ns (78.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.266     1.561    dataout/loop0[0].dataout/freqgen
    SLICE_X89Y88         FDRE                                         r  dataout/loop0[0].dataout/holdreg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y88         FDRE (Prop_fdre_C_Q)         0.141     1.702 r  dataout/loop0[0].dataout/holdreg_reg[26]/Q
                         net (fo=1, routed)           0.517     2.218    dataout/loop0[0].dataout/mdataina_19
    OLOGIC_X1Y88         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[1].oserdes_m/D6
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.318     2.094    dataout/loop0[0].dataout/CLK
    OLOGIC_X1Y88         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[1].oserdes_m/CLKDIV
                         clock pessimism             -0.282     1.813    
                         clock uncertainty            0.211     2.024    
    OLOGIC_X1Y88         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.043    dataout/loop0[0].dataout/loop0[1].oserdes_m
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dataout/loop0[0].dataout/holdreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[0].dataout/loop0[0].oserdes_m/D2
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.141ns (21.259%)  route 0.522ns (78.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.258     1.553    dataout/loop0[0].dataout/freqgen
    SLICE_X89Y78         FDRE                                         r  dataout/loop0[0].dataout/holdreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  dataout/loop0[0].dataout/holdreg_reg[5]/Q
                         net (fo=1, routed)           0.522     2.216    dataout/loop0[0].dataout/mdataina_1
    OLOGIC_X1Y78         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[0].oserdes_m/D2
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.311     2.087    dataout/loop0[0].dataout/CLK
    OLOGIC_X1Y78         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[0].oserdes_m/CLKDIV
                         clock pessimism             -0.282     1.806    
                         clock uncertainty            0.211     2.017    
    OLOGIC_X1Y78         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.036    dataout/loop0[0].dataout/loop0[0].oserdes_m
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dataout/loop0[0].dataout/holdreg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[0].dataout/loop0[0].oserdes_m/D4
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.164ns (24.634%)  route 0.502ns (75.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.258     1.553    dataout/loop0[0].dataout/freqgen
    SLICE_X88Y78         FDRE                                         r  dataout/loop0[0].dataout/holdreg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  dataout/loop0[0].dataout/holdreg_reg[15]/Q
                         net (fo=1, routed)           0.502     2.218    dataout/loop0[0].dataout/mdataina_3
    OLOGIC_X1Y78         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[0].oserdes_m/D4
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.311     2.087    dataout/loop0[0].dataout/CLK
    OLOGIC_X1Y78         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[0].oserdes_m/CLKDIV
                         clock pessimism             -0.282     1.806    
                         clock uncertainty            0.211     2.017    
    OLOGIC_X1Y78         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.036    dataout/loop0[0].dataout/loop0[0].oserdes_m
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dataout/loop0[0].dataout/holdreg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[0].dataout/loop0[2].oserdes_m/D5
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.164ns (24.634%)  route 0.502ns (75.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.267     1.562    dataout/loop0[0].dataout/freqgen
    SLICE_X88Y90         FDRE                                         r  dataout/loop0[0].dataout/holdreg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  dataout/loop0[0].dataout/holdreg_reg[22]/Q
                         net (fo=1, routed)           0.502     2.227    dataout/loop0[0].dataout/mdataina_32
    OLOGIC_X1Y90         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[2].oserdes_m/D5
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.320     2.096    dataout/loop0[0].dataout/CLK
    OLOGIC_X1Y90         OSERDESE2                                    r  dataout/loop0[0].dataout/loop0[2].oserdes_m/CLKDIV
                         clock pessimism             -0.282     1.815    
                         clock uncertainty            0.211     2.026    
    OLOGIC_X1Y90         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.045    dataout/loop0[0].dataout/loop0[2].oserdes_m
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dataout/loop0[1].dataout/holdreg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataout/loop0[1].dataout/loop0[2].oserdes_m/D5
                            (rising edge-triggered cell OSERDESE2 clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk_div rise@0.000ns - tx_pixel_clk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.164ns (24.634%)  route 0.502ns (75.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.267     1.562    dataout/loop0[1].dataout/freqgen
    SLICE_X88Y92         FDRE                                         r  dataout/loop0[1].dataout/holdreg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.164     1.726 r  dataout/loop0[1].dataout/holdreg_reg[22]/Q
                         net (fo=1, routed)           0.502     2.227    dataout/loop0[1].dataout/mdataina_32
    OLOGIC_X1Y92         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[2].oserdes_m/D5
  -------------------------------------------------------------------    -------------------

                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.320     2.096    dataout/loop0[1].dataout/CLK
    OLOGIC_X1Y92         OSERDESE2                                    r  dataout/loop0[1].dataout/loop0[2].oserdes_m/CLKDIV
                         clock pessimism             -0.282     1.815    
                         clock uncertainty            0.211     2.026    
    OLOGIC_X1Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.045    dataout/loop0[1].dataout/loop0[2].oserdes_m
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  txclk_div
  To Clock:  tx_pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.924ns  (required time - arrival time)
  Source:                 dataout/loop0[0].dataout/clockb2_reg/C
                            (rising edge-triggered cell FDRE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[0].dataout/clockb2d_a_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_pixel_clk rise@10.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.433ns (25.427%)  route 1.270ns (74.573%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 14.436 - 10.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.665     4.705    dataout/loop0[0].dataout/CLK
    SLICE_X88Y71         FDRE                                         r  dataout/loop0[0].dataout/clockb2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.433     5.138 r  dataout/loop0[0].dataout/clockb2_reg/Q
                         net (fo=2, routed)           1.270     6.408    dataout/loop0[0].dataout/clockb2
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[0].dataout/clockb2d_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    13.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    13.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    14.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.128    12.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.827    13.089    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.814 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.622    14.436    dataout/loop0[0].dataout/freqgen
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[0].dataout/clockb2d_a_reg/C
                         clock pessimism              0.139    14.575    
                         clock uncertainty           -0.211    14.364    
    SLICE_X89Y71         FDRE (Setup_fdre_C_D)       -0.032    14.332    dataout/loop0[0].dataout/clockb2d_a_reg
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                          -6.408    
  -------------------------------------------------------------------
                         slack                                  7.924    

Slack (MET) :             8.060ns  (required time - arrival time)
  Source:                 dataout/loop0[1].dataout/clockb2_reg/C
                            (rising edge-triggered cell FDRE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[1].dataout/clockb2d_a_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (tx_pixel_clk rise@10.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.433ns (27.811%)  route 1.124ns (72.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 14.436 - 10.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.717     3.160    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.241 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.415     4.656    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.255     2.401 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.883     3.284    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.756     4.040 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.665     4.705    dataout/loop0[1].dataout/CLK
    SLICE_X88Y71         FDRE                                         r  dataout/loop0[1].dataout/clockb2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.433     5.138 r  dataout/loop0[1].dataout/clockb2_reg/Q
                         net (fo=2, routed)           1.124     6.262    dataout/loop0[1].dataout/clockb2_reg_n_0
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[1].dataout/clockb2d_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                     10.000    10.000 r  
    G5                                                0.000    10.000 r  freqgen (IN)
                         net (fo=0)                   0.000    10.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         1.377    11.377 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           1.628    13.005    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    13.082 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           1.308    14.390    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.128    12.262 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.827    13.089    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.725    13.814 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.622    14.436    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[1].dataout/clockb2d_a_reg/C
                         clock pessimism              0.139    14.575    
                         clock uncertainty           -0.211    14.364    
    SLICE_X89Y71         FDRE (Setup_fdre_C_D)       -0.042    14.322    dataout/loop0[1].dataout/clockb2d_a_reg
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  8.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dataout/loop0[1].dataout/clockb2_reg/C
                            (rising edge-triggered cell FDRE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[1].dataout/clockb2d_a_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pixel_clk rise@0.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.839%)  route 0.587ns (78.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.258     1.553    dataout/loop0[1].dataout/CLK
    SLICE_X88Y71         FDRE                                         r  dataout/loop0[1].dataout/clockb2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  dataout/loop0[1].dataout/clockb2_reg/Q
                         net (fo=2, routed)           0.587     2.304    dataout/loop0[1].dataout/clockb2_reg_n_0
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[1].dataout/clockb2d_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.292     2.068    dataout/loop0[1].dataout/freqgen
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[1].dataout/clockb2d_a_reg/C
                         clock pessimism             -0.282     1.787    
                         clock uncertainty            0.211     1.998    
    SLICE_X89Y71         FDRE (Hold_fdre_C_D)         0.070     2.068    dataout/loop0[1].dataout/clockb2d_a_reg
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dataout/loop0[0].dataout/clockb2_reg/C
                            (rising edge-triggered cell FDRE clocked by txclk_div  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dataout/loop0[0].dataout/clockb2d_a_reg/D
                            (rising edge-triggered cell FDRE clocked by tx_pixel_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             tx_pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tx_pixel_clk rise@0.000ns - txclk_div rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.164ns (19.094%)  route 0.695ns (80.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk_div rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.644     0.924    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.950 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.561     1.511    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -0.849     0.662 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.363     1.025    clkgen/txpllmmcm_d2
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.270     1.295 r  clkgen/loop8.bufr_mmcm_d2/O
                         net (fo=32, routed)          0.258     1.553    dataout/loop0[0].dataout/CLK
    SLICE_X88Y71         FDRE                                         r  dataout/loop0[0].dataout/clockb2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDRE (Prop_fdre_C_Q)         0.164     1.717 r  dataout/loop0[0].dataout/clockb2_reg/Q
                         net (fo=2, routed)           0.695     2.412    dataout/loop0[0].dataout/clockb2
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[0].dataout/clockb2d_a_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock tx_pixel_clk rise edge)
                                                      0.000     0.000 r  
    G5                                                0.000     0.000 r  freqgen (IN)
                         net (fo=0)                   0.000     0.000    clkgen/clk_iob_in/I
    G5                   IBUF (Prop_ibuf_I_O)         0.468     0.468 r  clkgen/clk_iob_in/IBUF/O
                         net (fo=1, routed)           0.699     1.167    clkgen/clk_iob_in/IBUFG_2_BUFG
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.196 r  clkgen/clk_iob_in/BUFG/O
                         net (fo=1, routed)           0.830     2.025    clkgen/clkint
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.082     0.943 r  clkgen/loop8.tx_mmcme2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.402     1.345    clkgen/txpllmmcm_x1
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.776 r  clkgen/loop8.bufr_mmcm_x1/O
                         net (fo=112, routed)         0.292     2.068    dataout/loop0[0].dataout/freqgen
    SLICE_X89Y71         FDRE                                         r  dataout/loop0[0].dataout/clockb2d_a_reg/C
                         clock pessimism             -0.282     1.787    
                         clock uncertainty            0.211     1.998    
    SLICE_X89Y71         FDRE (Hold_fdre_C_D)         0.075     2.073    dataout/loop0[0].dataout/clockb2d_a_reg
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.339    





