
P6_Nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d1c  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003eb0  08003eb0  00004eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ee8  08003ee8  0000500c  2**0
                  CONTENTS
  4 .ARM          00000000  08003ee8  08003ee8  0000500c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ee8  08003ee8  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ee8  08003ee8  00004ee8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003eec  08003eec  00004eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003ef0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000500c  2**0
                  CONTENTS
 10 .bss          0000011c  2000000c  2000000c  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000128  20000128  0000500c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ae68  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018b9  00000000  00000000  0000fea4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007d8  00000000  00000000  00011760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000604  00000000  00000000  00011f38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f433  00000000  00000000  0001253c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a6ac  00000000  00000000  0003196f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000bf090  00000000  00000000  0003c01b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fb0ab  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001f70  00000000  00000000  000fb0f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000075  00000000  00000000  000fd060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08003e98 	.word	0x08003e98

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08003e98 	.word	0x08003e98

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d8:	f000 fbc6 	bl	8000968 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001dc:	f000 f866 	bl	80002ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e0:	f000 f972 	bl	80004c8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001e4:	f000 f940 	bl	8000468 <MX_USART2_UART_Init>
  MX_CAN_Init();
 80001e8:	f000 f8be 	bl	8000368 <MX_CAN_Init>
  /* USER CODE BEGIN WHILE */
    while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    	if (RxData[0] != 0) {
 80001ec:	4b2b      	ldr	r3, [pc, #172]	@ (800029c <main+0xc8>)
 80001ee:	781b      	ldrb	r3, [r3, #0]
 80001f0:	2b00      	cmp	r3, #0
 80001f2:	d0fb      	beq.n	80001ec <main+0x18>

			HAL_GPIO_WritePin(Floor_1_indicator_LED_GPIO_Port, Floor_1_indicator_LED_Pin, GPIO_PIN_RESET);
 80001f4:	2200      	movs	r2, #0
 80001f6:	2120      	movs	r1, #32
 80001f8:	4829      	ldr	r0, [pc, #164]	@ (80002a0 <main+0xcc>)
 80001fa:	f001 fd07 	bl	8001c0c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Floor_2_indicator_LED_GPIO_Port, Floor_2_indicator_LED_Pin, GPIO_PIN_RESET);
 80001fe:	2200      	movs	r2, #0
 8000200:	2101      	movs	r1, #1
 8000202:	4828      	ldr	r0, [pc, #160]	@ (80002a4 <main+0xd0>)
 8000204:	f001 fd02 	bl	8001c0c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Floor_3_indicator_LED_GPIO_Port, Floor_3_indicator_LED_Pin, GPIO_PIN_RESET);
 8000208:	2200      	movs	r2, #0
 800020a:	2102      	movs	r1, #2
 800020c:	4825      	ldr	r0, [pc, #148]	@ (80002a4 <main+0xd0>)
 800020e:	f001 fcfd 	bl	8001c0c <HAL_GPIO_WritePin>

			switch (RxData[0]){
 8000212:	4b22      	ldr	r3, [pc, #136]	@ (800029c <main+0xc8>)
 8000214:	781b      	ldrb	r3, [r3, #0]
 8000216:	2b07      	cmp	r3, #7
 8000218:	d01e      	beq.n	8000258 <main+0x84>
 800021a:	2b07      	cmp	r3, #7
 800021c:	dc28      	bgt.n	8000270 <main+0x9c>
 800021e:	2b05      	cmp	r3, #5
 8000220:	d002      	beq.n	8000228 <main+0x54>
 8000222:	2b06      	cmp	r3, #6
 8000224:	d00c      	beq.n	8000240 <main+0x6c>
 8000226:	e023      	b.n	8000270 <main+0x9c>
				case AT_FLOOR_1:
					HAL_GPIO_WritePin(Floor_1_indicator_LED_GPIO_Port, Floor_1_indicator_LED_Pin, GPIO_PIN_SET);
 8000228:	2201      	movs	r2, #1
 800022a:	2120      	movs	r1, #32
 800022c:	481c      	ldr	r0, [pc, #112]	@ (80002a0 <main+0xcc>)
 800022e:	f001 fced 	bl	8001c0c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(PB1_LED_GPIO_Port, PB1_LED_Pin, GPIO_PIN_RESET);
 8000232:	2200      	movs	r2, #0
 8000234:	2110      	movs	r1, #16
 8000236:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800023a:	f001 fce7 	bl	8001c0c <HAL_GPIO_WritePin>
					break;
 800023e:	e017      	b.n	8000270 <main+0x9c>
				case AT_FLOOR_2:
					HAL_GPIO_WritePin(Floor_2_indicator_LED_GPIO_Port, Floor_2_indicator_LED_Pin, GPIO_PIN_SET);
 8000240:	2201      	movs	r2, #1
 8000242:	2101      	movs	r1, #1
 8000244:	4817      	ldr	r0, [pc, #92]	@ (80002a4 <main+0xd0>)
 8000246:	f001 fce1 	bl	8001c0c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(PB2_LED_GPIO_Port, PB2_LED_Pin, GPIO_PIN_RESET);
 800024a:	2200      	movs	r2, #0
 800024c:	2140      	movs	r1, #64	@ 0x40
 800024e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000252:	f001 fcdb 	bl	8001c0c <HAL_GPIO_WritePin>
					break;
 8000256:	e00b      	b.n	8000270 <main+0x9c>
				case AT_FLOOR_3:
					HAL_GPIO_WritePin(Floor_3_indicator_LED_GPIO_Port, Floor_3_indicator_LED_Pin, GPIO_PIN_SET);
 8000258:	2201      	movs	r2, #1
 800025a:	2102      	movs	r1, #2
 800025c:	4811      	ldr	r0, [pc, #68]	@ (80002a4 <main+0xd0>)
 800025e:	f001 fcd5 	bl	8001c0c <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(PB3_LED_GPIO_Port, PB3_LED_Pin, GPIO_PIN_RESET);
 8000262:	2200      	movs	r2, #0
 8000264:	2180      	movs	r1, #128	@ 0x80
 8000266:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800026a:	f001 fccf 	bl	8001c0c <HAL_GPIO_WritePin>
					break;
 800026e:	bf00      	nop
			}
			// Keep LED on for 2 seconds
			for (i=0; i<8; i++) {
 8000270:	4b0d      	ldr	r3, [pc, #52]	@ (80002a8 <main+0xd4>)
 8000272:	2200      	movs	r2, #0
 8000274:	701a      	strb	r2, [r3, #0]
 8000276:	e00b      	b.n	8000290 <main+0xbc>
				RxData[i] = 0x00;																	// Reset the RxData[] buffer (used as flag)
 8000278:	4b0b      	ldr	r3, [pc, #44]	@ (80002a8 <main+0xd4>)
 800027a:	781b      	ldrb	r3, [r3, #0]
 800027c:	461a      	mov	r2, r3
 800027e:	4b07      	ldr	r3, [pc, #28]	@ (800029c <main+0xc8>)
 8000280:	2100      	movs	r1, #0
 8000282:	5499      	strb	r1, [r3, r2]
			for (i=0; i<8; i++) {
 8000284:	4b08      	ldr	r3, [pc, #32]	@ (80002a8 <main+0xd4>)
 8000286:	781b      	ldrb	r3, [r3, #0]
 8000288:	3301      	adds	r3, #1
 800028a:	b2da      	uxtb	r2, r3
 800028c:	4b06      	ldr	r3, [pc, #24]	@ (80002a8 <main+0xd4>)
 800028e:	701a      	strb	r2, [r3, #0]
 8000290:	4b05      	ldr	r3, [pc, #20]	@ (80002a8 <main+0xd4>)
 8000292:	781b      	ldrb	r3, [r3, #0]
 8000294:	2b07      	cmp	r3, #7
 8000296:	d9ef      	bls.n	8000278 <main+0xa4>
    	if (RxData[0] != 0) {
 8000298:	e7a8      	b.n	80001ec <main+0x18>
 800029a:	bf00      	nop
 800029c:	20000114 	.word	0x20000114
 80002a0:	48000800 	.word	0x48000800
 80002a4:	48000400 	.word	0x48000400
 80002a8:	20000120 	.word	0x20000120

080002ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b0a6      	sub	sp, #152	@ 0x98
 80002b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002b2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80002b6:	2228      	movs	r2, #40	@ 0x28
 80002b8:	2100      	movs	r1, #0
 80002ba:	4618      	mov	r0, r3
 80002bc:	f003 fdbf 	bl	8003e3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80002c4:	2200      	movs	r2, #0
 80002c6:	601a      	str	r2, [r3, #0]
 80002c8:	605a      	str	r2, [r3, #4]
 80002ca:	609a      	str	r2, [r3, #8]
 80002cc:	60da      	str	r2, [r3, #12]
 80002ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002d0:	1d3b      	adds	r3, r7, #4
 80002d2:	2258      	movs	r2, #88	@ 0x58
 80002d4:	2100      	movs	r1, #0
 80002d6:	4618      	mov	r0, r3
 80002d8:	f003 fdb1 	bl	8003e3e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002dc:	2302      	movs	r3, #2
 80002de:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002e0:	2301      	movs	r3, #1
 80002e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002e4:	2310      	movs	r3, #16
 80002e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ea:	2302      	movs	r3, #2
 80002ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80002f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002f8:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002fc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000300:	2300      	movs	r3, #0
 8000302:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000306:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800030a:	4618      	mov	r0, r3
 800030c:	f001 fcc8 	bl	8001ca0 <HAL_RCC_OscConfig>
 8000310:	4603      	mov	r3, r0
 8000312:	2b00      	cmp	r3, #0
 8000314:	d001      	beq.n	800031a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000316:	f000 f9e5 	bl	80006e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800031a:	230f      	movs	r3, #15
 800031c:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800031e:	2302      	movs	r3, #2
 8000320:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000322:	2300      	movs	r3, #0
 8000324:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000326:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800032a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800032c:	2300      	movs	r3, #0
 800032e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000330:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000334:	2102      	movs	r1, #2
 8000336:	4618      	mov	r0, r3
 8000338:	f002 fd06 	bl	8002d48 <HAL_RCC_ClockConfig>
 800033c:	4603      	mov	r3, r0
 800033e:	2b00      	cmp	r3, #0
 8000340:	d001      	beq.n	8000346 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000342:	f000 f9cf 	bl	80006e4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000346:	2302      	movs	r3, #2
 8000348:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800034a:	2300      	movs	r3, #0
 800034c:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800034e:	1d3b      	adds	r3, r7, #4
 8000350:	4618      	mov	r0, r3
 8000352:	f002 ff19 	bl	8003188 <HAL_RCCEx_PeriphCLKConfig>
 8000356:	4603      	mov	r3, r0
 8000358:	2b00      	cmp	r3, #0
 800035a:	d001      	beq.n	8000360 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800035c:	f000 f9c2 	bl	80006e4 <Error_Handler>
  }
}
 8000360:	bf00      	nop
 8000362:	3798      	adds	r7, #152	@ 0x98
 8000364:	46bd      	mov	sp, r7
 8000366:	bd80      	pop	{r7, pc}

08000368 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b08a      	sub	sp, #40	@ 0x28
 800036c:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 800036e:	4b3a      	ldr	r3, [pc, #232]	@ (8000458 <MX_CAN_Init+0xf0>)
 8000370:	4a3a      	ldr	r2, [pc, #232]	@ (800045c <MX_CAN_Init+0xf4>)
 8000372:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 32;
 8000374:	4b38      	ldr	r3, [pc, #224]	@ (8000458 <MX_CAN_Init+0xf0>)
 8000376:	2220      	movs	r2, #32
 8000378:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800037a:	4b37      	ldr	r3, [pc, #220]	@ (8000458 <MX_CAN_Init+0xf0>)
 800037c:	2200      	movs	r2, #0
 800037e:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000380:	4b35      	ldr	r3, [pc, #212]	@ (8000458 <MX_CAN_Init+0xf0>)
 8000382:	2200      	movs	r2, #0
 8000384:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_4TQ;
 8000386:	4b34      	ldr	r3, [pc, #208]	@ (8000458 <MX_CAN_Init+0xf0>)
 8000388:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800038c:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 800038e:	4b32      	ldr	r3, [pc, #200]	@ (8000458 <MX_CAN_Init+0xf0>)
 8000390:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8000394:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000396:	4b30      	ldr	r3, [pc, #192]	@ (8000458 <MX_CAN_Init+0xf0>)
 8000398:	2200      	movs	r2, #0
 800039a:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800039c:	4b2e      	ldr	r3, [pc, #184]	@ (8000458 <MX_CAN_Init+0xf0>)
 800039e:	2200      	movs	r2, #0
 80003a0:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80003a2:	4b2d      	ldr	r3, [pc, #180]	@ (8000458 <MX_CAN_Init+0xf0>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80003a8:	4b2b      	ldr	r3, [pc, #172]	@ (8000458 <MX_CAN_Init+0xf0>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80003ae:	4b2a      	ldr	r3, [pc, #168]	@ (8000458 <MX_CAN_Init+0xf0>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80003b4:	4b28      	ldr	r3, [pc, #160]	@ (8000458 <MX_CAN_Init+0xf0>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80003ba:	4827      	ldr	r0, [pc, #156]	@ (8000458 <MX_CAN_Init+0xf0>)
 80003bc:	f000 fb3a 	bl	8000a34 <HAL_CAN_Init>
 80003c0:	4603      	mov	r3, r0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d001      	beq.n	80003ca <MX_CAN_Init+0x62>
  {
    Error_Handler();
 80003c6:	f000 f98d 	bl	80006e4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef filter;  							// This is one of the 13 filters - can create more filters - this one will be number 0

	/* Configure filter 0 to direct everything to FIFO 0 */
	filter.FilterBank = 0;							// This is filter number 0
 80003ca:	2300      	movs	r3, #0
 80003cc:	617b      	str	r3, [r7, #20]
	filter.FilterIdHigh = 0x0100 << 5;      			// Set FilterIdHigh bits by choosing an ID and aligning the bits in the filter register with the receive register by shifting << 5  (See Second lecture in CAN series - last few slides)
 80003ce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80003d2:	603b      	str	r3, [r7, #0]
	filter.FilterIdLow = 0x0000;						// Not using FilterIdLow bits (set as don't care)
 80003d4:	2300      	movs	r3, #0
 80003d6:	607b      	str	r3, [r7, #4]
	filter.FilterMaskIdHigh = 0xFFE <<5;				// Same as example in lecture (this gives a range of ID's that will be accepted of between 0x100 and 0x103). Must also align the bits in the Mask register with those in the receive register.
 80003d8:	4b21      	ldr	r3, [pc, #132]	@ (8000460 <MX_CAN_Init+0xf8>)
 80003da:	60bb      	str	r3, [r7, #8]
	filter.FilterMaskIdLow = 0x0000;					// Not using FilterMaskLow bits (set as don't care)
 80003dc:	2300      	movs	r3, #0
 80003de:	60fb      	str	r3, [r7, #12]
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80003e0:	2300      	movs	r3, #0
 80003e2:	613b      	str	r3, [r7, #16]
	filter.FilterMode = CAN_FILTERMODE_IDMASK; 		// uses mask mode (so can set range of IDs)
 80003e4:	2300      	movs	r3, #0
 80003e6:	61bb      	str	r3, [r7, #24]
	filter.FilterScale = CAN_FILTERSCALE_32BIT;		// Use 32 bit filters (doesn't really matter if we use 16 or 32 bit since we are using mask)
 80003e8:	2301      	movs	r3, #1
 80003ea:	61fb      	str	r3, [r7, #28]
	filter.FilterActivation = ENABLE;					// By default the filters are disabled so enable them
 80003ec:	2301      	movs	r3, #1
 80003ee:	623b      	str	r3, [r7, #32]
	filter.SlaveStartFilterBank = 0;
 80003f0:	2300      	movs	r3, #0
 80003f2:	627b      	str	r3, [r7, #36]	@ 0x24

	if(HAL_CAN_ConfigFilter(&hcan, &filter) != HAL_OK) {	// Set the above values for filter 0
 80003f4:	463b      	mov	r3, r7
 80003f6:	4619      	mov	r1, r3
 80003f8:	4817      	ldr	r0, [pc, #92]	@ (8000458 <MX_CAN_Init+0xf0>)
 80003fa:	f000 fc16 	bl	8000c2a <HAL_CAN_ConfigFilter>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d001      	beq.n	8000408 <MX_CAN_Init+0xa0>
	Error_Handler();
 8000404:	f000 f96e 	bl	80006e4 <Error_Handler>
	}

	/* *** Start the CAN peripheral *** */
	if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8000408:	4813      	ldr	r0, [pc, #76]	@ (8000458 <MX_CAN_Init+0xf0>)
 800040a:	f000 fcd8 	bl	8000dbe <HAL_CAN_Start>
 800040e:	4603      	mov	r3, r0
 8000410:	2b00      	cmp	r3, #0
 8000412:	d001      	beq.n	8000418 <MX_CAN_Init+0xb0>
	  Error_Handler();
 8000414:	f000 f966 	bl	80006e4 <Error_Handler>
	}

	/* *** Activate CAN Rx notification interrupt *** */
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 8000418:	2102      	movs	r1, #2
 800041a:	480f      	ldr	r0, [pc, #60]	@ (8000458 <MX_CAN_Init+0xf0>)
 800041c:	f000 ff05 	bl	800122a <HAL_CAN_ActivateNotification>
 8000420:	4603      	mov	r3, r0
 8000422:	2b00      	cmp	r3, #0
 8000424:	d001      	beq.n	800042a <MX_CAN_Init+0xc2>
	  Error_Handler();
 8000426:	f000 f95d 	bl	80006e4 <Error_Handler>
	}

	TxHeader.IDE = CAN_ID_STD;		 				// Using standard mode. Note this = CAN_ID_EXT for extended mode
 800042a:	4b0e      	ldr	r3, [pc, #56]	@ (8000464 <MX_CAN_Init+0xfc>)
 800042c:	2200      	movs	r2, #0
 800042e:	609a      	str	r2, [r3, #8]
	TxHeader.ExtId = 0x00;			 				// Extended ID is not used
 8000430:	4b0c      	ldr	r3, [pc, #48]	@ (8000464 <MX_CAN_Init+0xfc>)
 8000432:	2200      	movs	r2, #0
 8000434:	605a      	str	r2, [r3, #4]
	TxHeader.StdId = ID;	 		 					// Standard mode ID is 0x100 -- CHANGE THIS LATER ---
 8000436:	4b0b      	ldr	r3, [pc, #44]	@ (8000464 <MX_CAN_Init+0xfc>)
 8000438:	f240 2202 	movw	r2, #514	@ 0x202
 800043c:	601a      	str	r2, [r3, #0]
	TxHeader.RTR = CAN_RTR_DATA;	 					// Send a data frame not an RTR
 800043e:	4b09      	ldr	r3, [pc, #36]	@ (8000464 <MX_CAN_Init+0xfc>)
 8000440:	2200      	movs	r2, #0
 8000442:	60da      	str	r2, [r3, #12]
	TxHeader.DLC = 1;				 					// Data length code = 1 (only send one byte)
 8000444:	4b07      	ldr	r3, [pc, #28]	@ (8000464 <MX_CAN_Init+0xfc>)
 8000446:	2201      	movs	r2, #1
 8000448:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 800044a:	4b06      	ldr	r3, [pc, #24]	@ (8000464 <MX_CAN_Init+0xfc>)
 800044c:	2200      	movs	r2, #0
 800044e:	751a      	strb	r2, [r3, #20]
  /* USER CODE END CAN_Init 2 */

}
 8000450:	bf00      	nop
 8000452:	3728      	adds	r7, #40	@ 0x28
 8000454:	46bd      	mov	sp, r7
 8000456:	bd80      	pop	{r7, pc}
 8000458:	20000028 	.word	0x20000028
 800045c:	40006400 	.word	0x40006400
 8000460:	0001ffc0 	.word	0x0001ffc0
 8000464:	200000d8 	.word	0x200000d8

08000468 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000468:	b580      	push	{r7, lr}
 800046a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800046c:	4b14      	ldr	r3, [pc, #80]	@ (80004c0 <MX_USART2_UART_Init+0x58>)
 800046e:	4a15      	ldr	r2, [pc, #84]	@ (80004c4 <MX_USART2_UART_Init+0x5c>)
 8000470:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000472:	4b13      	ldr	r3, [pc, #76]	@ (80004c0 <MX_USART2_UART_Init+0x58>)
 8000474:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000478:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800047a:	4b11      	ldr	r3, [pc, #68]	@ (80004c0 <MX_USART2_UART_Init+0x58>)
 800047c:	2200      	movs	r2, #0
 800047e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000480:	4b0f      	ldr	r3, [pc, #60]	@ (80004c0 <MX_USART2_UART_Init+0x58>)
 8000482:	2200      	movs	r2, #0
 8000484:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000486:	4b0e      	ldr	r3, [pc, #56]	@ (80004c0 <MX_USART2_UART_Init+0x58>)
 8000488:	2200      	movs	r2, #0
 800048a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800048c:	4b0c      	ldr	r3, [pc, #48]	@ (80004c0 <MX_USART2_UART_Init+0x58>)
 800048e:	220c      	movs	r2, #12
 8000490:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000492:	4b0b      	ldr	r3, [pc, #44]	@ (80004c0 <MX_USART2_UART_Init+0x58>)
 8000494:	2200      	movs	r2, #0
 8000496:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000498:	4b09      	ldr	r3, [pc, #36]	@ (80004c0 <MX_USART2_UART_Init+0x58>)
 800049a:	2200      	movs	r2, #0
 800049c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800049e:	4b08      	ldr	r3, [pc, #32]	@ (80004c0 <MX_USART2_UART_Init+0x58>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004a4:	4b06      	ldr	r3, [pc, #24]	@ (80004c0 <MX_USART2_UART_Init+0x58>)
 80004a6:	2200      	movs	r2, #0
 80004a8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004aa:	4805      	ldr	r0, [pc, #20]	@ (80004c0 <MX_USART2_UART_Init+0x58>)
 80004ac:	f003 f88a 	bl	80035c4 <HAL_UART_Init>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d001      	beq.n	80004ba <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80004b6:	f000 f915 	bl	80006e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80004ba:	bf00      	nop
 80004bc:	bd80      	pop	{r7, pc}
 80004be:	bf00      	nop
 80004c0:	20000050 	.word	0x20000050
 80004c4:	40004400 	.word	0x40004400

080004c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b08a      	sub	sp, #40	@ 0x28
 80004cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004ce:	f107 0314 	add.w	r3, r7, #20
 80004d2:	2200      	movs	r2, #0
 80004d4:	601a      	str	r2, [r3, #0]
 80004d6:	605a      	str	r2, [r3, #4]
 80004d8:	609a      	str	r2, [r3, #8]
 80004da:	60da      	str	r2, [r3, #12]
 80004dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004de:	4b49      	ldr	r3, [pc, #292]	@ (8000604 <MX_GPIO_Init+0x13c>)
 80004e0:	695b      	ldr	r3, [r3, #20]
 80004e2:	4a48      	ldr	r2, [pc, #288]	@ (8000604 <MX_GPIO_Init+0x13c>)
 80004e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80004e8:	6153      	str	r3, [r2, #20]
 80004ea:	4b46      	ldr	r3, [pc, #280]	@ (8000604 <MX_GPIO_Init+0x13c>)
 80004ec:	695b      	ldr	r3, [r3, #20]
 80004ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80004f2:	613b      	str	r3, [r7, #16]
 80004f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004f6:	4b43      	ldr	r3, [pc, #268]	@ (8000604 <MX_GPIO_Init+0x13c>)
 80004f8:	695b      	ldr	r3, [r3, #20]
 80004fa:	4a42      	ldr	r2, [pc, #264]	@ (8000604 <MX_GPIO_Init+0x13c>)
 80004fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000500:	6153      	str	r3, [r2, #20]
 8000502:	4b40      	ldr	r3, [pc, #256]	@ (8000604 <MX_GPIO_Init+0x13c>)
 8000504:	695b      	ldr	r3, [r3, #20]
 8000506:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800050a:	60fb      	str	r3, [r7, #12]
 800050c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800050e:	4b3d      	ldr	r3, [pc, #244]	@ (8000604 <MX_GPIO_Init+0x13c>)
 8000510:	695b      	ldr	r3, [r3, #20]
 8000512:	4a3c      	ldr	r2, [pc, #240]	@ (8000604 <MX_GPIO_Init+0x13c>)
 8000514:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000518:	6153      	str	r3, [r2, #20]
 800051a:	4b3a      	ldr	r3, [pc, #232]	@ (8000604 <MX_GPIO_Init+0x13c>)
 800051c:	695b      	ldr	r3, [r3, #20]
 800051e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000522:	60bb      	str	r3, [r7, #8]
 8000524:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000526:	4b37      	ldr	r3, [pc, #220]	@ (8000604 <MX_GPIO_Init+0x13c>)
 8000528:	695b      	ldr	r3, [r3, #20]
 800052a:	4a36      	ldr	r2, [pc, #216]	@ (8000604 <MX_GPIO_Init+0x13c>)
 800052c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000530:	6153      	str	r3, [r2, #20]
 8000532:	4b34      	ldr	r3, [pc, #208]	@ (8000604 <MX_GPIO_Init+0x13c>)
 8000534:	695b      	ldr	r3, [r3, #20]
 8000536:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800053a:	607b      	str	r3, [r7, #4]
 800053c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PB1_LED_Pin|LD2_Pin|PB2_LED_Pin|PB3_LED_Pin, GPIO_PIN_RESET);
 800053e:	2200      	movs	r2, #0
 8000540:	21f0      	movs	r1, #240	@ 0xf0
 8000542:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000546:	f001 fb61 	bl	8001c0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Floor_1_indicator_LED_GPIO_Port, Floor_1_indicator_LED_Pin, GPIO_PIN_RESET);
 800054a:	2200      	movs	r2, #0
 800054c:	2120      	movs	r1, #32
 800054e:	482e      	ldr	r0, [pc, #184]	@ (8000608 <MX_GPIO_Init+0x140>)
 8000550:	f001 fb5c 	bl	8001c0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Floor_2_indicator_LED_Pin|Floor_3_indicator_LED_Pin, GPIO_PIN_RESET);
 8000554:	2200      	movs	r2, #0
 8000556:	2103      	movs	r1, #3
 8000558:	482c      	ldr	r0, [pc, #176]	@ (800060c <MX_GPIO_Init+0x144>)
 800055a:	f001 fb57 	bl	8001c0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800055e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000562:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000564:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000568:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800056a:	2300      	movs	r3, #0
 800056c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800056e:	f107 0314 	add.w	r3, r7, #20
 8000572:	4619      	mov	r1, r3
 8000574:	4824      	ldr	r0, [pc, #144]	@ (8000608 <MX_GPIO_Init+0x140>)
 8000576:	f001 f9bf 	bl	80018f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1_LED_Pin LD2_Pin PB2_LED_Pin PB3_LED_Pin */
  GPIO_InitStruct.Pin = PB1_LED_Pin|LD2_Pin|PB2_LED_Pin|PB3_LED_Pin;
 800057a:	23f0      	movs	r3, #240	@ 0xf0
 800057c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800057e:	2301      	movs	r3, #1
 8000580:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000582:	2300      	movs	r3, #0
 8000584:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000586:	2300      	movs	r3, #0
 8000588:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800058a:	f107 0314 	add.w	r3, r7, #20
 800058e:	4619      	mov	r1, r3
 8000590:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000594:	f001 f9b0 	bl	80018f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Floor_1_indicator_LED_Pin */
  GPIO_InitStruct.Pin = Floor_1_indicator_LED_Pin;
 8000598:	2320      	movs	r3, #32
 800059a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800059c:	2301      	movs	r3, #1
 800059e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a0:	2300      	movs	r3, #0
 80005a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005a4:	2300      	movs	r3, #0
 80005a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Floor_1_indicator_LED_GPIO_Port, &GPIO_InitStruct);
 80005a8:	f107 0314 	add.w	r3, r7, #20
 80005ac:	4619      	mov	r1, r3
 80005ae:	4816      	ldr	r0, [pc, #88]	@ (8000608 <MX_GPIO_Init+0x140>)
 80005b0:	f001 f9a2 	bl	80018f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Floor_2_indicator_LED_Pin Floor_3_indicator_LED_Pin */
  GPIO_InitStruct.Pin = Floor_2_indicator_LED_Pin|Floor_3_indicator_LED_Pin;
 80005b4:	2303      	movs	r3, #3
 80005b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005b8:	2301      	movs	r3, #1
 80005ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005bc:	2300      	movs	r3, #0
 80005be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005c0:	2300      	movs	r3, #0
 80005c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005c4:	f107 0314 	add.w	r3, r7, #20
 80005c8:	4619      	mov	r1, r3
 80005ca:	4810      	ldr	r0, [pc, #64]	@ (800060c <MX_GPIO_Init+0x144>)
 80005cc:	f001 f994 	bl	80018f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Pushbutton_1_Pin Pushbutton_3_Pin Pushbutton_2_Pin */
  GPIO_InitStruct.Pin = Pushbutton_1_Pin|Pushbutton_3_Pin|Pushbutton_2_Pin;
 80005d0:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 80005d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005d6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80005da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005dc:	2300      	movs	r3, #0
 80005de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005e0:	f107 0314 	add.w	r3, r7, #20
 80005e4:	4619      	mov	r1, r3
 80005e6:	4809      	ldr	r0, [pc, #36]	@ (800060c <MX_GPIO_Init+0x144>)
 80005e8:	f001 f986 	bl	80018f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2100      	movs	r1, #0
 80005f0:	2028      	movs	r0, #40	@ 0x28
 80005f2:	f001 f94a 	bl	800188a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80005f6:	2028      	movs	r0, #40	@ 0x28
 80005f8:	f001 f963 	bl	80018c2 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005fc:	bf00      	nop
 80005fe:	3728      	adds	r7, #40	@ 0x28
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	40021000 	.word	0x40021000
 8000608:	48000800 	.word	0x48000800
 800060c:	48000400 	.word	0x48000400

08000610 <HAL_CAN_RxFifo0MsgPendingCallback>:

/* USER CODE BEGIN 4 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
	/* Get RX message and store in RxData[] buffer */
	  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8000618:	4b07      	ldr	r3, [pc, #28]	@ (8000638 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 800061a:	4a08      	ldr	r2, [pc, #32]	@ (800063c <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 800061c:	2100      	movs	r1, #0
 800061e:	6878      	ldr	r0, [r7, #4]
 8000620:	f000 fce1 	bl	8000fe6 <HAL_CAN_GetRxMessage>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
	  {
	    /* Reception Error */
	    Error_Handler();
 800062a:	f000 f85b 	bl	80006e4 <Error_Handler>
	  }
}
 800062e:	bf00      	nop
 8000630:	3708      	adds	r7, #8
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	20000114 	.word	0x20000114
 800063c:	200000f0 	.word	0x200000f0

08000640 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b082      	sub	sp, #8
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	80fb      	strh	r3, [r7, #6]
   //Set the BUTTON Flag to indicate which button was pressed
  if (GPIO_Pin == Pushbutton_1_Pin) {					// GPIO pin 13 is the blue push button{
 800064a:	88fb      	ldrh	r3, [r7, #6]
 800064c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000650:	d109      	bne.n	8000666 <HAL_GPIO_EXTI_Callback+0x26>
	  HAL_GPIO_WritePin(PB1_LED_GPIO_Port, PB1_LED_Pin, GPIO_PIN_SET);
 8000652:	2201      	movs	r2, #1
 8000654:	2110      	movs	r1, #16
 8000656:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800065a:	f001 fad7 	bl	8001c0c <HAL_GPIO_WritePin>
	  TxData[0] = GO_TO_FLOOR_1;								// Blue button pressed
 800065e:	4b1d      	ldr	r3, [pc, #116]	@ (80006d4 <HAL_GPIO_EXTI_Callback+0x94>)
 8000660:	2205      	movs	r2, #5
 8000662:	701a      	strb	r2, [r3, #0]
 8000664:	e027      	b.n	80006b6 <HAL_GPIO_EXTI_Callback+0x76>
  }
  else if (GPIO_Pin == Pushbutton_2_Pin){
 8000666:	88fb      	ldrh	r3, [r7, #6]
 8000668:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800066c:	d109      	bne.n	8000682 <HAL_GPIO_EXTI_Callback+0x42>
	  HAL_GPIO_WritePin(PB2_LED_GPIO_Port, PB2_LED_Pin, GPIO_PIN_SET);
 800066e:	2201      	movs	r2, #1
 8000670:	2140      	movs	r1, #64	@ 0x40
 8000672:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000676:	f001 fac9 	bl	8001c0c <HAL_GPIO_WritePin>
	  TxData[0] = GO_TO_FLOOR_2;
 800067a:	4b16      	ldr	r3, [pc, #88]	@ (80006d4 <HAL_GPIO_EXTI_Callback+0x94>)
 800067c:	2206      	movs	r2, #6
 800067e:	701a      	strb	r2, [r3, #0]
 8000680:	e019      	b.n	80006b6 <HAL_GPIO_EXTI_Callback+0x76>
  }
  else if (GPIO_Pin == Pushbutton_3_Pin){
 8000682:	88fb      	ldrh	r3, [r7, #6]
 8000684:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000688:	d109      	bne.n	800069e <HAL_GPIO_EXTI_Callback+0x5e>
	  HAL_GPIO_WritePin(PB3_LED_GPIO_Port, PB3_LED_Pin, GPIO_PIN_SET);
 800068a:	2201      	movs	r2, #1
 800068c:	2180      	movs	r1, #128	@ 0x80
 800068e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000692:	f001 fabb 	bl	8001c0c <HAL_GPIO_WritePin>
	  TxData[0] = GO_TO_FLOOR_3;
 8000696:	4b0f      	ldr	r3, [pc, #60]	@ (80006d4 <HAL_GPIO_EXTI_Callback+0x94>)
 8000698:	2207      	movs	r2, #7
 800069a:	701a      	strb	r2, [r3, #0]
 800069c:	e00b      	b.n	80006b6 <HAL_GPIO_EXTI_Callback+0x76>
  }
  else if (GPIO_Pin == B1_Pin){
 800069e:	88fb      	ldrh	r3, [r7, #6]
 80006a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80006a4:	d107      	bne.n	80006b6 <HAL_GPIO_EXTI_Callback+0x76>
	  TxData[0] = GO_TO_FLOOR_1;
 80006a6:	4b0b      	ldr	r3, [pc, #44]	@ (80006d4 <HAL_GPIO_EXTI_Callback+0x94>)
 80006a8:	2205      	movs	r2, #5
 80006aa:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
 80006ac:	2120      	movs	r1, #32
 80006ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006b2:	f001 fac3 	bl	8001c3c <HAL_GPIO_TogglePin>
  }

  if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK) {	// Transmit the message
 80006b6:	4b08      	ldr	r3, [pc, #32]	@ (80006d8 <HAL_GPIO_EXTI_Callback+0x98>)
 80006b8:	4a06      	ldr	r2, [pc, #24]	@ (80006d4 <HAL_GPIO_EXTI_Callback+0x94>)
 80006ba:	4908      	ldr	r1, [pc, #32]	@ (80006dc <HAL_GPIO_EXTI_Callback+0x9c>)
 80006bc:	4808      	ldr	r0, [pc, #32]	@ (80006e0 <HAL_GPIO_EXTI_Callback+0xa0>)
 80006be:	f000 fbc2 	bl	8000e46 <HAL_CAN_AddTxMessage>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <HAL_GPIO_EXTI_Callback+0x8c>
	  Error_Handler();															// Transmission error
 80006c8:	f000 f80c 	bl	80006e4 <Error_Handler>
  }

}
 80006cc:	bf00      	nop
 80006ce:	3708      	adds	r7, #8
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	2000010c 	.word	0x2000010c
 80006d8:	2000011c 	.word	0x2000011c
 80006dc:	200000d8 	.word	0x200000d8
 80006e0:	20000028 	.word	0x20000028

080006e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006e8:	b672      	cpsid	i
}
 80006ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006ec:	bf00      	nop
 80006ee:	e7fd      	b.n	80006ec <Error_Handler+0x8>

080006f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b082      	sub	sp, #8
 80006f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000734 <HAL_MspInit+0x44>)
 80006f8:	699b      	ldr	r3, [r3, #24]
 80006fa:	4a0e      	ldr	r2, [pc, #56]	@ (8000734 <HAL_MspInit+0x44>)
 80006fc:	f043 0301 	orr.w	r3, r3, #1
 8000700:	6193      	str	r3, [r2, #24]
 8000702:	4b0c      	ldr	r3, [pc, #48]	@ (8000734 <HAL_MspInit+0x44>)
 8000704:	699b      	ldr	r3, [r3, #24]
 8000706:	f003 0301 	and.w	r3, r3, #1
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800070e:	4b09      	ldr	r3, [pc, #36]	@ (8000734 <HAL_MspInit+0x44>)
 8000710:	69db      	ldr	r3, [r3, #28]
 8000712:	4a08      	ldr	r2, [pc, #32]	@ (8000734 <HAL_MspInit+0x44>)
 8000714:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000718:	61d3      	str	r3, [r2, #28]
 800071a:	4b06      	ldr	r3, [pc, #24]	@ (8000734 <HAL_MspInit+0x44>)
 800071c:	69db      	ldr	r3, [r3, #28]
 800071e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000722:	603b      	str	r3, [r7, #0]
 8000724:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000726:	2007      	movs	r0, #7
 8000728:	f001 f8a4 	bl	8001874 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800072c:	bf00      	nop
 800072e:	3708      	adds	r7, #8
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	40021000 	.word	0x40021000

08000738 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b08a      	sub	sp, #40	@ 0x28
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000740:	f107 0314 	add.w	r3, r7, #20
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
 8000748:	605a      	str	r2, [r3, #4]
 800074a:	609a      	str	r2, [r3, #8]
 800074c:	60da      	str	r2, [r3, #12]
 800074e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a1c      	ldr	r2, [pc, #112]	@ (80007c8 <HAL_CAN_MspInit+0x90>)
 8000756:	4293      	cmp	r3, r2
 8000758:	d131      	bne.n	80007be <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800075a:	4b1c      	ldr	r3, [pc, #112]	@ (80007cc <HAL_CAN_MspInit+0x94>)
 800075c:	69db      	ldr	r3, [r3, #28]
 800075e:	4a1b      	ldr	r2, [pc, #108]	@ (80007cc <HAL_CAN_MspInit+0x94>)
 8000760:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000764:	61d3      	str	r3, [r2, #28]
 8000766:	4b19      	ldr	r3, [pc, #100]	@ (80007cc <HAL_CAN_MspInit+0x94>)
 8000768:	69db      	ldr	r3, [r3, #28]
 800076a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800076e:	613b      	str	r3, [r7, #16]
 8000770:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000772:	4b16      	ldr	r3, [pc, #88]	@ (80007cc <HAL_CAN_MspInit+0x94>)
 8000774:	695b      	ldr	r3, [r3, #20]
 8000776:	4a15      	ldr	r2, [pc, #84]	@ (80007cc <HAL_CAN_MspInit+0x94>)
 8000778:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800077c:	6153      	str	r3, [r2, #20]
 800077e:	4b13      	ldr	r3, [pc, #76]	@ (80007cc <HAL_CAN_MspInit+0x94>)
 8000780:	695b      	ldr	r3, [r3, #20]
 8000782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000786:	60fb      	str	r3, [r7, #12]
 8000788:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800078a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800078e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000790:	2302      	movs	r3, #2
 8000792:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000794:	2300      	movs	r3, #0
 8000796:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000798:	2303      	movs	r3, #3
 800079a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800079c:	2309      	movs	r3, #9
 800079e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007a0:	f107 0314 	add.w	r3, r7, #20
 80007a4:	4619      	mov	r1, r3
 80007a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007aa:	f001 f8a5 	bl	80018f8 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 80007ae:	2200      	movs	r2, #0
 80007b0:	2100      	movs	r1, #0
 80007b2:	2014      	movs	r0, #20
 80007b4:	f001 f869 	bl	800188a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 80007b8:	2014      	movs	r0, #20
 80007ba:	f001 f882 	bl	80018c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 80007be:	bf00      	nop
 80007c0:	3728      	adds	r7, #40	@ 0x28
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40006400 	.word	0x40006400
 80007cc:	40021000 	.word	0x40021000

080007d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b08a      	sub	sp, #40	@ 0x28
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d8:	f107 0314 	add.w	r3, r7, #20
 80007dc:	2200      	movs	r2, #0
 80007de:	601a      	str	r2, [r3, #0]
 80007e0:	605a      	str	r2, [r3, #4]
 80007e2:	609a      	str	r2, [r3, #8]
 80007e4:	60da      	str	r2, [r3, #12]
 80007e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a17      	ldr	r2, [pc, #92]	@ (800084c <HAL_UART_MspInit+0x7c>)
 80007ee:	4293      	cmp	r3, r2
 80007f0:	d128      	bne.n	8000844 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007f2:	4b17      	ldr	r3, [pc, #92]	@ (8000850 <HAL_UART_MspInit+0x80>)
 80007f4:	69db      	ldr	r3, [r3, #28]
 80007f6:	4a16      	ldr	r2, [pc, #88]	@ (8000850 <HAL_UART_MspInit+0x80>)
 80007f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007fc:	61d3      	str	r3, [r2, #28]
 80007fe:	4b14      	ldr	r3, [pc, #80]	@ (8000850 <HAL_UART_MspInit+0x80>)
 8000800:	69db      	ldr	r3, [r3, #28]
 8000802:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000806:	613b      	str	r3, [r7, #16]
 8000808:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800080a:	4b11      	ldr	r3, [pc, #68]	@ (8000850 <HAL_UART_MspInit+0x80>)
 800080c:	695b      	ldr	r3, [r3, #20]
 800080e:	4a10      	ldr	r2, [pc, #64]	@ (8000850 <HAL_UART_MspInit+0x80>)
 8000810:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000814:	6153      	str	r3, [r2, #20]
 8000816:	4b0e      	ldr	r3, [pc, #56]	@ (8000850 <HAL_UART_MspInit+0x80>)
 8000818:	695b      	ldr	r3, [r3, #20]
 800081a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800081e:	60fb      	str	r3, [r7, #12]
 8000820:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000822:	230c      	movs	r3, #12
 8000824:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000826:	2302      	movs	r3, #2
 8000828:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	2300      	movs	r3, #0
 800082c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082e:	2300      	movs	r3, #0
 8000830:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000832:	2307      	movs	r3, #7
 8000834:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4619      	mov	r1, r3
 800083c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000840:	f001 f85a 	bl	80018f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000844:	bf00      	nop
 8000846:	3728      	adds	r7, #40	@ 0x28
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	40004400 	.word	0x40004400
 8000850:	40021000 	.word	0x40021000

08000854 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000858:	bf00      	nop
 800085a:	e7fd      	b.n	8000858 <NMI_Handler+0x4>

0800085c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000860:	bf00      	nop
 8000862:	e7fd      	b.n	8000860 <HardFault_Handler+0x4>

08000864 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000868:	bf00      	nop
 800086a:	e7fd      	b.n	8000868 <MemManage_Handler+0x4>

0800086c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800086c:	b480      	push	{r7}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000870:	bf00      	nop
 8000872:	e7fd      	b.n	8000870 <BusFault_Handler+0x4>

08000874 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000878:	bf00      	nop
 800087a:	e7fd      	b.n	8000878 <UsageFault_Handler+0x4>

0800087c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000880:	bf00      	nop
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr

0800088a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800088a:	b480      	push	{r7}
 800088c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800088e:	bf00      	nop
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr

08000898 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800089c:	bf00      	nop
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr

080008a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008a6:	b580      	push	{r7, lr}
 80008a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008aa:	f000 f8a3 	bl	80009f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008ae:	bf00      	nop
 80008b0:	bd80      	pop	{r7, pc}
	...

080008b4 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80008b8:	4802      	ldr	r0, [pc, #8]	@ (80008c4 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 80008ba:	f000 fcdc 	bl	8001276 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 80008be:	bf00      	nop
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	20000028 	.word	0x20000028

080008c8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Pushbutton_1_Pin);
 80008cc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80008d0:	f001 f9ce 	bl	8001c70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80008d4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80008d8:	f001 f9ca 	bl	8001c70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Pushbutton_3_Pin);
 80008dc:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80008e0:	f001 f9c6 	bl	8001c70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Pushbutton_2_Pin);
 80008e4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80008e8:	f001 f9c2 	bl	8001c70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80008ec:	bf00      	nop
 80008ee:	bd80      	pop	{r7, pc}

080008f0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008f4:	4b06      	ldr	r3, [pc, #24]	@ (8000910 <SystemInit+0x20>)
 80008f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008fa:	4a05      	ldr	r2, [pc, #20]	@ (8000910 <SystemInit+0x20>)
 80008fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000900:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000904:	bf00      	nop
 8000906:	46bd      	mov	sp, r7
 8000908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090c:	4770      	bx	lr
 800090e:	bf00      	nop
 8000910:	e000ed00 	.word	0xe000ed00

08000914 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000914:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800094c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000918:	f7ff ffea 	bl	80008f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800091c:	480c      	ldr	r0, [pc, #48]	@ (8000950 <LoopForever+0x6>)
  ldr r1, =_edata
 800091e:	490d      	ldr	r1, [pc, #52]	@ (8000954 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000920:	4a0d      	ldr	r2, [pc, #52]	@ (8000958 <LoopForever+0xe>)
  movs r3, #0
 8000922:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000924:	e002      	b.n	800092c <LoopCopyDataInit>

08000926 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000926:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000928:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800092a:	3304      	adds	r3, #4

0800092c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800092c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800092e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000930:	d3f9      	bcc.n	8000926 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000932:	4a0a      	ldr	r2, [pc, #40]	@ (800095c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000934:	4c0a      	ldr	r4, [pc, #40]	@ (8000960 <LoopForever+0x16>)
  movs r3, #0
 8000936:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000938:	e001      	b.n	800093e <LoopFillZerobss>

0800093a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800093a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800093c:	3204      	adds	r2, #4

0800093e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800093e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000940:	d3fb      	bcc.n	800093a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000942:	f003 fa85 	bl	8003e50 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000946:	f7ff fc45 	bl	80001d4 <main>

0800094a <LoopForever>:

LoopForever:
    b LoopForever
 800094a:	e7fe      	b.n	800094a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800094c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000950:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000954:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000958:	08003ef0 	.word	0x08003ef0
  ldr r2, =_sbss
 800095c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000960:	20000128 	.word	0x20000128

08000964 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000964:	e7fe      	b.n	8000964 <ADC1_2_IRQHandler>
	...

08000968 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800096c:	4b08      	ldr	r3, [pc, #32]	@ (8000990 <HAL_Init+0x28>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a07      	ldr	r2, [pc, #28]	@ (8000990 <HAL_Init+0x28>)
 8000972:	f043 0310 	orr.w	r3, r3, #16
 8000976:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000978:	2003      	movs	r0, #3
 800097a:	f000 ff7b 	bl	8001874 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800097e:	2000      	movs	r0, #0
 8000980:	f000 f808 	bl	8000994 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000984:	f7ff feb4 	bl	80006f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000988:	2300      	movs	r3, #0
}
 800098a:	4618      	mov	r0, r3
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	40022000 	.word	0x40022000

08000994 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b082      	sub	sp, #8
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800099c:	4b12      	ldr	r3, [pc, #72]	@ (80009e8 <HAL_InitTick+0x54>)
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	4b12      	ldr	r3, [pc, #72]	@ (80009ec <HAL_InitTick+0x58>)
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	4619      	mov	r1, r3
 80009a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80009ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80009b2:	4618      	mov	r0, r3
 80009b4:	f000 ff93 	bl	80018de <HAL_SYSTICK_Config>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009be:	2301      	movs	r3, #1
 80009c0:	e00e      	b.n	80009e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	2b0f      	cmp	r3, #15
 80009c6:	d80a      	bhi.n	80009de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009c8:	2200      	movs	r2, #0
 80009ca:	6879      	ldr	r1, [r7, #4]
 80009cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80009d0:	f000 ff5b 	bl	800188a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009d4:	4a06      	ldr	r2, [pc, #24]	@ (80009f0 <HAL_InitTick+0x5c>)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80009da:	2300      	movs	r3, #0
 80009dc:	e000      	b.n	80009e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009de:	2301      	movs	r3, #1
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	3708      	adds	r7, #8
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	20000000 	.word	0x20000000
 80009ec:	20000008 	.word	0x20000008
 80009f0:	20000004 	.word	0x20000004

080009f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009f8:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <HAL_IncTick+0x20>)
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	461a      	mov	r2, r3
 80009fe:	4b06      	ldr	r3, [pc, #24]	@ (8000a18 <HAL_IncTick+0x24>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4413      	add	r3, r2
 8000a04:	4a04      	ldr	r2, [pc, #16]	@ (8000a18 <HAL_IncTick+0x24>)
 8000a06:	6013      	str	r3, [r2, #0]
}
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	20000008 	.word	0x20000008
 8000a18:	20000124 	.word	0x20000124

08000a1c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000a20:	4b03      	ldr	r3, [pc, #12]	@ (8000a30 <HAL_GetTick+0x14>)
 8000a22:	681b      	ldr	r3, [r3, #0]
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	20000124 	.word	0x20000124

08000a34 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d101      	bne.n	8000a46 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000a42:	2301      	movs	r3, #1
 8000a44:	e0ed      	b.n	8000c22 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a4c:	b2db      	uxtb	r3, r3
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d102      	bne.n	8000a58 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000a52:	6878      	ldr	r0, [r7, #4]
 8000a54:	f7ff fe70 	bl	8000738 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	681a      	ldr	r2, [r3, #0]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	f042 0201 	orr.w	r2, r2, #1
 8000a66:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000a68:	f7ff ffd8 	bl	8000a1c <HAL_GetTick>
 8000a6c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000a6e:	e012      	b.n	8000a96 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a70:	f7ff ffd4 	bl	8000a1c <HAL_GetTick>
 8000a74:	4602      	mov	r2, r0
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	1ad3      	subs	r3, r2, r3
 8000a7a:	2b0a      	cmp	r3, #10
 8000a7c:	d90b      	bls.n	8000a96 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a82:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2205      	movs	r2, #5
 8000a8e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000a92:	2301      	movs	r3, #1
 8000a94:	e0c5      	b.n	8000c22 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	f003 0301 	and.w	r3, r3, #1
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d0e5      	beq.n	8000a70 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	681a      	ldr	r2, [r3, #0]
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	f022 0202 	bic.w	r2, r2, #2
 8000ab2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ab4:	f7ff ffb2 	bl	8000a1c <HAL_GetTick>
 8000ab8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000aba:	e012      	b.n	8000ae2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000abc:	f7ff ffae 	bl	8000a1c <HAL_GetTick>
 8000ac0:	4602      	mov	r2, r0
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	1ad3      	subs	r3, r2, r3
 8000ac6:	2b0a      	cmp	r3, #10
 8000ac8:	d90b      	bls.n	8000ae2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ace:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	2205      	movs	r2, #5
 8000ada:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000ade:	2301      	movs	r3, #1
 8000ae0:	e09f      	b.n	8000c22 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	f003 0302 	and.w	r3, r3, #2
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d1e5      	bne.n	8000abc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	7e1b      	ldrb	r3, [r3, #24]
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d108      	bne.n	8000b0a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	681a      	ldr	r2, [r3, #0]
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000b06:	601a      	str	r2, [r3, #0]
 8000b08:	e007      	b.n	8000b1a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	681a      	ldr	r2, [r3, #0]
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000b18:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	7e5b      	ldrb	r3, [r3, #25]
 8000b1e:	2b01      	cmp	r3, #1
 8000b20:	d108      	bne.n	8000b34 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000b30:	601a      	str	r2, [r3, #0]
 8000b32:	e007      	b.n	8000b44 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	681a      	ldr	r2, [r3, #0]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000b42:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	7e9b      	ldrb	r3, [r3, #26]
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d108      	bne.n	8000b5e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f042 0220 	orr.w	r2, r2, #32
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	e007      	b.n	8000b6e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	f022 0220 	bic.w	r2, r2, #32
 8000b6c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	7edb      	ldrb	r3, [r3, #27]
 8000b72:	2b01      	cmp	r3, #1
 8000b74:	d108      	bne.n	8000b88 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	681a      	ldr	r2, [r3, #0]
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f022 0210 	bic.w	r2, r2, #16
 8000b84:	601a      	str	r2, [r3, #0]
 8000b86:	e007      	b.n	8000b98 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f042 0210 	orr.w	r2, r2, #16
 8000b96:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	7f1b      	ldrb	r3, [r3, #28]
 8000b9c:	2b01      	cmp	r3, #1
 8000b9e:	d108      	bne.n	8000bb2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	681a      	ldr	r2, [r3, #0]
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f042 0208 	orr.w	r2, r2, #8
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	e007      	b.n	8000bc2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	f022 0208 	bic.w	r2, r2, #8
 8000bc0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	7f5b      	ldrb	r3, [r3, #29]
 8000bc6:	2b01      	cmp	r3, #1
 8000bc8:	d108      	bne.n	8000bdc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	681a      	ldr	r2, [r3, #0]
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	f042 0204 	orr.w	r2, r2, #4
 8000bd8:	601a      	str	r2, [r3, #0]
 8000bda:	e007      	b.n	8000bec <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f022 0204 	bic.w	r2, r2, #4
 8000bea:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	689a      	ldr	r2, [r3, #8]
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	68db      	ldr	r3, [r3, #12]
 8000bf4:	431a      	orrs	r2, r3
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	691b      	ldr	r3, [r3, #16]
 8000bfa:	431a      	orrs	r2, r3
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	695b      	ldr	r3, [r3, #20]
 8000c00:	ea42 0103 	orr.w	r1, r2, r3
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	685b      	ldr	r3, [r3, #4]
 8000c08:	1e5a      	subs	r2, r3, #1
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	430a      	orrs	r2, r1
 8000c10:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	2200      	movs	r2, #0
 8000c16:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000c20:	2300      	movs	r3, #0
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3710      	adds	r7, #16
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}

08000c2a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000c2a:	b480      	push	{r7}
 8000c2c:	b087      	sub	sp, #28
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	6078      	str	r0, [r7, #4]
 8000c32:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c40:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000c42:	7cfb      	ldrb	r3, [r7, #19]
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d003      	beq.n	8000c50 <HAL_CAN_ConfigFilter+0x26>
 8000c48:	7cfb      	ldrb	r3, [r7, #19]
 8000c4a:	2b02      	cmp	r3, #2
 8000c4c:	f040 80aa 	bne.w	8000da4 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000c56:	f043 0201 	orr.w	r2, r3, #1
 8000c5a:	697b      	ldr	r3, [r7, #20]
 8000c5c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	695b      	ldr	r3, [r3, #20]
 8000c64:	f003 031f 	and.w	r3, r3, #31
 8000c68:	2201      	movs	r2, #1
 8000c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	43db      	mvns	r3, r3
 8000c7a:	401a      	ands	r2, r3
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	69db      	ldr	r3, [r3, #28]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d123      	bne.n	8000cd2 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	43db      	mvns	r3, r3
 8000c94:	401a      	ands	r2, r3
 8000c96:	697b      	ldr	r3, [r7, #20]
 8000c98:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	68db      	ldr	r3, [r3, #12]
 8000ca0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000ca8:	683a      	ldr	r2, [r7, #0]
 8000caa:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000cac:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	3248      	adds	r2, #72	@ 0x48
 8000cb2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	689b      	ldr	r3, [r3, #8]
 8000cba:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000cc6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000cc8:	6979      	ldr	r1, [r7, #20]
 8000cca:	3348      	adds	r3, #72	@ 0x48
 8000ccc:	00db      	lsls	r3, r3, #3
 8000cce:	440b      	add	r3, r1
 8000cd0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	69db      	ldr	r3, [r3, #28]
 8000cd6:	2b01      	cmp	r3, #1
 8000cd8:	d122      	bne.n	8000d20 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000cda:	697b      	ldr	r3, [r7, #20]
 8000cdc:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	431a      	orrs	r2, r3
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000cf6:	683a      	ldr	r2, [r7, #0]
 8000cf8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000cfa:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	3248      	adds	r2, #72	@ 0x48
 8000d00:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	689b      	ldr	r3, [r3, #8]
 8000d08:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	68db      	ldr	r3, [r3, #12]
 8000d0e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d14:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d16:	6979      	ldr	r1, [r7, #20]
 8000d18:	3348      	adds	r3, #72	@ 0x48
 8000d1a:	00db      	lsls	r3, r3, #3
 8000d1c:	440b      	add	r3, r1
 8000d1e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d109      	bne.n	8000d3c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	43db      	mvns	r3, r3
 8000d32:	401a      	ands	r2, r3
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000d3a:	e007      	b.n	8000d4c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	431a      	orrs	r2, r3
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	691b      	ldr	r3, [r3, #16]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d109      	bne.n	8000d68 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	43db      	mvns	r3, r3
 8000d5e:	401a      	ands	r2, r3
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000d66:	e007      	b.n	8000d78 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	431a      	orrs	r2, r3
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	6a1b      	ldr	r3, [r3, #32]
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d107      	bne.n	8000d90 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	431a      	orrs	r2, r3
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000d96:	f023 0201 	bic.w	r2, r3, #1
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000da0:	2300      	movs	r3, #0
 8000da2:	e006      	b.n	8000db2 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000da8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000db0:	2301      	movs	r3, #1
  }
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	371c      	adds	r7, #28
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr

08000dbe <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b084      	sub	sp, #16
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d12e      	bne.n	8000e30 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	2202      	movs	r2, #2
 8000dd6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f022 0201 	bic.w	r2, r2, #1
 8000de8:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000dea:	f7ff fe17 	bl	8000a1c <HAL_GetTick>
 8000dee:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000df0:	e012      	b.n	8000e18 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000df2:	f7ff fe13 	bl	8000a1c <HAL_GetTick>
 8000df6:	4602      	mov	r2, r0
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	1ad3      	subs	r3, r2, r3
 8000dfc:	2b0a      	cmp	r3, #10
 8000dfe:	d90b      	bls.n	8000e18 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e04:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2205      	movs	r2, #5
 8000e10:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000e14:	2301      	movs	r3, #1
 8000e16:	e012      	b.n	8000e3e <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	f003 0301 	and.w	r3, r3, #1
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d1e5      	bne.n	8000df2 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	2200      	movs	r2, #0
 8000e2a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	e006      	b.n	8000e3e <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e34:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000e3c:	2301      	movs	r3, #1
  }
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3710      	adds	r7, #16
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}

08000e46 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000e46:	b480      	push	{r7}
 8000e48:	b089      	sub	sp, #36	@ 0x24
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	60f8      	str	r0, [r7, #12]
 8000e4e:	60b9      	str	r1, [r7, #8]
 8000e50:	607a      	str	r2, [r7, #4]
 8000e52:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e5a:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	689b      	ldr	r3, [r3, #8]
 8000e62:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000e64:	7ffb      	ldrb	r3, [r7, #31]
 8000e66:	2b01      	cmp	r3, #1
 8000e68:	d003      	beq.n	8000e72 <HAL_CAN_AddTxMessage+0x2c>
 8000e6a:	7ffb      	ldrb	r3, [r7, #31]
 8000e6c:	2b02      	cmp	r3, #2
 8000e6e:	f040 80ad 	bne.w	8000fcc <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000e72:	69bb      	ldr	r3, [r7, #24]
 8000e74:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d10a      	bne.n	8000e92 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000e7c:	69bb      	ldr	r3, [r7, #24]
 8000e7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d105      	bne.n	8000e92 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000e86:	69bb      	ldr	r3, [r7, #24]
 8000e88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	f000 8095 	beq.w	8000fbc <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000e92:	69bb      	ldr	r3, [r7, #24]
 8000e94:	0e1b      	lsrs	r3, r3, #24
 8000e96:	f003 0303 	and.w	r3, r3, #3
 8000e9a:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000e9c:	2201      	movs	r2, #1
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	409a      	lsls	r2, r3
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000ea6:	68bb      	ldr	r3, [r7, #8]
 8000ea8:	689b      	ldr	r3, [r3, #8]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d10d      	bne.n	8000eca <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000eae:	68bb      	ldr	r3, [r7, #8]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000eb8:	68f9      	ldr	r1, [r7, #12]
 8000eba:	6809      	ldr	r1, [r1, #0]
 8000ebc:	431a      	orrs	r2, r3
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	3318      	adds	r3, #24
 8000ec2:	011b      	lsls	r3, r3, #4
 8000ec4:	440b      	add	r3, r1
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	e00f      	b.n	8000eea <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000eca:	68bb      	ldr	r3, [r7, #8]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000ed0:	68bb      	ldr	r3, [r7, #8]
 8000ed2:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000ed4:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000ed6:	68bb      	ldr	r3, [r7, #8]
 8000ed8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000eda:	68f9      	ldr	r1, [r7, #12]
 8000edc:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000ede:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	3318      	adds	r3, #24
 8000ee4:	011b      	lsls	r3, r3, #4
 8000ee6:	440b      	add	r3, r1
 8000ee8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	6819      	ldr	r1, [r3, #0]
 8000eee:	68bb      	ldr	r3, [r7, #8]
 8000ef0:	691a      	ldr	r2, [r3, #16]
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	3318      	adds	r3, #24
 8000ef6:	011b      	lsls	r3, r3, #4
 8000ef8:	440b      	add	r3, r1
 8000efa:	3304      	adds	r3, #4
 8000efc:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000efe:	68bb      	ldr	r3, [r7, #8]
 8000f00:	7d1b      	ldrb	r3, [r3, #20]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d111      	bne.n	8000f2a <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	681a      	ldr	r2, [r3, #0]
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	3318      	adds	r3, #24
 8000f0e:	011b      	lsls	r3, r3, #4
 8000f10:	4413      	add	r3, r2
 8000f12:	3304      	adds	r3, #4
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	68fa      	ldr	r2, [r7, #12]
 8000f18:	6811      	ldr	r1, [r2, #0]
 8000f1a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	3318      	adds	r3, #24
 8000f22:	011b      	lsls	r3, r3, #4
 8000f24:	440b      	add	r3, r1
 8000f26:	3304      	adds	r3, #4
 8000f28:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	3307      	adds	r3, #7
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	061a      	lsls	r2, r3, #24
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	3306      	adds	r3, #6
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	041b      	lsls	r3, r3, #16
 8000f3a:	431a      	orrs	r2, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	3305      	adds	r3, #5
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	021b      	lsls	r3, r3, #8
 8000f44:	4313      	orrs	r3, r2
 8000f46:	687a      	ldr	r2, [r7, #4]
 8000f48:	3204      	adds	r2, #4
 8000f4a:	7812      	ldrb	r2, [r2, #0]
 8000f4c:	4610      	mov	r0, r2
 8000f4e:	68fa      	ldr	r2, [r7, #12]
 8000f50:	6811      	ldr	r1, [r2, #0]
 8000f52:	ea43 0200 	orr.w	r2, r3, r0
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	011b      	lsls	r3, r3, #4
 8000f5a:	440b      	add	r3, r1
 8000f5c:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8000f60:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	3303      	adds	r3, #3
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	061a      	lsls	r2, r3, #24
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	3302      	adds	r3, #2
 8000f6e:	781b      	ldrb	r3, [r3, #0]
 8000f70:	041b      	lsls	r3, r3, #16
 8000f72:	431a      	orrs	r2, r3
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	3301      	adds	r3, #1
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	021b      	lsls	r3, r3, #8
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	687a      	ldr	r2, [r7, #4]
 8000f80:	7812      	ldrb	r2, [r2, #0]
 8000f82:	4610      	mov	r0, r2
 8000f84:	68fa      	ldr	r2, [r7, #12]
 8000f86:	6811      	ldr	r1, [r2, #0]
 8000f88:	ea43 0200 	orr.w	r2, r3, r0
 8000f8c:	697b      	ldr	r3, [r7, #20]
 8000f8e:	011b      	lsls	r3, r3, #4
 8000f90:	440b      	add	r3, r1
 8000f92:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8000f96:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	3318      	adds	r3, #24
 8000fa0:	011b      	lsls	r3, r3, #4
 8000fa2:	4413      	add	r3, r2
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	68fa      	ldr	r2, [r7, #12]
 8000fa8:	6811      	ldr	r1, [r2, #0]
 8000faa:	f043 0201 	orr.w	r2, r3, #1
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	3318      	adds	r3, #24
 8000fb2:	011b      	lsls	r3, r3, #4
 8000fb4:	440b      	add	r3, r1
 8000fb6:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	e00e      	b.n	8000fda <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e006      	b.n	8000fda <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fd0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000fd8:	2301      	movs	r3, #1
  }
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3724      	adds	r7, #36	@ 0x24
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr

08000fe6 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	b087      	sub	sp, #28
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	60f8      	str	r0, [r7, #12]
 8000fee:	60b9      	str	r1, [r7, #8]
 8000ff0:	607a      	str	r2, [r7, #4]
 8000ff2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ffa:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000ffc:	7dfb      	ldrb	r3, [r7, #23]
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d003      	beq.n	800100a <HAL_CAN_GetRxMessage+0x24>
 8001002:	7dfb      	ldrb	r3, [r7, #23]
 8001004:	2b02      	cmp	r3, #2
 8001006:	f040 8103 	bne.w	8001210 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	2b00      	cmp	r3, #0
 800100e:	d10e      	bne.n	800102e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	68db      	ldr	r3, [r3, #12]
 8001016:	f003 0303 	and.w	r3, r3, #3
 800101a:	2b00      	cmp	r3, #0
 800101c:	d116      	bne.n	800104c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001022:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800102a:	2301      	movs	r3, #1
 800102c:	e0f7      	b.n	800121e <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	691b      	ldr	r3, [r3, #16]
 8001034:	f003 0303 	and.w	r3, r3, #3
 8001038:	2b00      	cmp	r3, #0
 800103a:	d107      	bne.n	800104c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001040:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001048:	2301      	movs	r3, #1
 800104a:	e0e8      	b.n	800121e <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	331b      	adds	r3, #27
 8001054:	011b      	lsls	r3, r3, #4
 8001056:	4413      	add	r3, r2
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f003 0204 	and.w	r2, r3, #4
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d10c      	bne.n	8001084 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800106a:	68fb      	ldr	r3, [r7, #12]
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	68bb      	ldr	r3, [r7, #8]
 8001070:	331b      	adds	r3, #27
 8001072:	011b      	lsls	r3, r3, #4
 8001074:	4413      	add	r3, r2
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	0d5b      	lsrs	r3, r3, #21
 800107a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	601a      	str	r2, [r3, #0]
 8001082:	e00b      	b.n	800109c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	331b      	adds	r3, #27
 800108c:	011b      	lsls	r3, r3, #4
 800108e:	4413      	add	r3, r2
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	08db      	lsrs	r3, r3, #3
 8001094:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	68bb      	ldr	r3, [r7, #8]
 80010a2:	331b      	adds	r3, #27
 80010a4:	011b      	lsls	r3, r3, #4
 80010a6:	4413      	add	r3, r2
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 0202 	and.w	r2, r3, #2
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	331b      	adds	r3, #27
 80010ba:	011b      	lsls	r3, r3, #4
 80010bc:	4413      	add	r3, r2
 80010be:	3304      	adds	r3, #4
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	f003 0308 	and.w	r3, r3, #8
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d003      	beq.n	80010d2 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2208      	movs	r2, #8
 80010ce:	611a      	str	r2, [r3, #16]
 80010d0:	e00b      	b.n	80010ea <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	331b      	adds	r3, #27
 80010da:	011b      	lsls	r3, r3, #4
 80010dc:	4413      	add	r3, r2
 80010de:	3304      	adds	r3, #4
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f003 020f 	and.w	r2, r3, #15
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	331b      	adds	r3, #27
 80010f2:	011b      	lsls	r3, r3, #4
 80010f4:	4413      	add	r3, r2
 80010f6:	3304      	adds	r3, #4
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	0a1b      	lsrs	r3, r3, #8
 80010fc:	b2da      	uxtb	r2, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	331b      	adds	r3, #27
 800110a:	011b      	lsls	r3, r3, #4
 800110c:	4413      	add	r3, r2
 800110e:	3304      	adds	r3, #4
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	0c1b      	lsrs	r3, r3, #16
 8001114:	b29a      	uxth	r2, r3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	68bb      	ldr	r3, [r7, #8]
 8001120:	011b      	lsls	r3, r3, #4
 8001122:	4413      	add	r3, r2
 8001124:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	b2da      	uxtb	r2, r3
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	011b      	lsls	r3, r3, #4
 8001138:	4413      	add	r3, r2
 800113a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	0a1a      	lsrs	r2, r3, #8
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	3301      	adds	r3, #1
 8001146:	b2d2      	uxtb	r2, r2
 8001148:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	681a      	ldr	r2, [r3, #0]
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	011b      	lsls	r3, r3, #4
 8001152:	4413      	add	r3, r2
 8001154:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	0c1a      	lsrs	r2, r3, #16
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	3302      	adds	r3, #2
 8001160:	b2d2      	uxtb	r2, r2
 8001162:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	011b      	lsls	r3, r3, #4
 800116c:	4413      	add	r3, r2
 800116e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	0e1a      	lsrs	r2, r3, #24
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	3303      	adds	r3, #3
 800117a:	b2d2      	uxtb	r2, r2
 800117c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800117e:	68fb      	ldr	r3, [r7, #12]
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	011b      	lsls	r3, r3, #4
 8001186:	4413      	add	r3, r2
 8001188:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	3304      	adds	r3, #4
 8001192:	b2d2      	uxtb	r2, r2
 8001194:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001196:	68fb      	ldr	r3, [r7, #12]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	011b      	lsls	r3, r3, #4
 800119e:	4413      	add	r3, r2
 80011a0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	0a1a      	lsrs	r2, r3, #8
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	3305      	adds	r3, #5
 80011ac:	b2d2      	uxtb	r2, r2
 80011ae:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	011b      	lsls	r3, r3, #4
 80011b8:	4413      	add	r3, r2
 80011ba:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	0c1a      	lsrs	r2, r3, #16
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	3306      	adds	r3, #6
 80011c6:	b2d2      	uxtb	r2, r2
 80011c8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	68bb      	ldr	r3, [r7, #8]
 80011d0:	011b      	lsls	r3, r3, #4
 80011d2:	4413      	add	r3, r2
 80011d4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	0e1a      	lsrs	r2, r3, #24
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	3307      	adds	r3, #7
 80011e0:	b2d2      	uxtb	r2, r2
 80011e2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d108      	bne.n	80011fc <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	68da      	ldr	r2, [r3, #12]
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f042 0220 	orr.w	r2, r2, #32
 80011f8:	60da      	str	r2, [r3, #12]
 80011fa:	e007      	b.n	800120c <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	691a      	ldr	r2, [r3, #16]
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f042 0220 	orr.w	r2, r2, #32
 800120a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800120c:	2300      	movs	r3, #0
 800120e:	e006      	b.n	800121e <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001214:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800121c:	2301      	movs	r3, #1
  }
}
 800121e:	4618      	mov	r0, r3
 8001220:	371c      	adds	r7, #28
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr

0800122a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800122a:	b480      	push	{r7}
 800122c:	b085      	sub	sp, #20
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
 8001232:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	f893 3020 	ldrb.w	r3, [r3, #32]
 800123a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800123c:	7bfb      	ldrb	r3, [r7, #15]
 800123e:	2b01      	cmp	r3, #1
 8001240:	d002      	beq.n	8001248 <HAL_CAN_ActivateNotification+0x1e>
 8001242:	7bfb      	ldrb	r3, [r7, #15]
 8001244:	2b02      	cmp	r3, #2
 8001246:	d109      	bne.n	800125c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	6959      	ldr	r1, [r3, #20]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	683a      	ldr	r2, [r7, #0]
 8001254:	430a      	orrs	r2, r1
 8001256:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001258:	2300      	movs	r3, #0
 800125a:	e006      	b.n	800126a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001260:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
  }
}
 800126a:	4618      	mov	r0, r3
 800126c:	3714      	adds	r7, #20
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr

08001276 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	b08a      	sub	sp, #40	@ 0x28
 800127a:	af00      	add	r7, sp, #0
 800127c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800127e:	2300      	movs	r3, #0
 8001280:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	695b      	ldr	r3, [r3, #20]
 8001288:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	691b      	ldr	r3, [r3, #16]
 80012a8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80012b2:	6a3b      	ldr	r3, [r7, #32]
 80012b4:	f003 0301 	and.w	r3, r3, #1
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d07c      	beq.n	80013b6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d023      	beq.n	800130e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2201      	movs	r2, #1
 80012cc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80012ce:	69bb      	ldr	r3, [r7, #24]
 80012d0:	f003 0302 	and.w	r3, r3, #2
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d003      	beq.n	80012e0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f000 f983 	bl	80015e4 <HAL_CAN_TxMailbox0CompleteCallback>
 80012de:	e016      	b.n	800130e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80012e0:	69bb      	ldr	r3, [r7, #24]
 80012e2:	f003 0304 	and.w	r3, r3, #4
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d004      	beq.n	80012f4 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80012ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ec:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80012f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80012f2:	e00c      	b.n	800130e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	f003 0308 	and.w	r3, r3, #8
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d004      	beq.n	8001308 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80012fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001300:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001304:	627b      	str	r3, [r7, #36]	@ 0x24
 8001306:	e002      	b.n	800130e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f000 f989 	bl	8001620 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800130e:	69bb      	ldr	r3, [r7, #24]
 8001310:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001314:	2b00      	cmp	r3, #0
 8001316:	d024      	beq.n	8001362 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001320:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001322:	69bb      	ldr	r3, [r7, #24]
 8001324:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001328:	2b00      	cmp	r3, #0
 800132a:	d003      	beq.n	8001334 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f000 f963 	bl	80015f8 <HAL_CAN_TxMailbox1CompleteCallback>
 8001332:	e016      	b.n	8001362 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800133a:	2b00      	cmp	r3, #0
 800133c:	d004      	beq.n	8001348 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800133e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001340:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001344:	627b      	str	r3, [r7, #36]	@ 0x24
 8001346:	e00c      	b.n	8001362 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001348:	69bb      	ldr	r3, [r7, #24]
 800134a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800134e:	2b00      	cmp	r3, #0
 8001350:	d004      	beq.n	800135c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001354:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001358:	627b      	str	r3, [r7, #36]	@ 0x24
 800135a:	e002      	b.n	8001362 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f000 f969 	bl	8001634 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001368:	2b00      	cmp	r3, #0
 800136a:	d024      	beq.n	80013b6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001374:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800137c:	2b00      	cmp	r3, #0
 800137e:	d003      	beq.n	8001388 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f000 f943 	bl	800160c <HAL_CAN_TxMailbox2CompleteCallback>
 8001386:	e016      	b.n	80013b6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001388:	69bb      	ldr	r3, [r7, #24]
 800138a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d004      	beq.n	800139c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001394:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001398:	627b      	str	r3, [r7, #36]	@ 0x24
 800139a:	e00c      	b.n	80013b6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800139c:	69bb      	ldr	r3, [r7, #24]
 800139e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d004      	beq.n	80013b0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80013a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80013ae:	e002      	b.n	80013b6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f000 f949 	bl	8001648 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80013b6:	6a3b      	ldr	r3, [r7, #32]
 80013b8:	f003 0308 	and.w	r3, r3, #8
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d00c      	beq.n	80013da <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	f003 0310 	and.w	r3, r3, #16
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d007      	beq.n	80013da <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80013ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013cc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80013d0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2210      	movs	r2, #16
 80013d8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80013da:	6a3b      	ldr	r3, [r7, #32]
 80013dc:	f003 0304 	and.w	r3, r3, #4
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d00b      	beq.n	80013fc <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80013e4:	697b      	ldr	r3, [r7, #20]
 80013e6:	f003 0308 	and.w	r3, r3, #8
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d006      	beq.n	80013fc <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	2208      	movs	r2, #8
 80013f4:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f000 f930 	bl	800165c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80013fc:	6a3b      	ldr	r3, [r7, #32]
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	2b00      	cmp	r3, #0
 8001404:	d009      	beq.n	800141a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	f003 0303 	and.w	r3, r3, #3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d002      	beq.n	800141a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7ff f8fb 	bl	8000610 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800141a:	6a3b      	ldr	r3, [r7, #32]
 800141c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001420:	2b00      	cmp	r3, #0
 8001422:	d00c      	beq.n	800143e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	f003 0310 	and.w	r3, r3, #16
 800142a:	2b00      	cmp	r3, #0
 800142c:	d007      	beq.n	800143e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800142e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001430:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001434:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2210      	movs	r2, #16
 800143c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800143e:	6a3b      	ldr	r3, [r7, #32]
 8001440:	f003 0320 	and.w	r3, r3, #32
 8001444:	2b00      	cmp	r3, #0
 8001446:	d00b      	beq.n	8001460 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	f003 0308 	and.w	r3, r3, #8
 800144e:	2b00      	cmp	r3, #0
 8001450:	d006      	beq.n	8001460 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2208      	movs	r2, #8
 8001458:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f000 f912 	bl	8001684 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001460:	6a3b      	ldr	r3, [r7, #32]
 8001462:	f003 0310 	and.w	r3, r3, #16
 8001466:	2b00      	cmp	r3, #0
 8001468:	d009      	beq.n	800147e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	691b      	ldr	r3, [r3, #16]
 8001470:	f003 0303 	and.w	r3, r3, #3
 8001474:	2b00      	cmp	r3, #0
 8001476:	d002      	beq.n	800147e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	f000 f8f9 	bl	8001670 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800147e:	6a3b      	ldr	r3, [r7, #32]
 8001480:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001484:	2b00      	cmp	r3, #0
 8001486:	d00b      	beq.n	80014a0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001488:	69fb      	ldr	r3, [r7, #28]
 800148a:	f003 0310 	and.w	r3, r3, #16
 800148e:	2b00      	cmp	r3, #0
 8001490:	d006      	beq.n	80014a0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2210      	movs	r2, #16
 8001498:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800149a:	6878      	ldr	r0, [r7, #4]
 800149c:	f000 f8fc 	bl	8001698 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80014a0:	6a3b      	ldr	r3, [r7, #32]
 80014a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d00b      	beq.n	80014c2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	f003 0308 	and.w	r3, r3, #8
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d006      	beq.n	80014c2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2208      	movs	r2, #8
 80014ba:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f000 f8f5 	bl	80016ac <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80014c2:	6a3b      	ldr	r3, [r7, #32]
 80014c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d07b      	beq.n	80015c4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80014cc:	69fb      	ldr	r3, [r7, #28]
 80014ce:	f003 0304 	and.w	r3, r3, #4
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d072      	beq.n	80015bc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80014d6:	6a3b      	ldr	r3, [r7, #32]
 80014d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d008      	beq.n	80014f2 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d003      	beq.n	80014f2 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80014ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80014f2:	6a3b      	ldr	r3, [r7, #32]
 80014f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d008      	beq.n	800150e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001502:	2b00      	cmp	r3, #0
 8001504:	d003      	beq.n	800150e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001508:	f043 0302 	orr.w	r3, r3, #2
 800150c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800150e:	6a3b      	ldr	r3, [r7, #32]
 8001510:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001514:	2b00      	cmp	r3, #0
 8001516:	d008      	beq.n	800152a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800151e:	2b00      	cmp	r3, #0
 8001520:	d003      	beq.n	800152a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001524:	f043 0304 	orr.w	r3, r3, #4
 8001528:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800152a:	6a3b      	ldr	r3, [r7, #32]
 800152c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001530:	2b00      	cmp	r3, #0
 8001532:	d043      	beq.n	80015bc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800153a:	2b00      	cmp	r3, #0
 800153c:	d03e      	beq.n	80015bc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001544:	2b60      	cmp	r3, #96	@ 0x60
 8001546:	d02b      	beq.n	80015a0 <HAL_CAN_IRQHandler+0x32a>
 8001548:	2b60      	cmp	r3, #96	@ 0x60
 800154a:	d82e      	bhi.n	80015aa <HAL_CAN_IRQHandler+0x334>
 800154c:	2b50      	cmp	r3, #80	@ 0x50
 800154e:	d022      	beq.n	8001596 <HAL_CAN_IRQHandler+0x320>
 8001550:	2b50      	cmp	r3, #80	@ 0x50
 8001552:	d82a      	bhi.n	80015aa <HAL_CAN_IRQHandler+0x334>
 8001554:	2b40      	cmp	r3, #64	@ 0x40
 8001556:	d019      	beq.n	800158c <HAL_CAN_IRQHandler+0x316>
 8001558:	2b40      	cmp	r3, #64	@ 0x40
 800155a:	d826      	bhi.n	80015aa <HAL_CAN_IRQHandler+0x334>
 800155c:	2b30      	cmp	r3, #48	@ 0x30
 800155e:	d010      	beq.n	8001582 <HAL_CAN_IRQHandler+0x30c>
 8001560:	2b30      	cmp	r3, #48	@ 0x30
 8001562:	d822      	bhi.n	80015aa <HAL_CAN_IRQHandler+0x334>
 8001564:	2b10      	cmp	r3, #16
 8001566:	d002      	beq.n	800156e <HAL_CAN_IRQHandler+0x2f8>
 8001568:	2b20      	cmp	r3, #32
 800156a:	d005      	beq.n	8001578 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800156c:	e01d      	b.n	80015aa <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800156e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001570:	f043 0308 	orr.w	r3, r3, #8
 8001574:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001576:	e019      	b.n	80015ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800157a:	f043 0310 	orr.w	r3, r3, #16
 800157e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001580:	e014      	b.n	80015ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001584:	f043 0320 	orr.w	r3, r3, #32
 8001588:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800158a:	e00f      	b.n	80015ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800158c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800158e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001592:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001594:	e00a      	b.n	80015ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001598:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800159c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800159e:	e005      	b.n	80015ac <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80015a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015a6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80015a8:	e000      	b.n	80015ac <HAL_CAN_IRQHandler+0x336>
            break;
 80015aa:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	699a      	ldr	r2, [r3, #24]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80015ba:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2204      	movs	r2, #4
 80015c2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80015c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d008      	beq.n	80015dc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015d0:	431a      	orrs	r2, r3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f000 f872 	bl	80016c0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80015dc:	bf00      	nop
 80015de:	3728      	adds	r7, #40	@ 0x28
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}

080015e4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80015ec:	bf00      	nop
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001600:	bf00      	nop
 8001602:	370c      	adds	r7, #12
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr

0800160c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001614:	bf00      	nop
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr

08001620 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001628:	bf00      	nop
 800162a:	370c      	adds	r7, #12
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr

08001634 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800163c:	bf00      	nop
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr

08001648 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001648:	b480      	push	{r7}
 800164a:	b083      	sub	sp, #12
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001650:	bf00      	nop
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165a:	4770      	bx	lr

0800165c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001664:	bf00      	nop
 8001666:	370c      	adds	r7, #12
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr

08001670 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001678:	bf00      	nop
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800168c:	bf00      	nop
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80016a0:	bf00      	nop
 80016a2:	370c      	adds	r7, #12
 80016a4:	46bd      	mov	sp, r7
 80016a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016aa:	4770      	bx	lr

080016ac <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80016b4:	bf00      	nop
 80016b6:	370c      	adds	r7, #12
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr

080016c0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80016c8:	bf00      	nop
 80016ca:	370c      	adds	r7, #12
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr

080016d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f003 0307 	and.w	r3, r3, #7
 80016e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001718 <__NVIC_SetPriorityGrouping+0x44>)
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ea:	68ba      	ldr	r2, [r7, #8]
 80016ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80016f0:	4013      	ands	r3, r2
 80016f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001700:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001704:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001706:	4a04      	ldr	r2, [pc, #16]	@ (8001718 <__NVIC_SetPriorityGrouping+0x44>)
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	60d3      	str	r3, [r2, #12]
}
 800170c:	bf00      	nop
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001720:	4b04      	ldr	r3, [pc, #16]	@ (8001734 <__NVIC_GetPriorityGrouping+0x18>)
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	0a1b      	lsrs	r3, r3, #8
 8001726:	f003 0307 	and.w	r3, r3, #7
}
 800172a:	4618      	mov	r0, r3
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001746:	2b00      	cmp	r3, #0
 8001748:	db0b      	blt.n	8001762 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	f003 021f 	and.w	r2, r3, #31
 8001750:	4907      	ldr	r1, [pc, #28]	@ (8001770 <__NVIC_EnableIRQ+0x38>)
 8001752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001756:	095b      	lsrs	r3, r3, #5
 8001758:	2001      	movs	r0, #1
 800175a:	fa00 f202 	lsl.w	r2, r0, r2
 800175e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001762:	bf00      	nop
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	e000e100 	.word	0xe000e100

08001774 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	6039      	str	r1, [r7, #0]
 800177e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001780:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001784:	2b00      	cmp	r3, #0
 8001786:	db0a      	blt.n	800179e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	b2da      	uxtb	r2, r3
 800178c:	490c      	ldr	r1, [pc, #48]	@ (80017c0 <__NVIC_SetPriority+0x4c>)
 800178e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001792:	0112      	lsls	r2, r2, #4
 8001794:	b2d2      	uxtb	r2, r2
 8001796:	440b      	add	r3, r1
 8001798:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800179c:	e00a      	b.n	80017b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	b2da      	uxtb	r2, r3
 80017a2:	4908      	ldr	r1, [pc, #32]	@ (80017c4 <__NVIC_SetPriority+0x50>)
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	f003 030f 	and.w	r3, r3, #15
 80017aa:	3b04      	subs	r3, #4
 80017ac:	0112      	lsls	r2, r2, #4
 80017ae:	b2d2      	uxtb	r2, r2
 80017b0:	440b      	add	r3, r1
 80017b2:	761a      	strb	r2, [r3, #24]
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	e000e100 	.word	0xe000e100
 80017c4:	e000ed00 	.word	0xe000ed00

080017c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b089      	sub	sp, #36	@ 0x24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	f003 0307 	and.w	r3, r3, #7
 80017da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	f1c3 0307 	rsb	r3, r3, #7
 80017e2:	2b04      	cmp	r3, #4
 80017e4:	bf28      	it	cs
 80017e6:	2304      	movcs	r3, #4
 80017e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	3304      	adds	r3, #4
 80017ee:	2b06      	cmp	r3, #6
 80017f0:	d902      	bls.n	80017f8 <NVIC_EncodePriority+0x30>
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	3b03      	subs	r3, #3
 80017f6:	e000      	b.n	80017fa <NVIC_EncodePriority+0x32>
 80017f8:	2300      	movs	r3, #0
 80017fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001800:	69bb      	ldr	r3, [r7, #24]
 8001802:	fa02 f303 	lsl.w	r3, r2, r3
 8001806:	43da      	mvns	r2, r3
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	401a      	ands	r2, r3
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001810:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	fa01 f303 	lsl.w	r3, r1, r3
 800181a:	43d9      	mvns	r1, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001820:	4313      	orrs	r3, r2
         );
}
 8001822:	4618      	mov	r0, r3
 8001824:	3724      	adds	r7, #36	@ 0x24
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
	...

08001830 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	3b01      	subs	r3, #1
 800183c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001840:	d301      	bcc.n	8001846 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001842:	2301      	movs	r3, #1
 8001844:	e00f      	b.n	8001866 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001846:	4a0a      	ldr	r2, [pc, #40]	@ (8001870 <SysTick_Config+0x40>)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	3b01      	subs	r3, #1
 800184c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800184e:	210f      	movs	r1, #15
 8001850:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001854:	f7ff ff8e 	bl	8001774 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001858:	4b05      	ldr	r3, [pc, #20]	@ (8001870 <SysTick_Config+0x40>)
 800185a:	2200      	movs	r2, #0
 800185c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800185e:	4b04      	ldr	r3, [pc, #16]	@ (8001870 <SysTick_Config+0x40>)
 8001860:	2207      	movs	r2, #7
 8001862:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	e000e010 	.word	0xe000e010

08001874 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7ff ff29 	bl	80016d4 <__NVIC_SetPriorityGrouping>
}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b086      	sub	sp, #24
 800188e:	af00      	add	r7, sp, #0
 8001890:	4603      	mov	r3, r0
 8001892:	60b9      	str	r1, [r7, #8]
 8001894:	607a      	str	r2, [r7, #4]
 8001896:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800189c:	f7ff ff3e 	bl	800171c <__NVIC_GetPriorityGrouping>
 80018a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	68b9      	ldr	r1, [r7, #8]
 80018a6:	6978      	ldr	r0, [r7, #20]
 80018a8:	f7ff ff8e 	bl	80017c8 <NVIC_EncodePriority>
 80018ac:	4602      	mov	r2, r0
 80018ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018b2:	4611      	mov	r1, r2
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff ff5d 	bl	8001774 <__NVIC_SetPriority>
}
 80018ba:	bf00      	nop
 80018bc:	3718      	adds	r7, #24
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	4603      	mov	r3, r0
 80018ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff ff31 	bl	8001738 <__NVIC_EnableIRQ>
}
 80018d6:	bf00      	nop
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}

080018de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018de:	b580      	push	{r7, lr}
 80018e0:	b082      	sub	sp, #8
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f7ff ffa2 	bl	8001830 <SysTick_Config>
 80018ec:	4603      	mov	r3, r0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
	...

080018f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b087      	sub	sp, #28
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001902:	2300      	movs	r3, #0
 8001904:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001906:	e160      	b.n	8001bca <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	2101      	movs	r1, #1
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	fa01 f303 	lsl.w	r3, r1, r3
 8001914:	4013      	ands	r3, r2
 8001916:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	2b00      	cmp	r3, #0
 800191c:	f000 8152 	beq.w	8001bc4 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f003 0303 	and.w	r3, r3, #3
 8001928:	2b01      	cmp	r3, #1
 800192a:	d005      	beq.n	8001938 <HAL_GPIO_Init+0x40>
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f003 0303 	and.w	r3, r3, #3
 8001934:	2b02      	cmp	r3, #2
 8001936:	d130      	bne.n	800199a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	2203      	movs	r2, #3
 8001944:	fa02 f303 	lsl.w	r3, r2, r3
 8001948:	43db      	mvns	r3, r3
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	4013      	ands	r3, r2
 800194e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	68da      	ldr	r2, [r3, #12]
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	fa02 f303 	lsl.w	r3, r2, r3
 800195c:	693a      	ldr	r2, [r7, #16]
 800195e:	4313      	orrs	r3, r2
 8001960:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	693a      	ldr	r2, [r7, #16]
 8001966:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800196e:	2201      	movs	r2, #1
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	fa02 f303 	lsl.w	r3, r2, r3
 8001976:	43db      	mvns	r3, r3
 8001978:	693a      	ldr	r2, [r7, #16]
 800197a:	4013      	ands	r3, r2
 800197c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	091b      	lsrs	r3, r3, #4
 8001984:	f003 0201 	and.w	r2, r3, #1
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	fa02 f303 	lsl.w	r3, r2, r3
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	4313      	orrs	r3, r2
 8001992:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f003 0303 	and.w	r3, r3, #3
 80019a2:	2b03      	cmp	r3, #3
 80019a4:	d017      	beq.n	80019d6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	68db      	ldr	r3, [r3, #12]
 80019aa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	2203      	movs	r2, #3
 80019b2:	fa02 f303 	lsl.w	r3, r2, r3
 80019b6:	43db      	mvns	r3, r3
 80019b8:	693a      	ldr	r2, [r7, #16]
 80019ba:	4013      	ands	r3, r2
 80019bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	689a      	ldr	r2, [r3, #8]
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f003 0303 	and.w	r3, r3, #3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d123      	bne.n	8001a2a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	08da      	lsrs	r2, r3, #3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	3208      	adds	r2, #8
 80019ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	f003 0307 	and.w	r3, r3, #7
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	220f      	movs	r2, #15
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	43db      	mvns	r3, r3
 8001a00:	693a      	ldr	r2, [r7, #16]
 8001a02:	4013      	ands	r3, r2
 8001a04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	691a      	ldr	r2, [r3, #16]
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	f003 0307 	and.w	r3, r3, #7
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	fa02 f303 	lsl.w	r3, r2, r3
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	08da      	lsrs	r2, r3, #3
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	3208      	adds	r2, #8
 8001a24:	6939      	ldr	r1, [r7, #16]
 8001a26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	2203      	movs	r2, #3
 8001a36:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3a:	43db      	mvns	r3, r3
 8001a3c:	693a      	ldr	r2, [r7, #16]
 8001a3e:	4013      	ands	r3, r2
 8001a40:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f003 0203 	and.w	r2, r3, #3
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a52:	693a      	ldr	r2, [r7, #16]
 8001a54:	4313      	orrs	r3, r2
 8001a56:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	f000 80ac 	beq.w	8001bc4 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a6c:	4b5e      	ldr	r3, [pc, #376]	@ (8001be8 <HAL_GPIO_Init+0x2f0>)
 8001a6e:	699b      	ldr	r3, [r3, #24]
 8001a70:	4a5d      	ldr	r2, [pc, #372]	@ (8001be8 <HAL_GPIO_Init+0x2f0>)
 8001a72:	f043 0301 	orr.w	r3, r3, #1
 8001a76:	6193      	str	r3, [r2, #24]
 8001a78:	4b5b      	ldr	r3, [pc, #364]	@ (8001be8 <HAL_GPIO_Init+0x2f0>)
 8001a7a:	699b      	ldr	r3, [r3, #24]
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	60bb      	str	r3, [r7, #8]
 8001a82:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001a84:	4a59      	ldr	r2, [pc, #356]	@ (8001bec <HAL_GPIO_Init+0x2f4>)
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	089b      	lsrs	r3, r3, #2
 8001a8a:	3302      	adds	r3, #2
 8001a8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a90:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	f003 0303 	and.w	r3, r3, #3
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	220f      	movs	r2, #15
 8001a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa0:	43db      	mvns	r3, r3
 8001aa2:	693a      	ldr	r2, [r7, #16]
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001aae:	d025      	beq.n	8001afc <HAL_GPIO_Init+0x204>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	4a4f      	ldr	r2, [pc, #316]	@ (8001bf0 <HAL_GPIO_Init+0x2f8>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d01f      	beq.n	8001af8 <HAL_GPIO_Init+0x200>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	4a4e      	ldr	r2, [pc, #312]	@ (8001bf4 <HAL_GPIO_Init+0x2fc>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d019      	beq.n	8001af4 <HAL_GPIO_Init+0x1fc>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	4a4d      	ldr	r2, [pc, #308]	@ (8001bf8 <HAL_GPIO_Init+0x300>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d013      	beq.n	8001af0 <HAL_GPIO_Init+0x1f8>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	4a4c      	ldr	r2, [pc, #304]	@ (8001bfc <HAL_GPIO_Init+0x304>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d00d      	beq.n	8001aec <HAL_GPIO_Init+0x1f4>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4a4b      	ldr	r2, [pc, #300]	@ (8001c00 <HAL_GPIO_Init+0x308>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d007      	beq.n	8001ae8 <HAL_GPIO_Init+0x1f0>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4a4a      	ldr	r2, [pc, #296]	@ (8001c04 <HAL_GPIO_Init+0x30c>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d101      	bne.n	8001ae4 <HAL_GPIO_Init+0x1ec>
 8001ae0:	2306      	movs	r3, #6
 8001ae2:	e00c      	b.n	8001afe <HAL_GPIO_Init+0x206>
 8001ae4:	2307      	movs	r3, #7
 8001ae6:	e00a      	b.n	8001afe <HAL_GPIO_Init+0x206>
 8001ae8:	2305      	movs	r3, #5
 8001aea:	e008      	b.n	8001afe <HAL_GPIO_Init+0x206>
 8001aec:	2304      	movs	r3, #4
 8001aee:	e006      	b.n	8001afe <HAL_GPIO_Init+0x206>
 8001af0:	2303      	movs	r3, #3
 8001af2:	e004      	b.n	8001afe <HAL_GPIO_Init+0x206>
 8001af4:	2302      	movs	r3, #2
 8001af6:	e002      	b.n	8001afe <HAL_GPIO_Init+0x206>
 8001af8:	2301      	movs	r3, #1
 8001afa:	e000      	b.n	8001afe <HAL_GPIO_Init+0x206>
 8001afc:	2300      	movs	r3, #0
 8001afe:	697a      	ldr	r2, [r7, #20]
 8001b00:	f002 0203 	and.w	r2, r2, #3
 8001b04:	0092      	lsls	r2, r2, #2
 8001b06:	4093      	lsls	r3, r2
 8001b08:	693a      	ldr	r2, [r7, #16]
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b0e:	4937      	ldr	r1, [pc, #220]	@ (8001bec <HAL_GPIO_Init+0x2f4>)
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	089b      	lsrs	r3, r3, #2
 8001b14:	3302      	adds	r3, #2
 8001b16:	693a      	ldr	r2, [r7, #16]
 8001b18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b1c:	4b3a      	ldr	r3, [pc, #232]	@ (8001c08 <HAL_GPIO_Init+0x310>)
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	43db      	mvns	r3, r3
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d003      	beq.n	8001b40 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001b40:	4a31      	ldr	r2, [pc, #196]	@ (8001c08 <HAL_GPIO_Init+0x310>)
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b46:	4b30      	ldr	r3, [pc, #192]	@ (8001c08 <HAL_GPIO_Init+0x310>)
 8001b48:	68db      	ldr	r3, [r3, #12]
 8001b4a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	43db      	mvns	r3, r3
 8001b50:	693a      	ldr	r2, [r7, #16]
 8001b52:	4013      	ands	r3, r2
 8001b54:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d003      	beq.n	8001b6a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b6a:	4a27      	ldr	r2, [pc, #156]	@ (8001c08 <HAL_GPIO_Init+0x310>)
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b70:	4b25      	ldr	r3, [pc, #148]	@ (8001c08 <HAL_GPIO_Init+0x310>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	43db      	mvns	r3, r3
 8001b7a:	693a      	ldr	r2, [r7, #16]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d003      	beq.n	8001b94 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001b94:	4a1c      	ldr	r2, [pc, #112]	@ (8001c08 <HAL_GPIO_Init+0x310>)
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b9a:	4b1b      	ldr	r3, [pc, #108]	@ (8001c08 <HAL_GPIO_Init+0x310>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	43db      	mvns	r3, r3
 8001ba4:	693a      	ldr	r2, [r7, #16]
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d003      	beq.n	8001bbe <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001bb6:	693a      	ldr	r2, [r7, #16]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001bbe:	4a12      	ldr	r2, [pc, #72]	@ (8001c08 <HAL_GPIO_Init+0x310>)
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	681a      	ldr	r2, [r3, #0]
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	fa22 f303 	lsr.w	r3, r2, r3
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	f47f ae97 	bne.w	8001908 <HAL_GPIO_Init+0x10>
  }
}
 8001bda:	bf00      	nop
 8001bdc:	bf00      	nop
 8001bde:	371c      	adds	r7, #28
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr
 8001be8:	40021000 	.word	0x40021000
 8001bec:	40010000 	.word	0x40010000
 8001bf0:	48000400 	.word	0x48000400
 8001bf4:	48000800 	.word	0x48000800
 8001bf8:	48000c00 	.word	0x48000c00
 8001bfc:	48001000 	.word	0x48001000
 8001c00:	48001400 	.word	0x48001400
 8001c04:	48001800 	.word	0x48001800
 8001c08:	40010400 	.word	0x40010400

08001c0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	460b      	mov	r3, r1
 8001c16:	807b      	strh	r3, [r7, #2]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c1c:	787b      	ldrb	r3, [r7, #1]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d003      	beq.n	8001c2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c22:	887a      	ldrh	r2, [r7, #2]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c28:	e002      	b.n	8001c30 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c2a:	887a      	ldrh	r2, [r7, #2]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c30:	bf00      	nop
 8001c32:	370c      	adds	r7, #12
 8001c34:	46bd      	mov	sp, r7
 8001c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3a:	4770      	bx	lr

08001c3c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	b085      	sub	sp, #20
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	460b      	mov	r3, r1
 8001c46:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	695b      	ldr	r3, [r3, #20]
 8001c4c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c4e:	887a      	ldrh	r2, [r7, #2]
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	4013      	ands	r3, r2
 8001c54:	041a      	lsls	r2, r3, #16
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	43d9      	mvns	r1, r3
 8001c5a:	887b      	ldrh	r3, [r7, #2]
 8001c5c:	400b      	ands	r3, r1
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	619a      	str	r2, [r3, #24]
}
 8001c64:	bf00      	nop
 8001c66:	3714      	adds	r7, #20
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr

08001c70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	4603      	mov	r3, r0
 8001c78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001c7a:	4b08      	ldr	r3, [pc, #32]	@ (8001c9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c7c:	695a      	ldr	r2, [r3, #20]
 8001c7e:	88fb      	ldrh	r3, [r7, #6]
 8001c80:	4013      	ands	r3, r2
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d006      	beq.n	8001c94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c86:	4a05      	ldr	r2, [pc, #20]	@ (8001c9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001c88:	88fb      	ldrh	r3, [r7, #6]
 8001c8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c8c:	88fb      	ldrh	r3, [r7, #6]
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f7fe fcd6 	bl	8000640 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c94:	bf00      	nop
 8001c96:	3708      	adds	r7, #8
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	40010400 	.word	0x40010400

08001ca0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001cb0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001cb2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cb6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d102      	bne.n	8001cc6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	f001 b83a 	b.w	8002d3a <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0301 	and.w	r3, r3, #1
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	f000 816f 	beq.w	8001fba <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001cdc:	4bb5      	ldr	r3, [pc, #724]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f003 030c 	and.w	r3, r3, #12
 8001ce4:	2b04      	cmp	r3, #4
 8001ce6:	d00c      	beq.n	8001d02 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ce8:	4bb2      	ldr	r3, [pc, #712]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f003 030c 	and.w	r3, r3, #12
 8001cf0:	2b08      	cmp	r3, #8
 8001cf2:	d15c      	bne.n	8001dae <HAL_RCC_OscConfig+0x10e>
 8001cf4:	4baf      	ldr	r3, [pc, #700]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001cfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d00:	d155      	bne.n	8001dae <HAL_RCC_OscConfig+0x10e>
 8001d02:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d06:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d0a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001d0e:	fa93 f3a3 	rbit	r3, r3
 8001d12:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001d16:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d1a:	fab3 f383 	clz	r3, r3
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	095b      	lsrs	r3, r3, #5
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	f043 0301 	orr.w	r3, r3, #1
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d102      	bne.n	8001d34 <HAL_RCC_OscConfig+0x94>
 8001d2e:	4ba1      	ldr	r3, [pc, #644]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	e015      	b.n	8001d60 <HAL_RCC_OscConfig+0xc0>
 8001d34:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d38:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001d40:	fa93 f3a3 	rbit	r3, r3
 8001d44:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001d48:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d4c:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001d50:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8001d54:	fa93 f3a3 	rbit	r3, r3
 8001d58:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001d5c:	4b95      	ldr	r3, [pc, #596]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d60:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d64:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8001d68:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8001d6c:	fa92 f2a2 	rbit	r2, r2
 8001d70:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8001d74:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001d78:	fab2 f282 	clz	r2, r2
 8001d7c:	b2d2      	uxtb	r2, r2
 8001d7e:	f042 0220 	orr.w	r2, r2, #32
 8001d82:	b2d2      	uxtb	r2, r2
 8001d84:	f002 021f 	and.w	r2, r2, #31
 8001d88:	2101      	movs	r1, #1
 8001d8a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d8e:	4013      	ands	r3, r2
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	f000 8111 	beq.w	8001fb8 <HAL_RCC_OscConfig+0x318>
 8001d96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d9a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f040 8108 	bne.w	8001fb8 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	f000 bfc6 	b.w	8002d3a <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001db2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001dbe:	d106      	bne.n	8001dce <HAL_RCC_OscConfig+0x12e>
 8001dc0:	4b7c      	ldr	r3, [pc, #496]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a7b      	ldr	r2, [pc, #492]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001dc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dca:	6013      	str	r3, [r2, #0]
 8001dcc:	e036      	b.n	8001e3c <HAL_RCC_OscConfig+0x19c>
 8001dce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dd2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d10c      	bne.n	8001df8 <HAL_RCC_OscConfig+0x158>
 8001dde:	4b75      	ldr	r3, [pc, #468]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4a74      	ldr	r2, [pc, #464]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001de4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001de8:	6013      	str	r3, [r2, #0]
 8001dea:	4b72      	ldr	r3, [pc, #456]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a71      	ldr	r2, [pc, #452]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001df0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001df4:	6013      	str	r3, [r2, #0]
 8001df6:	e021      	b.n	8001e3c <HAL_RCC_OscConfig+0x19c>
 8001df8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dfc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e08:	d10c      	bne.n	8001e24 <HAL_RCC_OscConfig+0x184>
 8001e0a:	4b6a      	ldr	r3, [pc, #424]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a69      	ldr	r2, [pc, #420]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001e10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e14:	6013      	str	r3, [r2, #0]
 8001e16:	4b67      	ldr	r3, [pc, #412]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a66      	ldr	r2, [pc, #408]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001e1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e20:	6013      	str	r3, [r2, #0]
 8001e22:	e00b      	b.n	8001e3c <HAL_RCC_OscConfig+0x19c>
 8001e24:	4b63      	ldr	r3, [pc, #396]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a62      	ldr	r2, [pc, #392]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001e2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e2e:	6013      	str	r3, [r2, #0]
 8001e30:	4b60      	ldr	r3, [pc, #384]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a5f      	ldr	r2, [pc, #380]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001e36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e3a:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e40:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d059      	beq.n	8001f00 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e4c:	f7fe fde6 	bl	8000a1c <HAL_GetTick>
 8001e50:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e54:	e00a      	b.n	8001e6c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e56:	f7fe fde1 	bl	8000a1c <HAL_GetTick>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b64      	cmp	r3, #100	@ 0x64
 8001e64:	d902      	bls.n	8001e6c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	f000 bf67 	b.w	8002d3a <HAL_RCC_OscConfig+0x109a>
 8001e6c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e70:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e74:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001e78:	fa93 f3a3 	rbit	r3, r3
 8001e7c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8001e80:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e84:	fab3 f383 	clz	r3, r3
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	095b      	lsrs	r3, r3, #5
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	f043 0301 	orr.w	r3, r3, #1
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	2b01      	cmp	r3, #1
 8001e96:	d102      	bne.n	8001e9e <HAL_RCC_OscConfig+0x1fe>
 8001e98:	4b46      	ldr	r3, [pc, #280]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	e015      	b.n	8001eca <HAL_RCC_OscConfig+0x22a>
 8001e9e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ea2:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8001eaa:	fa93 f3a3 	rbit	r3, r3
 8001eae:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8001eb2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001eb6:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001eba:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8001ebe:	fa93 f3a3 	rbit	r3, r3
 8001ec2:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001ec6:	4b3b      	ldr	r3, [pc, #236]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eca:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ece:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8001ed2:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8001ed6:	fa92 f2a2 	rbit	r2, r2
 8001eda:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8001ede:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001ee2:	fab2 f282 	clz	r2, r2
 8001ee6:	b2d2      	uxtb	r2, r2
 8001ee8:	f042 0220 	orr.w	r2, r2, #32
 8001eec:	b2d2      	uxtb	r2, r2
 8001eee:	f002 021f 	and.w	r2, r2, #31
 8001ef2:	2101      	movs	r1, #1
 8001ef4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ef8:	4013      	ands	r3, r2
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d0ab      	beq.n	8001e56 <HAL_RCC_OscConfig+0x1b6>
 8001efe:	e05c      	b.n	8001fba <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f00:	f7fe fd8c 	bl	8000a1c <HAL_GetTick>
 8001f04:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f08:	e00a      	b.n	8001f20 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f0a:	f7fe fd87 	bl	8000a1c <HAL_GetTick>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001f14:	1ad3      	subs	r3, r2, r3
 8001f16:	2b64      	cmp	r3, #100	@ 0x64
 8001f18:	d902      	bls.n	8001f20 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8001f1a:	2303      	movs	r3, #3
 8001f1c:	f000 bf0d 	b.w	8002d3a <HAL_RCC_OscConfig+0x109a>
 8001f20:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f24:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f28:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001f2c:	fa93 f3a3 	rbit	r3, r3
 8001f30:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8001f34:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f38:	fab3 f383 	clz	r3, r3
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	095b      	lsrs	r3, r3, #5
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	f043 0301 	orr.w	r3, r3, #1
 8001f46:	b2db      	uxtb	r3, r3
 8001f48:	2b01      	cmp	r3, #1
 8001f4a:	d102      	bne.n	8001f52 <HAL_RCC_OscConfig+0x2b2>
 8001f4c:	4b19      	ldr	r3, [pc, #100]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	e015      	b.n	8001f7e <HAL_RCC_OscConfig+0x2de>
 8001f52:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f56:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001f5e:	fa93 f3a3 	rbit	r3, r3
 8001f62:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001f66:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f6a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001f6e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8001f72:	fa93 f3a3 	rbit	r3, r3
 8001f76:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001f7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb4 <HAL_RCC_OscConfig+0x314>)
 8001f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f7e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f82:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8001f86:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001f8a:	fa92 f2a2 	rbit	r2, r2
 8001f8e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8001f92:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001f96:	fab2 f282 	clz	r2, r2
 8001f9a:	b2d2      	uxtb	r2, r2
 8001f9c:	f042 0220 	orr.w	r2, r2, #32
 8001fa0:	b2d2      	uxtb	r2, r2
 8001fa2:	f002 021f 	and.w	r2, r2, #31
 8001fa6:	2101      	movs	r1, #1
 8001fa8:	fa01 f202 	lsl.w	r2, r1, r2
 8001fac:	4013      	ands	r3, r2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d1ab      	bne.n	8001f0a <HAL_RCC_OscConfig+0x26a>
 8001fb2:	e002      	b.n	8001fba <HAL_RCC_OscConfig+0x31a>
 8001fb4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fbe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	f000 817f 	beq.w	80022ce <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001fd0:	4ba7      	ldr	r3, [pc, #668]	@ (8002270 <HAL_RCC_OscConfig+0x5d0>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f003 030c 	and.w	r3, r3, #12
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d00c      	beq.n	8001ff6 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001fdc:	4ba4      	ldr	r3, [pc, #656]	@ (8002270 <HAL_RCC_OscConfig+0x5d0>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f003 030c 	and.w	r3, r3, #12
 8001fe4:	2b08      	cmp	r3, #8
 8001fe6:	d173      	bne.n	80020d0 <HAL_RCC_OscConfig+0x430>
 8001fe8:	4ba1      	ldr	r3, [pc, #644]	@ (8002270 <HAL_RCC_OscConfig+0x5d0>)
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001ff0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ff4:	d16c      	bne.n	80020d0 <HAL_RCC_OscConfig+0x430>
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ffc:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002000:	fa93 f3a3 	rbit	r3, r3
 8002004:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8002008:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800200c:	fab3 f383 	clz	r3, r3
 8002010:	b2db      	uxtb	r3, r3
 8002012:	095b      	lsrs	r3, r3, #5
 8002014:	b2db      	uxtb	r3, r3
 8002016:	f043 0301 	orr.w	r3, r3, #1
 800201a:	b2db      	uxtb	r3, r3
 800201c:	2b01      	cmp	r3, #1
 800201e:	d102      	bne.n	8002026 <HAL_RCC_OscConfig+0x386>
 8002020:	4b93      	ldr	r3, [pc, #588]	@ (8002270 <HAL_RCC_OscConfig+0x5d0>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	e013      	b.n	800204e <HAL_RCC_OscConfig+0x3ae>
 8002026:	2302      	movs	r3, #2
 8002028:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8002030:	fa93 f3a3 	rbit	r3, r3
 8002034:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8002038:	2302      	movs	r3, #2
 800203a:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800203e:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002042:	fa93 f3a3 	rbit	r3, r3
 8002046:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800204a:	4b89      	ldr	r3, [pc, #548]	@ (8002270 <HAL_RCC_OscConfig+0x5d0>)
 800204c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800204e:	2202      	movs	r2, #2
 8002050:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8002054:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8002058:	fa92 f2a2 	rbit	r2, r2
 800205c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8002060:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002064:	fab2 f282 	clz	r2, r2
 8002068:	b2d2      	uxtb	r2, r2
 800206a:	f042 0220 	orr.w	r2, r2, #32
 800206e:	b2d2      	uxtb	r2, r2
 8002070:	f002 021f 	and.w	r2, r2, #31
 8002074:	2101      	movs	r1, #1
 8002076:	fa01 f202 	lsl.w	r2, r1, r2
 800207a:	4013      	ands	r3, r2
 800207c:	2b00      	cmp	r3, #0
 800207e:	d00a      	beq.n	8002096 <HAL_RCC_OscConfig+0x3f6>
 8002080:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002084:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	2b01      	cmp	r3, #1
 800208e:	d002      	beq.n	8002096 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	f000 be52 	b.w	8002d3a <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002096:	4b76      	ldr	r3, [pc, #472]	@ (8002270 <HAL_RCC_OscConfig+0x5d0>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800209e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020a2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	691b      	ldr	r3, [r3, #16]
 80020aa:	21f8      	movs	r1, #248	@ 0xf8
 80020ac:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b0:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80020b4:	fa91 f1a1 	rbit	r1, r1
 80020b8:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 80020bc:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80020c0:	fab1 f181 	clz	r1, r1
 80020c4:	b2c9      	uxtb	r1, r1
 80020c6:	408b      	lsls	r3, r1
 80020c8:	4969      	ldr	r1, [pc, #420]	@ (8002270 <HAL_RCC_OscConfig+0x5d0>)
 80020ca:	4313      	orrs	r3, r2
 80020cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020ce:	e0fe      	b.n	80022ce <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020d4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	f000 8088 	beq.w	80021f2 <HAL_RCC_OscConfig+0x552>
 80020e2:	2301      	movs	r3, #1
 80020e4:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e8:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80020ec:	fa93 f3a3 	rbit	r3, r3
 80020f0:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 80020f4:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020f8:	fab3 f383 	clz	r3, r3
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002102:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002106:	009b      	lsls	r3, r3, #2
 8002108:	461a      	mov	r2, r3
 800210a:	2301      	movs	r3, #1
 800210c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210e:	f7fe fc85 	bl	8000a1c <HAL_GetTick>
 8002112:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002116:	e00a      	b.n	800212e <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002118:	f7fe fc80 	bl	8000a1c <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	2b02      	cmp	r3, #2
 8002126:	d902      	bls.n	800212e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002128:	2303      	movs	r3, #3
 800212a:	f000 be06 	b.w	8002d3a <HAL_RCC_OscConfig+0x109a>
 800212e:	2302      	movs	r3, #2
 8002130:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002134:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8002138:	fa93 f3a3 	rbit	r3, r3
 800213c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8002140:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002144:	fab3 f383 	clz	r3, r3
 8002148:	b2db      	uxtb	r3, r3
 800214a:	095b      	lsrs	r3, r3, #5
 800214c:	b2db      	uxtb	r3, r3
 800214e:	f043 0301 	orr.w	r3, r3, #1
 8002152:	b2db      	uxtb	r3, r3
 8002154:	2b01      	cmp	r3, #1
 8002156:	d102      	bne.n	800215e <HAL_RCC_OscConfig+0x4be>
 8002158:	4b45      	ldr	r3, [pc, #276]	@ (8002270 <HAL_RCC_OscConfig+0x5d0>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	e013      	b.n	8002186 <HAL_RCC_OscConfig+0x4e6>
 800215e:	2302      	movs	r3, #2
 8002160:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002164:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8002168:	fa93 f3a3 	rbit	r3, r3
 800216c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8002170:	2302      	movs	r3, #2
 8002172:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002176:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800217a:	fa93 f3a3 	rbit	r3, r3
 800217e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002182:	4b3b      	ldr	r3, [pc, #236]	@ (8002270 <HAL_RCC_OscConfig+0x5d0>)
 8002184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002186:	2202      	movs	r2, #2
 8002188:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 800218c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8002190:	fa92 f2a2 	rbit	r2, r2
 8002194:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8002198:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800219c:	fab2 f282 	clz	r2, r2
 80021a0:	b2d2      	uxtb	r2, r2
 80021a2:	f042 0220 	orr.w	r2, r2, #32
 80021a6:	b2d2      	uxtb	r2, r2
 80021a8:	f002 021f 	and.w	r2, r2, #31
 80021ac:	2101      	movs	r1, #1
 80021ae:	fa01 f202 	lsl.w	r2, r1, r2
 80021b2:	4013      	ands	r3, r2
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d0af      	beq.n	8002118 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002270 <HAL_RCC_OscConfig+0x5d0>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021c4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	691b      	ldr	r3, [r3, #16]
 80021cc:	21f8      	movs	r1, #248	@ 0xf8
 80021ce:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d2:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80021d6:	fa91 f1a1 	rbit	r1, r1
 80021da:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 80021de:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80021e2:	fab1 f181 	clz	r1, r1
 80021e6:	b2c9      	uxtb	r1, r1
 80021e8:	408b      	lsls	r3, r1
 80021ea:	4921      	ldr	r1, [pc, #132]	@ (8002270 <HAL_RCC_OscConfig+0x5d0>)
 80021ec:	4313      	orrs	r3, r2
 80021ee:	600b      	str	r3, [r1, #0]
 80021f0:	e06d      	b.n	80022ce <HAL_RCC_OscConfig+0x62e>
 80021f2:	2301      	movs	r3, #1
 80021f4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80021fc:	fa93 f3a3 	rbit	r3, r3
 8002200:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8002204:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002208:	fab3 f383 	clz	r3, r3
 800220c:	b2db      	uxtb	r3, r3
 800220e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002212:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	461a      	mov	r2, r3
 800221a:	2300      	movs	r3, #0
 800221c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800221e:	f7fe fbfd 	bl	8000a1c <HAL_GetTick>
 8002222:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002226:	e00a      	b.n	800223e <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002228:	f7fe fbf8 	bl	8000a1c <HAL_GetTick>
 800222c:	4602      	mov	r2, r0
 800222e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002232:	1ad3      	subs	r3, r2, r3
 8002234:	2b02      	cmp	r3, #2
 8002236:	d902      	bls.n	800223e <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	f000 bd7e 	b.w	8002d3a <HAL_RCC_OscConfig+0x109a>
 800223e:	2302      	movs	r3, #2
 8002240:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002244:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002248:	fa93 f3a3 	rbit	r3, r3
 800224c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8002250:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002254:	fab3 f383 	clz	r3, r3
 8002258:	b2db      	uxtb	r3, r3
 800225a:	095b      	lsrs	r3, r3, #5
 800225c:	b2db      	uxtb	r3, r3
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	b2db      	uxtb	r3, r3
 8002264:	2b01      	cmp	r3, #1
 8002266:	d105      	bne.n	8002274 <HAL_RCC_OscConfig+0x5d4>
 8002268:	4b01      	ldr	r3, [pc, #4]	@ (8002270 <HAL_RCC_OscConfig+0x5d0>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	e016      	b.n	800229c <HAL_RCC_OscConfig+0x5fc>
 800226e:	bf00      	nop
 8002270:	40021000 	.word	0x40021000
 8002274:	2302      	movs	r3, #2
 8002276:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800227a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800227e:	fa93 f3a3 	rbit	r3, r3
 8002282:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002286:	2302      	movs	r3, #2
 8002288:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800228c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002290:	fa93 f3a3 	rbit	r3, r3
 8002294:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002298:	4bbf      	ldr	r3, [pc, #764]	@ (8002598 <HAL_RCC_OscConfig+0x8f8>)
 800229a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800229c:	2202      	movs	r2, #2
 800229e:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80022a2:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80022a6:	fa92 f2a2 	rbit	r2, r2
 80022aa:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80022ae:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80022b2:	fab2 f282 	clz	r2, r2
 80022b6:	b2d2      	uxtb	r2, r2
 80022b8:	f042 0220 	orr.w	r2, r2, #32
 80022bc:	b2d2      	uxtb	r2, r2
 80022be:	f002 021f 	and.w	r2, r2, #31
 80022c2:	2101      	movs	r1, #1
 80022c4:	fa01 f202 	lsl.w	r2, r1, r2
 80022c8:	4013      	ands	r3, r2
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d1ac      	bne.n	8002228 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022d2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0308 	and.w	r3, r3, #8
 80022de:	2b00      	cmp	r3, #0
 80022e0:	f000 8113 	beq.w	800250a <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022e8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	695b      	ldr	r3, [r3, #20]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d07c      	beq.n	80023ee <HAL_RCC_OscConfig+0x74e>
 80022f4:	2301      	movs	r3, #1
 80022f6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80022fe:	fa93 f3a3 	rbit	r3, r3
 8002302:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8002306:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800230a:	fab3 f383 	clz	r3, r3
 800230e:	b2db      	uxtb	r3, r3
 8002310:	461a      	mov	r2, r3
 8002312:	4ba2      	ldr	r3, [pc, #648]	@ (800259c <HAL_RCC_OscConfig+0x8fc>)
 8002314:	4413      	add	r3, r2
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	461a      	mov	r2, r3
 800231a:	2301      	movs	r3, #1
 800231c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800231e:	f7fe fb7d 	bl	8000a1c <HAL_GetTick>
 8002322:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002326:	e00a      	b.n	800233e <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002328:	f7fe fb78 	bl	8000a1c <HAL_GetTick>
 800232c:	4602      	mov	r2, r0
 800232e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	2b02      	cmp	r3, #2
 8002336:	d902      	bls.n	800233e <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8002338:	2303      	movs	r3, #3
 800233a:	f000 bcfe 	b.w	8002d3a <HAL_RCC_OscConfig+0x109a>
 800233e:	2302      	movs	r3, #2
 8002340:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002344:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002348:	fa93 f2a3 	rbit	r2, r3
 800234c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002350:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002354:	601a      	str	r2, [r3, #0]
 8002356:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800235a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800235e:	2202      	movs	r2, #2
 8002360:	601a      	str	r2, [r3, #0]
 8002362:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002366:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	fa93 f2a3 	rbit	r2, r3
 8002370:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002374:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002378:	601a      	str	r2, [r3, #0]
 800237a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800237e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002382:	2202      	movs	r2, #2
 8002384:	601a      	str	r2, [r3, #0]
 8002386:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800238a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	fa93 f2a3 	rbit	r2, r3
 8002394:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002398:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800239c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800239e:	4b7e      	ldr	r3, [pc, #504]	@ (8002598 <HAL_RCC_OscConfig+0x8f8>)
 80023a0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80023a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023a6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80023aa:	2102      	movs	r1, #2
 80023ac:	6019      	str	r1, [r3, #0]
 80023ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023b2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	fa93 f1a3 	rbit	r1, r3
 80023bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023c0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80023c4:	6019      	str	r1, [r3, #0]
  return result;
 80023c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023ca:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	fab3 f383 	clz	r3, r3
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80023da:	b2db      	uxtb	r3, r3
 80023dc:	f003 031f 	and.w	r3, r3, #31
 80023e0:	2101      	movs	r1, #1
 80023e2:	fa01 f303 	lsl.w	r3, r1, r3
 80023e6:	4013      	ands	r3, r2
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d09d      	beq.n	8002328 <HAL_RCC_OscConfig+0x688>
 80023ec:	e08d      	b.n	800250a <HAL_RCC_OscConfig+0x86a>
 80023ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023f2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80023f6:	2201      	movs	r2, #1
 80023f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023fe:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	fa93 f2a3 	rbit	r2, r3
 8002408:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800240c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002410:	601a      	str	r2, [r3, #0]
  return result;
 8002412:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002416:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800241a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800241c:	fab3 f383 	clz	r3, r3
 8002420:	b2db      	uxtb	r3, r3
 8002422:	461a      	mov	r2, r3
 8002424:	4b5d      	ldr	r3, [pc, #372]	@ (800259c <HAL_RCC_OscConfig+0x8fc>)
 8002426:	4413      	add	r3, r2
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	461a      	mov	r2, r3
 800242c:	2300      	movs	r3, #0
 800242e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002430:	f7fe faf4 	bl	8000a1c <HAL_GetTick>
 8002434:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002438:	e00a      	b.n	8002450 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800243a:	f7fe faef 	bl	8000a1c <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b02      	cmp	r3, #2
 8002448:	d902      	bls.n	8002450 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	f000 bc75 	b.w	8002d3a <HAL_RCC_OscConfig+0x109a>
 8002450:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002454:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002458:	2202      	movs	r2, #2
 800245a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800245c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002460:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	fa93 f2a3 	rbit	r2, r3
 800246a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800246e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002472:	601a      	str	r2, [r3, #0]
 8002474:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002478:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800247c:	2202      	movs	r2, #2
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002484:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	fa93 f2a3 	rbit	r2, r3
 800248e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002492:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002496:	601a      	str	r2, [r3, #0]
 8002498:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800249c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80024a0:	2202      	movs	r2, #2
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024a8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	fa93 f2a3 	rbit	r2, r3
 80024b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024b6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80024ba:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024bc:	4b36      	ldr	r3, [pc, #216]	@ (8002598 <HAL_RCC_OscConfig+0x8f8>)
 80024be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80024c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024c4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80024c8:	2102      	movs	r1, #2
 80024ca:	6019      	str	r1, [r3, #0]
 80024cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024d0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	fa93 f1a3 	rbit	r1, r3
 80024da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024de:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80024e2:	6019      	str	r1, [r3, #0]
  return result;
 80024e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024e8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	fab3 f383 	clz	r3, r3
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	f003 031f 	and.w	r3, r3, #31
 80024fe:	2101      	movs	r1, #1
 8002500:	fa01 f303 	lsl.w	r3, r1, r3
 8002504:	4013      	ands	r3, r2
 8002506:	2b00      	cmp	r3, #0
 8002508:	d197      	bne.n	800243a <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800250a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800250e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0304 	and.w	r3, r3, #4
 800251a:	2b00      	cmp	r3, #0
 800251c:	f000 81a5 	beq.w	800286a <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002520:	2300      	movs	r3, #0
 8002522:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002526:	4b1c      	ldr	r3, [pc, #112]	@ (8002598 <HAL_RCC_OscConfig+0x8f8>)
 8002528:	69db      	ldr	r3, [r3, #28]
 800252a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d116      	bne.n	8002560 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002532:	4b19      	ldr	r3, [pc, #100]	@ (8002598 <HAL_RCC_OscConfig+0x8f8>)
 8002534:	69db      	ldr	r3, [r3, #28]
 8002536:	4a18      	ldr	r2, [pc, #96]	@ (8002598 <HAL_RCC_OscConfig+0x8f8>)
 8002538:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800253c:	61d3      	str	r3, [r2, #28]
 800253e:	4b16      	ldr	r3, [pc, #88]	@ (8002598 <HAL_RCC_OscConfig+0x8f8>)
 8002540:	69db      	ldr	r3, [r3, #28]
 8002542:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002546:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800254a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002554:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002558:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800255a:	2301      	movs	r3, #1
 800255c:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002560:	4b0f      	ldr	r3, [pc, #60]	@ (80025a0 <HAL_RCC_OscConfig+0x900>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002568:	2b00      	cmp	r3, #0
 800256a:	d121      	bne.n	80025b0 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800256c:	4b0c      	ldr	r3, [pc, #48]	@ (80025a0 <HAL_RCC_OscConfig+0x900>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a0b      	ldr	r2, [pc, #44]	@ (80025a0 <HAL_RCC_OscConfig+0x900>)
 8002572:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002576:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002578:	f7fe fa50 	bl	8000a1c <HAL_GetTick>
 800257c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002580:	e010      	b.n	80025a4 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002582:	f7fe fa4b 	bl	8000a1c <HAL_GetTick>
 8002586:	4602      	mov	r2, r0
 8002588:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b64      	cmp	r3, #100	@ 0x64
 8002590:	d908      	bls.n	80025a4 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e3d1      	b.n	8002d3a <HAL_RCC_OscConfig+0x109a>
 8002596:	bf00      	nop
 8002598:	40021000 	.word	0x40021000
 800259c:	10908120 	.word	0x10908120
 80025a0:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025a4:	4b8d      	ldr	r3, [pc, #564]	@ (80027dc <HAL_RCC_OscConfig+0xb3c>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d0e8      	beq.n	8002582 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025b4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d106      	bne.n	80025ce <HAL_RCC_OscConfig+0x92e>
 80025c0:	4b87      	ldr	r3, [pc, #540]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 80025c2:	6a1b      	ldr	r3, [r3, #32]
 80025c4:	4a86      	ldr	r2, [pc, #536]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 80025c6:	f043 0301 	orr.w	r3, r3, #1
 80025ca:	6213      	str	r3, [r2, #32]
 80025cc:	e035      	b.n	800263a <HAL_RCC_OscConfig+0x99a>
 80025ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025d2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d10c      	bne.n	80025f8 <HAL_RCC_OscConfig+0x958>
 80025de:	4b80      	ldr	r3, [pc, #512]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 80025e0:	6a1b      	ldr	r3, [r3, #32]
 80025e2:	4a7f      	ldr	r2, [pc, #508]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 80025e4:	f023 0301 	bic.w	r3, r3, #1
 80025e8:	6213      	str	r3, [r2, #32]
 80025ea:	4b7d      	ldr	r3, [pc, #500]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 80025ec:	6a1b      	ldr	r3, [r3, #32]
 80025ee:	4a7c      	ldr	r2, [pc, #496]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 80025f0:	f023 0304 	bic.w	r3, r3, #4
 80025f4:	6213      	str	r3, [r2, #32]
 80025f6:	e020      	b.n	800263a <HAL_RCC_OscConfig+0x99a>
 80025f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025fc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	2b05      	cmp	r3, #5
 8002606:	d10c      	bne.n	8002622 <HAL_RCC_OscConfig+0x982>
 8002608:	4b75      	ldr	r3, [pc, #468]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 800260a:	6a1b      	ldr	r3, [r3, #32]
 800260c:	4a74      	ldr	r2, [pc, #464]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 800260e:	f043 0304 	orr.w	r3, r3, #4
 8002612:	6213      	str	r3, [r2, #32]
 8002614:	4b72      	ldr	r3, [pc, #456]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 8002616:	6a1b      	ldr	r3, [r3, #32]
 8002618:	4a71      	ldr	r2, [pc, #452]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 800261a:	f043 0301 	orr.w	r3, r3, #1
 800261e:	6213      	str	r3, [r2, #32]
 8002620:	e00b      	b.n	800263a <HAL_RCC_OscConfig+0x99a>
 8002622:	4b6f      	ldr	r3, [pc, #444]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 8002624:	6a1b      	ldr	r3, [r3, #32]
 8002626:	4a6e      	ldr	r2, [pc, #440]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 8002628:	f023 0301 	bic.w	r3, r3, #1
 800262c:	6213      	str	r3, [r2, #32]
 800262e:	4b6c      	ldr	r3, [pc, #432]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 8002630:	6a1b      	ldr	r3, [r3, #32]
 8002632:	4a6b      	ldr	r2, [pc, #428]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 8002634:	f023 0304 	bic.w	r3, r3, #4
 8002638:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800263a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800263e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	2b00      	cmp	r3, #0
 8002648:	f000 8081 	beq.w	800274e <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800264c:	f7fe f9e6 	bl	8000a1c <HAL_GetTick>
 8002650:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002654:	e00b      	b.n	800266e <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002656:	f7fe f9e1 	bl	8000a1c <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002666:	4293      	cmp	r3, r2
 8002668:	d901      	bls.n	800266e <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	e365      	b.n	8002d3a <HAL_RCC_OscConfig+0x109a>
 800266e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002672:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002676:	2202      	movs	r2, #2
 8002678:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800267e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	fa93 f2a3 	rbit	r2, r3
 8002688:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800268c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002690:	601a      	str	r2, [r3, #0]
 8002692:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002696:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800269a:	2202      	movs	r2, #2
 800269c:	601a      	str	r2, [r3, #0]
 800269e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026a2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	fa93 f2a3 	rbit	r2, r3
 80026ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026b0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80026b4:	601a      	str	r2, [r3, #0]
  return result;
 80026b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026ba:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80026be:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026c0:	fab3 f383 	clz	r3, r3
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	095b      	lsrs	r3, r3, #5
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	f043 0302 	orr.w	r3, r3, #2
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d102      	bne.n	80026da <HAL_RCC_OscConfig+0xa3a>
 80026d4:	4b42      	ldr	r3, [pc, #264]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	e013      	b.n	8002702 <HAL_RCC_OscConfig+0xa62>
 80026da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026de:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80026e2:	2202      	movs	r2, #2
 80026e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026ea:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	fa93 f2a3 	rbit	r2, r3
 80026f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026f8:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	4b38      	ldr	r3, [pc, #224]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 8002700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002702:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002706:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800270a:	2102      	movs	r1, #2
 800270c:	6011      	str	r1, [r2, #0]
 800270e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002712:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002716:	6812      	ldr	r2, [r2, #0]
 8002718:	fa92 f1a2 	rbit	r1, r2
 800271c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002720:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002724:	6011      	str	r1, [r2, #0]
  return result;
 8002726:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800272a:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800272e:	6812      	ldr	r2, [r2, #0]
 8002730:	fab2 f282 	clz	r2, r2
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800273a:	b2d2      	uxtb	r2, r2
 800273c:	f002 021f 	and.w	r2, r2, #31
 8002740:	2101      	movs	r1, #1
 8002742:	fa01 f202 	lsl.w	r2, r1, r2
 8002746:	4013      	ands	r3, r2
 8002748:	2b00      	cmp	r3, #0
 800274a:	d084      	beq.n	8002656 <HAL_RCC_OscConfig+0x9b6>
 800274c:	e083      	b.n	8002856 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800274e:	f7fe f965 	bl	8000a1c <HAL_GetTick>
 8002752:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002756:	e00b      	b.n	8002770 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002758:	f7fe f960 	bl	8000a1c <HAL_GetTick>
 800275c:	4602      	mov	r2, r0
 800275e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002762:	1ad3      	subs	r3, r2, r3
 8002764:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002768:	4293      	cmp	r3, r2
 800276a:	d901      	bls.n	8002770 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e2e4      	b.n	8002d3a <HAL_RCC_OscConfig+0x109a>
 8002770:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002774:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002778:	2202      	movs	r2, #2
 800277a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800277c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002780:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	fa93 f2a3 	rbit	r2, r3
 800278a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800278e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002798:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800279c:	2202      	movs	r2, #2
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027a4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	fa93 f2a3 	rbit	r2, r3
 80027ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027b2:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80027b6:	601a      	str	r2, [r3, #0]
  return result;
 80027b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027bc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80027c0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027c2:	fab3 f383 	clz	r3, r3
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	095b      	lsrs	r3, r3, #5
 80027ca:	b2db      	uxtb	r3, r3
 80027cc:	f043 0302 	orr.w	r3, r3, #2
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d106      	bne.n	80027e4 <HAL_RCC_OscConfig+0xb44>
 80027d6:	4b02      	ldr	r3, [pc, #8]	@ (80027e0 <HAL_RCC_OscConfig+0xb40>)
 80027d8:	6a1b      	ldr	r3, [r3, #32]
 80027da:	e017      	b.n	800280c <HAL_RCC_OscConfig+0xb6c>
 80027dc:	40007000 	.word	0x40007000
 80027e0:	40021000 	.word	0x40021000
 80027e4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027e8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80027ec:	2202      	movs	r2, #2
 80027ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027f4:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	fa93 f2a3 	rbit	r2, r3
 80027fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002802:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	4bb3      	ldr	r3, [pc, #716]	@ (8002ad8 <HAL_RCC_OscConfig+0xe38>)
 800280a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800280c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002810:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002814:	2102      	movs	r1, #2
 8002816:	6011      	str	r1, [r2, #0]
 8002818:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800281c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002820:	6812      	ldr	r2, [r2, #0]
 8002822:	fa92 f1a2 	rbit	r1, r2
 8002826:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800282a:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 800282e:	6011      	str	r1, [r2, #0]
  return result;
 8002830:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002834:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002838:	6812      	ldr	r2, [r2, #0]
 800283a:	fab2 f282 	clz	r2, r2
 800283e:	b2d2      	uxtb	r2, r2
 8002840:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002844:	b2d2      	uxtb	r2, r2
 8002846:	f002 021f 	and.w	r2, r2, #31
 800284a:	2101      	movs	r1, #1
 800284c:	fa01 f202 	lsl.w	r2, r1, r2
 8002850:	4013      	ands	r3, r2
 8002852:	2b00      	cmp	r3, #0
 8002854:	d180      	bne.n	8002758 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002856:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 800285a:	2b01      	cmp	r3, #1
 800285c:	d105      	bne.n	800286a <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800285e:	4b9e      	ldr	r3, [pc, #632]	@ (8002ad8 <HAL_RCC_OscConfig+0xe38>)
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	4a9d      	ldr	r2, [pc, #628]	@ (8002ad8 <HAL_RCC_OscConfig+0xe38>)
 8002864:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002868:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800286a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800286e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	699b      	ldr	r3, [r3, #24]
 8002876:	2b00      	cmp	r3, #0
 8002878:	f000 825e 	beq.w	8002d38 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800287c:	4b96      	ldr	r3, [pc, #600]	@ (8002ad8 <HAL_RCC_OscConfig+0xe38>)
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	f003 030c 	and.w	r3, r3, #12
 8002884:	2b08      	cmp	r3, #8
 8002886:	f000 821f 	beq.w	8002cc8 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800288a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800288e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	699b      	ldr	r3, [r3, #24]
 8002896:	2b02      	cmp	r3, #2
 8002898:	f040 8170 	bne.w	8002b7c <HAL_RCC_OscConfig+0xedc>
 800289c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028a0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80028a4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80028a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028ae:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	fa93 f2a3 	rbit	r2, r3
 80028b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028bc:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80028c0:	601a      	str	r2, [r3, #0]
  return result;
 80028c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028c6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80028ca:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028cc:	fab3 f383 	clz	r3, r3
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80028d6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	461a      	mov	r2, r3
 80028de:	2300      	movs	r3, #0
 80028e0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e2:	f7fe f89b 	bl	8000a1c <HAL_GetTick>
 80028e6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028ea:	e009      	b.n	8002900 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028ec:	f7fe f896 	bl	8000a1c <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d901      	bls.n	8002900 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 80028fc:	2303      	movs	r3, #3
 80028fe:	e21c      	b.n	8002d3a <HAL_RCC_OscConfig+0x109a>
 8002900:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002904:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002908:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800290c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800290e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002912:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	fa93 f2a3 	rbit	r2, r3
 800291c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002920:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002924:	601a      	str	r2, [r3, #0]
  return result;
 8002926:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800292a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800292e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002930:	fab3 f383 	clz	r3, r3
 8002934:	b2db      	uxtb	r3, r3
 8002936:	095b      	lsrs	r3, r3, #5
 8002938:	b2db      	uxtb	r3, r3
 800293a:	f043 0301 	orr.w	r3, r3, #1
 800293e:	b2db      	uxtb	r3, r3
 8002940:	2b01      	cmp	r3, #1
 8002942:	d102      	bne.n	800294a <HAL_RCC_OscConfig+0xcaa>
 8002944:	4b64      	ldr	r3, [pc, #400]	@ (8002ad8 <HAL_RCC_OscConfig+0xe38>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	e027      	b.n	800299a <HAL_RCC_OscConfig+0xcfa>
 800294a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800294e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002952:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002956:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002958:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800295c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	fa93 f2a3 	rbit	r2, r3
 8002966:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800296a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800296e:	601a      	str	r2, [r3, #0]
 8002970:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002974:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002978:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800297c:	601a      	str	r2, [r3, #0]
 800297e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002982:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	fa93 f2a3 	rbit	r2, r3
 800298c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002990:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8002994:	601a      	str	r2, [r3, #0]
 8002996:	4b50      	ldr	r3, [pc, #320]	@ (8002ad8 <HAL_RCC_OscConfig+0xe38>)
 8002998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800299e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80029a2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80029a6:	6011      	str	r1, [r2, #0]
 80029a8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80029ac:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80029b0:	6812      	ldr	r2, [r2, #0]
 80029b2:	fa92 f1a2 	rbit	r1, r2
 80029b6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80029ba:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80029be:	6011      	str	r1, [r2, #0]
  return result;
 80029c0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80029c4:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 80029c8:	6812      	ldr	r2, [r2, #0]
 80029ca:	fab2 f282 	clz	r2, r2
 80029ce:	b2d2      	uxtb	r2, r2
 80029d0:	f042 0220 	orr.w	r2, r2, #32
 80029d4:	b2d2      	uxtb	r2, r2
 80029d6:	f002 021f 	and.w	r2, r2, #31
 80029da:	2101      	movs	r1, #1
 80029dc:	fa01 f202 	lsl.w	r2, r1, r2
 80029e0:	4013      	ands	r3, r2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d182      	bne.n	80028ec <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029e6:	4b3c      	ldr	r3, [pc, #240]	@ (8002ad8 <HAL_RCC_OscConfig+0xe38>)
 80029e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029ea:	f023 020f 	bic.w	r2, r3, #15
 80029ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029f2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fa:	4937      	ldr	r1, [pc, #220]	@ (8002ad8 <HAL_RCC_OscConfig+0xe38>)
 80029fc:	4313      	orrs	r3, r2
 80029fe:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8002a00:	4b35      	ldr	r3, [pc, #212]	@ (8002ad8 <HAL_RCC_OscConfig+0xe38>)
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8002a08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a0c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	6a19      	ldr	r1, [r3, #32]
 8002a14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a18:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	69db      	ldr	r3, [r3, #28]
 8002a20:	430b      	orrs	r3, r1
 8002a22:	492d      	ldr	r1, [pc, #180]	@ (8002ad8 <HAL_RCC_OscConfig+0xe38>)
 8002a24:	4313      	orrs	r3, r2
 8002a26:	604b      	str	r3, [r1, #4]
 8002a28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a2c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002a30:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002a34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a36:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a3a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	fa93 f2a3 	rbit	r2, r3
 8002a44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a48:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002a4c:	601a      	str	r2, [r3, #0]
  return result;
 8002a4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a52:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002a56:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a58:	fab3 f383 	clz	r3, r3
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002a62:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	461a      	mov	r2, r3
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a6e:	f7fd ffd5 	bl	8000a1c <HAL_GetTick>
 8002a72:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a76:	e009      	b.n	8002a8c <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a78:	f7fd ffd0 	bl	8000a1c <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d901      	bls.n	8002a8c <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	e156      	b.n	8002d3a <HAL_RCC_OscConfig+0x109a>
 8002a8c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a90:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002a94:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a9a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a9e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	fa93 f2a3 	rbit	r2, r3
 8002aa8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aac:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002ab0:	601a      	str	r2, [r3, #0]
  return result;
 8002ab2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ab6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002aba:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002abc:	fab3 f383 	clz	r3, r3
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	095b      	lsrs	r3, r3, #5
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	f043 0301 	orr.w	r3, r3, #1
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d105      	bne.n	8002adc <HAL_RCC_OscConfig+0xe3c>
 8002ad0:	4b01      	ldr	r3, [pc, #4]	@ (8002ad8 <HAL_RCC_OscConfig+0xe38>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	e02a      	b.n	8002b2c <HAL_RCC_OscConfig+0xe8c>
 8002ad6:	bf00      	nop
 8002ad8:	40021000 	.word	0x40021000
 8002adc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ae0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002ae4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ae8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aee:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	fa93 f2a3 	rbit	r2, r3
 8002af8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002afc:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002b00:	601a      	str	r2, [r3, #0]
 8002b02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b06:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002b0a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b0e:	601a      	str	r2, [r3, #0]
 8002b10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b14:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	fa93 f2a3 	rbit	r2, r3
 8002b1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b22:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8002b26:	601a      	str	r2, [r3, #0]
 8002b28:	4b86      	ldr	r3, [pc, #536]	@ (8002d44 <HAL_RCC_OscConfig+0x10a4>)
 8002b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b30:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002b34:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002b38:	6011      	str	r1, [r2, #0]
 8002b3a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b3e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002b42:	6812      	ldr	r2, [r2, #0]
 8002b44:	fa92 f1a2 	rbit	r1, r2
 8002b48:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b4c:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002b50:	6011      	str	r1, [r2, #0]
  return result;
 8002b52:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b56:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002b5a:	6812      	ldr	r2, [r2, #0]
 8002b5c:	fab2 f282 	clz	r2, r2
 8002b60:	b2d2      	uxtb	r2, r2
 8002b62:	f042 0220 	orr.w	r2, r2, #32
 8002b66:	b2d2      	uxtb	r2, r2
 8002b68:	f002 021f 	and.w	r2, r2, #31
 8002b6c:	2101      	movs	r1, #1
 8002b6e:	fa01 f202 	lsl.w	r2, r1, r2
 8002b72:	4013      	ands	r3, r2
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	f43f af7f 	beq.w	8002a78 <HAL_RCC_OscConfig+0xdd8>
 8002b7a:	e0dd      	b.n	8002d38 <HAL_RCC_OscConfig+0x1098>
 8002b7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b80:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002b84:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002b88:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b8e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	fa93 f2a3 	rbit	r2, r3
 8002b98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b9c:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002ba0:	601a      	str	r2, [r3, #0]
  return result;
 8002ba2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ba6:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002baa:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bac:	fab3 f383 	clz	r3, r3
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002bb6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc2:	f7fd ff2b 	bl	8000a1c <HAL_GetTick>
 8002bc6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bca:	e009      	b.n	8002be0 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bcc:	f7fd ff26 	bl	8000a1c <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d901      	bls.n	8002be0 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e0ac      	b.n	8002d3a <HAL_RCC_OscConfig+0x109a>
 8002be0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002be4:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002be8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002bec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bf2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	fa93 f2a3 	rbit	r2, r3
 8002bfc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c00:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002c04:	601a      	str	r2, [r3, #0]
  return result;
 8002c06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c0a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002c0e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c10:	fab3 f383 	clz	r3, r3
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	095b      	lsrs	r3, r3, #5
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	f043 0301 	orr.w	r3, r3, #1
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d102      	bne.n	8002c2a <HAL_RCC_OscConfig+0xf8a>
 8002c24:	4b47      	ldr	r3, [pc, #284]	@ (8002d44 <HAL_RCC_OscConfig+0x10a4>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	e027      	b.n	8002c7a <HAL_RCC_OscConfig+0xfda>
 8002c2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c2e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002c32:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c38:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c3c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	fa93 f2a3 	rbit	r2, r3
 8002c46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c4a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c54:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002c58:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c5c:	601a      	str	r2, [r3, #0]
 8002c5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c62:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	fa93 f2a3 	rbit	r2, r3
 8002c6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c70:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	4b33      	ldr	r3, [pc, #204]	@ (8002d44 <HAL_RCC_OscConfig+0x10a4>)
 8002c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002c7e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002c82:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002c86:	6011      	str	r1, [r2, #0]
 8002c88:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002c8c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002c90:	6812      	ldr	r2, [r2, #0]
 8002c92:	fa92 f1a2 	rbit	r1, r2
 8002c96:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002c9a:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002c9e:	6011      	str	r1, [r2, #0]
  return result;
 8002ca0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ca4:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002ca8:	6812      	ldr	r2, [r2, #0]
 8002caa:	fab2 f282 	clz	r2, r2
 8002cae:	b2d2      	uxtb	r2, r2
 8002cb0:	f042 0220 	orr.w	r2, r2, #32
 8002cb4:	b2d2      	uxtb	r2, r2
 8002cb6:	f002 021f 	and.w	r2, r2, #31
 8002cba:	2101      	movs	r1, #1
 8002cbc:	fa01 f202 	lsl.w	r2, r1, r2
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d182      	bne.n	8002bcc <HAL_RCC_OscConfig+0xf2c>
 8002cc6:	e037      	b.n	8002d38 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ccc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	699b      	ldr	r3, [r3, #24]
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d101      	bne.n	8002cdc <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e02e      	b.n	8002d3a <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002cdc:	4b19      	ldr	r3, [pc, #100]	@ (8002d44 <HAL_RCC_OscConfig+0x10a4>)
 8002cde:	685b      	ldr	r3, [r3, #4]
 8002ce0:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002ce4:	4b17      	ldr	r3, [pc, #92]	@ (8002d44 <HAL_RCC_OscConfig+0x10a4>)
 8002ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce8:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002cec:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002cf0:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8002cf4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cf8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	69db      	ldr	r3, [r3, #28]
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d117      	bne.n	8002d34 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002d04:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002d08:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002d0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d10:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d10b      	bne.n	8002d34 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002d1c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002d20:	f003 020f 	and.w	r2, r3, #15
 8002d24:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d28:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002d30:	429a      	cmp	r2, r3
 8002d32:	d001      	beq.n	8002d38 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e000      	b.n	8002d3a <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	40021000 	.word	0x40021000

08002d48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b09e      	sub	sp, #120	@ 0x78
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d52:	2300      	movs	r3, #0
 8002d54:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d101      	bne.n	8002d60 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e162      	b.n	8003026 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d60:	4b90      	ldr	r3, [pc, #576]	@ (8002fa4 <HAL_RCC_ClockConfig+0x25c>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0307 	and.w	r3, r3, #7
 8002d68:	683a      	ldr	r2, [r7, #0]
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d910      	bls.n	8002d90 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d6e:	4b8d      	ldr	r3, [pc, #564]	@ (8002fa4 <HAL_RCC_ClockConfig+0x25c>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f023 0207 	bic.w	r2, r3, #7
 8002d76:	498b      	ldr	r1, [pc, #556]	@ (8002fa4 <HAL_RCC_ClockConfig+0x25c>)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d7e:	4b89      	ldr	r3, [pc, #548]	@ (8002fa4 <HAL_RCC_ClockConfig+0x25c>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0307 	and.w	r3, r3, #7
 8002d86:	683a      	ldr	r2, [r7, #0]
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	d001      	beq.n	8002d90 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e14a      	b.n	8003026 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f003 0302 	and.w	r3, r3, #2
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d008      	beq.n	8002dae <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d9c:	4b82      	ldr	r3, [pc, #520]	@ (8002fa8 <HAL_RCC_ClockConfig+0x260>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	497f      	ldr	r1, [pc, #508]	@ (8002fa8 <HAL_RCC_ClockConfig+0x260>)
 8002daa:	4313      	orrs	r3, r2
 8002dac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	f000 80dc 	beq.w	8002f74 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d13c      	bne.n	8002e3e <HAL_RCC_ClockConfig+0xf6>
 8002dc4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002dc8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002dcc:	fa93 f3a3 	rbit	r3, r3
 8002dd0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002dd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dd4:	fab3 f383 	clz	r3, r3
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	095b      	lsrs	r3, r3, #5
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	f043 0301 	orr.w	r3, r3, #1
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d102      	bne.n	8002dee <HAL_RCC_ClockConfig+0xa6>
 8002de8:	4b6f      	ldr	r3, [pc, #444]	@ (8002fa8 <HAL_RCC_ClockConfig+0x260>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	e00f      	b.n	8002e0e <HAL_RCC_ClockConfig+0xc6>
 8002dee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002df2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002df6:	fa93 f3a3 	rbit	r3, r3
 8002dfa:	667b      	str	r3, [r7, #100]	@ 0x64
 8002dfc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002e00:	663b      	str	r3, [r7, #96]	@ 0x60
 8002e02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002e04:	fa93 f3a3 	rbit	r3, r3
 8002e08:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002e0a:	4b67      	ldr	r3, [pc, #412]	@ (8002fa8 <HAL_RCC_ClockConfig+0x260>)
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002e12:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002e14:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002e16:	fa92 f2a2 	rbit	r2, r2
 8002e1a:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002e1c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002e1e:	fab2 f282 	clz	r2, r2
 8002e22:	b2d2      	uxtb	r2, r2
 8002e24:	f042 0220 	orr.w	r2, r2, #32
 8002e28:	b2d2      	uxtb	r2, r2
 8002e2a:	f002 021f 	and.w	r2, r2, #31
 8002e2e:	2101      	movs	r1, #1
 8002e30:	fa01 f202 	lsl.w	r2, r1, r2
 8002e34:	4013      	ands	r3, r2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d17b      	bne.n	8002f32 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002e3a:	2301      	movs	r3, #1
 8002e3c:	e0f3      	b.n	8003026 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d13c      	bne.n	8002ec0 <HAL_RCC_ClockConfig+0x178>
 8002e46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e4a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e4e:	fa93 f3a3 	rbit	r3, r3
 8002e52:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002e54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e56:	fab3 f383 	clz	r3, r3
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	095b      	lsrs	r3, r3, #5
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	f043 0301 	orr.w	r3, r3, #1
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d102      	bne.n	8002e70 <HAL_RCC_ClockConfig+0x128>
 8002e6a:	4b4f      	ldr	r3, [pc, #316]	@ (8002fa8 <HAL_RCC_ClockConfig+0x260>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	e00f      	b.n	8002e90 <HAL_RCC_ClockConfig+0x148>
 8002e70:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e74:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e78:	fa93 f3a3 	rbit	r3, r3
 8002e7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e7e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e82:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e86:	fa93 f3a3 	rbit	r3, r3
 8002e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e8c:	4b46      	ldr	r3, [pc, #280]	@ (8002fa8 <HAL_RCC_ClockConfig+0x260>)
 8002e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e90:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e94:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002e96:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002e98:	fa92 f2a2 	rbit	r2, r2
 8002e9c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002e9e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002ea0:	fab2 f282 	clz	r2, r2
 8002ea4:	b2d2      	uxtb	r2, r2
 8002ea6:	f042 0220 	orr.w	r2, r2, #32
 8002eaa:	b2d2      	uxtb	r2, r2
 8002eac:	f002 021f 	and.w	r2, r2, #31
 8002eb0:	2101      	movs	r1, #1
 8002eb2:	fa01 f202 	lsl.w	r2, r1, r2
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d13a      	bne.n	8002f32 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e0b2      	b.n	8003026 <HAL_RCC_ClockConfig+0x2de>
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ec6:	fa93 f3a3 	rbit	r3, r3
 8002eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ece:	fab3 f383 	clz	r3, r3
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	095b      	lsrs	r3, r3, #5
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	f043 0301 	orr.w	r3, r3, #1
 8002edc:	b2db      	uxtb	r3, r3
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d102      	bne.n	8002ee8 <HAL_RCC_ClockConfig+0x1a0>
 8002ee2:	4b31      	ldr	r3, [pc, #196]	@ (8002fa8 <HAL_RCC_ClockConfig+0x260>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	e00d      	b.n	8002f04 <HAL_RCC_ClockConfig+0x1bc>
 8002ee8:	2302      	movs	r3, #2
 8002eea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eee:	fa93 f3a3 	rbit	r3, r3
 8002ef2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	623b      	str	r3, [r7, #32]
 8002ef8:	6a3b      	ldr	r3, [r7, #32]
 8002efa:	fa93 f3a3 	rbit	r3, r3
 8002efe:	61fb      	str	r3, [r7, #28]
 8002f00:	4b29      	ldr	r3, [pc, #164]	@ (8002fa8 <HAL_RCC_ClockConfig+0x260>)
 8002f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f04:	2202      	movs	r2, #2
 8002f06:	61ba      	str	r2, [r7, #24]
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	fa92 f2a2 	rbit	r2, r2
 8002f0e:	617a      	str	r2, [r7, #20]
  return result;
 8002f10:	697a      	ldr	r2, [r7, #20]
 8002f12:	fab2 f282 	clz	r2, r2
 8002f16:	b2d2      	uxtb	r2, r2
 8002f18:	f042 0220 	orr.w	r2, r2, #32
 8002f1c:	b2d2      	uxtb	r2, r2
 8002f1e:	f002 021f 	and.w	r2, r2, #31
 8002f22:	2101      	movs	r1, #1
 8002f24:	fa01 f202 	lsl.w	r2, r1, r2
 8002f28:	4013      	ands	r3, r2
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d101      	bne.n	8002f32 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e079      	b.n	8003026 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f32:	4b1d      	ldr	r3, [pc, #116]	@ (8002fa8 <HAL_RCC_ClockConfig+0x260>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f023 0203 	bic.w	r2, r3, #3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	491a      	ldr	r1, [pc, #104]	@ (8002fa8 <HAL_RCC_ClockConfig+0x260>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f44:	f7fd fd6a 	bl	8000a1c <HAL_GetTick>
 8002f48:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f4a:	e00a      	b.n	8002f62 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f4c:	f7fd fd66 	bl	8000a1c <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d901      	bls.n	8002f62 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002f5e:	2303      	movs	r3, #3
 8002f60:	e061      	b.n	8003026 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f62:	4b11      	ldr	r3, [pc, #68]	@ (8002fa8 <HAL_RCC_ClockConfig+0x260>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f003 020c 	and.w	r2, r3, #12
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d1eb      	bne.n	8002f4c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f74:	4b0b      	ldr	r3, [pc, #44]	@ (8002fa4 <HAL_RCC_ClockConfig+0x25c>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0307 	and.w	r3, r3, #7
 8002f7c:	683a      	ldr	r2, [r7, #0]
 8002f7e:	429a      	cmp	r2, r3
 8002f80:	d214      	bcs.n	8002fac <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f82:	4b08      	ldr	r3, [pc, #32]	@ (8002fa4 <HAL_RCC_ClockConfig+0x25c>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f023 0207 	bic.w	r2, r3, #7
 8002f8a:	4906      	ldr	r1, [pc, #24]	@ (8002fa4 <HAL_RCC_ClockConfig+0x25c>)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	4313      	orrs	r3, r2
 8002f90:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f92:	4b04      	ldr	r3, [pc, #16]	@ (8002fa4 <HAL_RCC_ClockConfig+0x25c>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0307 	and.w	r3, r3, #7
 8002f9a:	683a      	ldr	r2, [r7, #0]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d005      	beq.n	8002fac <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e040      	b.n	8003026 <HAL_RCC_ClockConfig+0x2de>
 8002fa4:	40022000 	.word	0x40022000
 8002fa8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0304 	and.w	r3, r3, #4
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d008      	beq.n	8002fca <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8003030 <HAL_RCC_ClockConfig+0x2e8>)
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	68db      	ldr	r3, [r3, #12]
 8002fc4:	491a      	ldr	r1, [pc, #104]	@ (8003030 <HAL_RCC_ClockConfig+0x2e8>)
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0308 	and.w	r3, r3, #8
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d009      	beq.n	8002fea <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fd6:	4b16      	ldr	r3, [pc, #88]	@ (8003030 <HAL_RCC_ClockConfig+0x2e8>)
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	691b      	ldr	r3, [r3, #16]
 8002fe2:	00db      	lsls	r3, r3, #3
 8002fe4:	4912      	ldr	r1, [pc, #72]	@ (8003030 <HAL_RCC_ClockConfig+0x2e8>)
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002fea:	f000 f829 	bl	8003040 <HAL_RCC_GetSysClockFreq>
 8002fee:	4601      	mov	r1, r0
 8002ff0:	4b0f      	ldr	r3, [pc, #60]	@ (8003030 <HAL_RCC_ClockConfig+0x2e8>)
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ff8:	22f0      	movs	r2, #240	@ 0xf0
 8002ffa:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ffc:	693a      	ldr	r2, [r7, #16]
 8002ffe:	fa92 f2a2 	rbit	r2, r2
 8003002:	60fa      	str	r2, [r7, #12]
  return result;
 8003004:	68fa      	ldr	r2, [r7, #12]
 8003006:	fab2 f282 	clz	r2, r2
 800300a:	b2d2      	uxtb	r2, r2
 800300c:	40d3      	lsrs	r3, r2
 800300e:	4a09      	ldr	r2, [pc, #36]	@ (8003034 <HAL_RCC_ClockConfig+0x2ec>)
 8003010:	5cd3      	ldrb	r3, [r2, r3]
 8003012:	fa21 f303 	lsr.w	r3, r1, r3
 8003016:	4a08      	ldr	r2, [pc, #32]	@ (8003038 <HAL_RCC_ClockConfig+0x2f0>)
 8003018:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800301a:	4b08      	ldr	r3, [pc, #32]	@ (800303c <HAL_RCC_ClockConfig+0x2f4>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4618      	mov	r0, r3
 8003020:	f7fd fcb8 	bl	8000994 <HAL_InitTick>
  
  return HAL_OK;
 8003024:	2300      	movs	r3, #0
}
 8003026:	4618      	mov	r0, r3
 8003028:	3778      	adds	r7, #120	@ 0x78
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	40021000 	.word	0x40021000
 8003034:	08003eb0 	.word	0x08003eb0
 8003038:	20000000 	.word	0x20000000
 800303c:	20000004 	.word	0x20000004

08003040 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003040:	b480      	push	{r7}
 8003042:	b087      	sub	sp, #28
 8003044:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003046:	2300      	movs	r3, #0
 8003048:	60fb      	str	r3, [r7, #12]
 800304a:	2300      	movs	r3, #0
 800304c:	60bb      	str	r3, [r7, #8]
 800304e:	2300      	movs	r3, #0
 8003050:	617b      	str	r3, [r7, #20]
 8003052:	2300      	movs	r3, #0
 8003054:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003056:	2300      	movs	r3, #0
 8003058:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800305a:	4b1f      	ldr	r3, [pc, #124]	@ (80030d8 <HAL_RCC_GetSysClockFreq+0x98>)
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f003 030c 	and.w	r3, r3, #12
 8003066:	2b04      	cmp	r3, #4
 8003068:	d002      	beq.n	8003070 <HAL_RCC_GetSysClockFreq+0x30>
 800306a:	2b08      	cmp	r3, #8
 800306c:	d003      	beq.n	8003076 <HAL_RCC_GetSysClockFreq+0x36>
 800306e:	e029      	b.n	80030c4 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003070:	4b1a      	ldr	r3, [pc, #104]	@ (80030dc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003072:	613b      	str	r3, [r7, #16]
      break;
 8003074:	e029      	b.n	80030ca <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	0c9b      	lsrs	r3, r3, #18
 800307a:	f003 030f 	and.w	r3, r3, #15
 800307e:	4a18      	ldr	r2, [pc, #96]	@ (80030e0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003080:	5cd3      	ldrb	r3, [r2, r3]
 8003082:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003084:	4b14      	ldr	r3, [pc, #80]	@ (80030d8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003088:	f003 030f 	and.w	r3, r3, #15
 800308c:	4a15      	ldr	r2, [pc, #84]	@ (80030e4 <HAL_RCC_GetSysClockFreq+0xa4>)
 800308e:	5cd3      	ldrb	r3, [r2, r3]
 8003090:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d008      	beq.n	80030ae <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800309c:	4a0f      	ldr	r2, [pc, #60]	@ (80030dc <HAL_RCC_GetSysClockFreq+0x9c>)
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	fb02 f303 	mul.w	r3, r2, r3
 80030aa:	617b      	str	r3, [r7, #20]
 80030ac:	e007      	b.n	80030be <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80030ae:	4a0b      	ldr	r2, [pc, #44]	@ (80030dc <HAL_RCC_GetSysClockFreq+0x9c>)
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	fbb2 f2f3 	udiv	r2, r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	fb02 f303 	mul.w	r3, r2, r3
 80030bc:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	613b      	str	r3, [r7, #16]
      break;
 80030c2:	e002      	b.n	80030ca <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80030c4:	4b05      	ldr	r3, [pc, #20]	@ (80030dc <HAL_RCC_GetSysClockFreq+0x9c>)
 80030c6:	613b      	str	r3, [r7, #16]
      break;
 80030c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030ca:	693b      	ldr	r3, [r7, #16]
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	371c      	adds	r7, #28
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr
 80030d8:	40021000 	.word	0x40021000
 80030dc:	007a1200 	.word	0x007a1200
 80030e0:	08003ec8 	.word	0x08003ec8
 80030e4:	08003ed8 	.word	0x08003ed8

080030e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030ec:	4b03      	ldr	r3, [pc, #12]	@ (80030fc <HAL_RCC_GetHCLKFreq+0x14>)
 80030ee:	681b      	ldr	r3, [r3, #0]
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	20000000 	.word	0x20000000

08003100 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003106:	f7ff ffef 	bl	80030e8 <HAL_RCC_GetHCLKFreq>
 800310a:	4601      	mov	r1, r0
 800310c:	4b0b      	ldr	r3, [pc, #44]	@ (800313c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003114:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003118:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	fa92 f2a2 	rbit	r2, r2
 8003120:	603a      	str	r2, [r7, #0]
  return result;
 8003122:	683a      	ldr	r2, [r7, #0]
 8003124:	fab2 f282 	clz	r2, r2
 8003128:	b2d2      	uxtb	r2, r2
 800312a:	40d3      	lsrs	r3, r2
 800312c:	4a04      	ldr	r2, [pc, #16]	@ (8003140 <HAL_RCC_GetPCLK1Freq+0x40>)
 800312e:	5cd3      	ldrb	r3, [r2, r3]
 8003130:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003134:	4618      	mov	r0, r3
 8003136:	3708      	adds	r7, #8
 8003138:	46bd      	mov	sp, r7
 800313a:	bd80      	pop	{r7, pc}
 800313c:	40021000 	.word	0x40021000
 8003140:	08003ec0 	.word	0x08003ec0

08003144 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800314a:	f7ff ffcd 	bl	80030e8 <HAL_RCC_GetHCLKFreq>
 800314e:	4601      	mov	r1, r0
 8003150:	4b0b      	ldr	r3, [pc, #44]	@ (8003180 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003158:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800315c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	fa92 f2a2 	rbit	r2, r2
 8003164:	603a      	str	r2, [r7, #0]
  return result;
 8003166:	683a      	ldr	r2, [r7, #0]
 8003168:	fab2 f282 	clz	r2, r2
 800316c:	b2d2      	uxtb	r2, r2
 800316e:	40d3      	lsrs	r3, r2
 8003170:	4a04      	ldr	r2, [pc, #16]	@ (8003184 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003172:	5cd3      	ldrb	r3, [r2, r3]
 8003174:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003178:	4618      	mov	r0, r3
 800317a:	3708      	adds	r7, #8
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	40021000 	.word	0x40021000
 8003184:	08003ec0 	.word	0x08003ec0

08003188 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b092      	sub	sp, #72	@ 0x48
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003190:	2300      	movs	r3, #0
 8003192:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003194:	2300      	movs	r3, #0
 8003196:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003198:	2300      	movs	r3, #0
 800319a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	f000 80d4 	beq.w	8003354 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031ac:	4b4e      	ldr	r3, [pc, #312]	@ (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031ae:	69db      	ldr	r3, [r3, #28]
 80031b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d10e      	bne.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031b8:	4b4b      	ldr	r3, [pc, #300]	@ (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031ba:	69db      	ldr	r3, [r3, #28]
 80031bc:	4a4a      	ldr	r2, [pc, #296]	@ (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031c2:	61d3      	str	r3, [r2, #28]
 80031c4:	4b48      	ldr	r3, [pc, #288]	@ (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80031c6:	69db      	ldr	r3, [r3, #28]
 80031c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031cc:	60bb      	str	r3, [r7, #8]
 80031ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031d0:	2301      	movs	r3, #1
 80031d2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d6:	4b45      	ldr	r3, [pc, #276]	@ (80032ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d118      	bne.n	8003214 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031e2:	4b42      	ldr	r3, [pc, #264]	@ (80032ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a41      	ldr	r2, [pc, #260]	@ (80032ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80031e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031ec:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031ee:	f7fd fc15 	bl	8000a1c <HAL_GetTick>
 80031f2:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031f4:	e008      	b.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031f6:	f7fd fc11 	bl	8000a1c <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	2b64      	cmp	r3, #100	@ 0x64
 8003202:	d901      	bls.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	e1d6      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003208:	4b38      	ldr	r3, [pc, #224]	@ (80032ec <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003210:	2b00      	cmp	r3, #0
 8003212:	d0f0      	beq.n	80031f6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003214:	4b34      	ldr	r3, [pc, #208]	@ (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003216:	6a1b      	ldr	r3, [r3, #32]
 8003218:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800321c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800321e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003220:	2b00      	cmp	r3, #0
 8003222:	f000 8084 	beq.w	800332e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800322e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003230:	429a      	cmp	r2, r3
 8003232:	d07c      	beq.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003234:	4b2c      	ldr	r3, [pc, #176]	@ (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003236:	6a1b      	ldr	r3, [r3, #32]
 8003238:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800323c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800323e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003242:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003246:	fa93 f3a3 	rbit	r3, r3
 800324a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800324c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800324e:	fab3 f383 	clz	r3, r3
 8003252:	b2db      	uxtb	r3, r3
 8003254:	461a      	mov	r2, r3
 8003256:	4b26      	ldr	r3, [pc, #152]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003258:	4413      	add	r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	461a      	mov	r2, r3
 800325e:	2301      	movs	r3, #1
 8003260:	6013      	str	r3, [r2, #0]
 8003262:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003266:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800326a:	fa93 f3a3 	rbit	r3, r3
 800326e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003270:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003272:	fab3 f383 	clz	r3, r3
 8003276:	b2db      	uxtb	r3, r3
 8003278:	461a      	mov	r2, r3
 800327a:	4b1d      	ldr	r3, [pc, #116]	@ (80032f0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800327c:	4413      	add	r3, r2
 800327e:	009b      	lsls	r3, r3, #2
 8003280:	461a      	mov	r2, r3
 8003282:	2300      	movs	r3, #0
 8003284:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003286:	4a18      	ldr	r2, [pc, #96]	@ (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003288:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800328a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800328c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	2b00      	cmp	r3, #0
 8003294:	d04b      	beq.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003296:	f7fd fbc1 	bl	8000a1c <HAL_GetTick>
 800329a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800329c:	e00a      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800329e:	f7fd fbbd 	bl	8000a1c <HAL_GetTick>
 80032a2:	4602      	mov	r2, r0
 80032a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d901      	bls.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e180      	b.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80032b4:	2302      	movs	r3, #2
 80032b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ba:	fa93 f3a3 	rbit	r3, r3
 80032be:	627b      	str	r3, [r7, #36]	@ 0x24
 80032c0:	2302      	movs	r3, #2
 80032c2:	623b      	str	r3, [r7, #32]
 80032c4:	6a3b      	ldr	r3, [r7, #32]
 80032c6:	fa93 f3a3 	rbit	r3, r3
 80032ca:	61fb      	str	r3, [r7, #28]
  return result;
 80032cc:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ce:	fab3 f383 	clz	r3, r3
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	095b      	lsrs	r3, r3, #5
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	f043 0302 	orr.w	r3, r3, #2
 80032dc:	b2db      	uxtb	r3, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d108      	bne.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80032e2:	4b01      	ldr	r3, [pc, #4]	@ (80032e8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80032e4:	6a1b      	ldr	r3, [r3, #32]
 80032e6:	e00d      	b.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80032e8:	40021000 	.word	0x40021000
 80032ec:	40007000 	.word	0x40007000
 80032f0:	10908100 	.word	0x10908100
 80032f4:	2302      	movs	r3, #2
 80032f6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	fa93 f3a3 	rbit	r3, r3
 80032fe:	617b      	str	r3, [r7, #20]
 8003300:	4b9a      	ldr	r3, [pc, #616]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003304:	2202      	movs	r2, #2
 8003306:	613a      	str	r2, [r7, #16]
 8003308:	693a      	ldr	r2, [r7, #16]
 800330a:	fa92 f2a2 	rbit	r2, r2
 800330e:	60fa      	str	r2, [r7, #12]
  return result;
 8003310:	68fa      	ldr	r2, [r7, #12]
 8003312:	fab2 f282 	clz	r2, r2
 8003316:	b2d2      	uxtb	r2, r2
 8003318:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800331c:	b2d2      	uxtb	r2, r2
 800331e:	f002 021f 	and.w	r2, r2, #31
 8003322:	2101      	movs	r1, #1
 8003324:	fa01 f202 	lsl.w	r2, r1, r2
 8003328:	4013      	ands	r3, r2
 800332a:	2b00      	cmp	r3, #0
 800332c:	d0b7      	beq.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800332e:	4b8f      	ldr	r3, [pc, #572]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003330:	6a1b      	ldr	r3, [r3, #32]
 8003332:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	685b      	ldr	r3, [r3, #4]
 800333a:	498c      	ldr	r1, [pc, #560]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800333c:	4313      	orrs	r3, r2
 800333e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003340:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003344:	2b01      	cmp	r3, #1
 8003346:	d105      	bne.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003348:	4b88      	ldr	r3, [pc, #544]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800334a:	69db      	ldr	r3, [r3, #28]
 800334c:	4a87      	ldr	r2, [pc, #540]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800334e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003352:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 0301 	and.w	r3, r3, #1
 800335c:	2b00      	cmp	r3, #0
 800335e:	d008      	beq.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003360:	4b82      	ldr	r3, [pc, #520]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003364:	f023 0203 	bic.w	r2, r3, #3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	497f      	ldr	r1, [pc, #508]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800336e:	4313      	orrs	r3, r2
 8003370:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0302 	and.w	r3, r3, #2
 800337a:	2b00      	cmp	r3, #0
 800337c:	d008      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800337e:	4b7b      	ldr	r3, [pc, #492]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003382:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	4978      	ldr	r1, [pc, #480]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800338c:	4313      	orrs	r3, r2
 800338e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0304 	and.w	r3, r3, #4
 8003398:	2b00      	cmp	r3, #0
 800339a:	d008      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800339c:	4b73      	ldr	r3, [pc, #460]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800339e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	4970      	ldr	r1, [pc, #448]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80033aa:	4313      	orrs	r3, r2
 80033ac:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0320 	and.w	r3, r3, #32
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d008      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80033ba:	4b6c      	ldr	r3, [pc, #432]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80033bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033be:	f023 0210 	bic.w	r2, r3, #16
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	69db      	ldr	r3, [r3, #28]
 80033c6:	4969      	ldr	r1, [pc, #420]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d008      	beq.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80033d8:	4b64      	ldr	r3, [pc, #400]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033e4:	4961      	ldr	r1, [pc, #388]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80033e6:	4313      	orrs	r3, r2
 80033e8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d008      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80033f6:	4b5d      	ldr	r3, [pc, #372]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80033f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fa:	f023 0220 	bic.w	r2, r3, #32
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6a1b      	ldr	r3, [r3, #32]
 8003402:	495a      	ldr	r1, [pc, #360]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003404:	4313      	orrs	r3, r2
 8003406:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003410:	2b00      	cmp	r3, #0
 8003412:	d008      	beq.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003414:	4b55      	ldr	r3, [pc, #340]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003418:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003420:	4952      	ldr	r1, [pc, #328]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003422:	4313      	orrs	r3, r2
 8003424:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0308 	and.w	r3, r3, #8
 800342e:	2b00      	cmp	r3, #0
 8003430:	d008      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003432:	4b4e      	ldr	r3, [pc, #312]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003436:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	695b      	ldr	r3, [r3, #20]
 800343e:	494b      	ldr	r1, [pc, #300]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003440:	4313      	orrs	r3, r2
 8003442:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0310 	and.w	r3, r3, #16
 800344c:	2b00      	cmp	r3, #0
 800344e:	d008      	beq.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003450:	4b46      	ldr	r3, [pc, #280]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003452:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003454:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	699b      	ldr	r3, [r3, #24]
 800345c:	4943      	ldr	r1, [pc, #268]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800345e:	4313      	orrs	r3, r2
 8003460:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800346a:	2b00      	cmp	r3, #0
 800346c:	d008      	beq.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800346e:	4b3f      	ldr	r3, [pc, #252]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800347a:	493c      	ldr	r1, [pc, #240]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800347c:	4313      	orrs	r3, r2
 800347e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003488:	2b00      	cmp	r3, #0
 800348a:	d008      	beq.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800348c:	4b37      	ldr	r3, [pc, #220]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800348e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003490:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003498:	4934      	ldr	r1, [pc, #208]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800349a:	4313      	orrs	r3, r2
 800349c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d008      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80034aa:	4b30      	ldr	r3, [pc, #192]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80034ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ae:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b6:	492d      	ldr	r1, [pc, #180]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d008      	beq.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80034c8:	4b28      	ldr	r3, [pc, #160]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80034ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034d4:	4925      	ldr	r1, [pc, #148]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80034d6:	4313      	orrs	r3, r2
 80034d8:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d008      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80034e6:	4b21      	ldr	r3, [pc, #132]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80034e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ea:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f2:	491e      	ldr	r1, [pc, #120]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80034f4:	4313      	orrs	r3, r2
 80034f6:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d008      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003504:	4b19      	ldr	r3, [pc, #100]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003508:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003510:	4916      	ldr	r1, [pc, #88]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003512:	4313      	orrs	r3, r2
 8003514:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d008      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003522:	4b12      	ldr	r3, [pc, #72]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003526:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800352e:	490f      	ldr	r1, [pc, #60]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003530:	4313      	orrs	r3, r2
 8003532:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d008      	beq.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003540:	4b0a      	ldr	r3, [pc, #40]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003544:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800354c:	4907      	ldr	r1, [pc, #28]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800354e:	4313      	orrs	r3, r2
 8003550:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00c      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800355e:	4b03      	ldr	r3, [pc, #12]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003562:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	e002      	b.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800356a:	bf00      	nop
 800356c:	40021000 	.word	0x40021000
 8003570:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003572:	4913      	ldr	r1, [pc, #76]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003574:	4313      	orrs	r3, r2
 8003576:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003580:	2b00      	cmp	r3, #0
 8003582:	d008      	beq.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003584:	4b0e      	ldr	r3, [pc, #56]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003588:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003590:	490b      	ldr	r1, [pc, #44]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003592:	4313      	orrs	r3, r2
 8003594:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d008      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80035a2:	4b07      	ldr	r3, [pc, #28]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80035a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035a6:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035ae:	4904      	ldr	r1, [pc, #16]	@ (80035c0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80035b0:	4313      	orrs	r3, r2
 80035b2:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3748      	adds	r7, #72	@ 0x48
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	40021000 	.word	0x40021000

080035c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d101      	bne.n	80035d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e040      	b.n	8003658 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d106      	bne.n	80035ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2200      	movs	r2, #0
 80035e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035e6:	6878      	ldr	r0, [r7, #4]
 80035e8:	f7fd f8f2 	bl	80007d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2224      	movs	r2, #36	@ 0x24
 80035f0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f022 0201 	bic.w	r2, r2, #1
 8003600:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003606:	2b00      	cmp	r3, #0
 8003608:	d002      	beq.n	8003610 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 f9fc 	bl	8003a08 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f000 f825 	bl	8003660 <UART_SetConfig>
 8003616:	4603      	mov	r3, r0
 8003618:	2b01      	cmp	r3, #1
 800361a:	d101      	bne.n	8003620 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e01b      	b.n	8003658 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	685a      	ldr	r2, [r3, #4]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800362e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689a      	ldr	r2, [r3, #8]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800363e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f042 0201 	orr.w	r2, r2, #1
 800364e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 fa7b 	bl	8003b4c <UART_CheckIdleState>
 8003656:	4603      	mov	r3, r0
}
 8003658:	4618      	mov	r0, r3
 800365a:	3708      	adds	r7, #8
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}

08003660 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b088      	sub	sp, #32
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003668:	2300      	movs	r3, #0
 800366a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	691b      	ldr	r3, [r3, #16]
 8003674:	431a      	orrs	r2, r3
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	431a      	orrs	r2, r3
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	69db      	ldr	r3, [r3, #28]
 8003680:	4313      	orrs	r3, r2
 8003682:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	4b92      	ldr	r3, [pc, #584]	@ (80038d4 <UART_SetConfig+0x274>)
 800368c:	4013      	ands	r3, r2
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	6812      	ldr	r2, [r2, #0]
 8003692:	6979      	ldr	r1, [r7, #20]
 8003694:	430b      	orrs	r3, r1
 8003696:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	68da      	ldr	r2, [r3, #12]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	430a      	orrs	r2, r1
 80036ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	699b      	ldr	r3, [r3, #24]
 80036b2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a1b      	ldr	r3, [r3, #32]
 80036b8:	697a      	ldr	r2, [r7, #20]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	697a      	ldr	r2, [r7, #20]
 80036ce:	430a      	orrs	r2, r1
 80036d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a80      	ldr	r2, [pc, #512]	@ (80038d8 <UART_SetConfig+0x278>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d120      	bne.n	800371e <UART_SetConfig+0xbe>
 80036dc:	4b7f      	ldr	r3, [pc, #508]	@ (80038dc <UART_SetConfig+0x27c>)
 80036de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e0:	f003 0303 	and.w	r3, r3, #3
 80036e4:	2b03      	cmp	r3, #3
 80036e6:	d817      	bhi.n	8003718 <UART_SetConfig+0xb8>
 80036e8:	a201      	add	r2, pc, #4	@ (adr r2, 80036f0 <UART_SetConfig+0x90>)
 80036ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ee:	bf00      	nop
 80036f0:	08003701 	.word	0x08003701
 80036f4:	0800370d 	.word	0x0800370d
 80036f8:	08003713 	.word	0x08003713
 80036fc:	08003707 	.word	0x08003707
 8003700:	2301      	movs	r3, #1
 8003702:	77fb      	strb	r3, [r7, #31]
 8003704:	e0b5      	b.n	8003872 <UART_SetConfig+0x212>
 8003706:	2302      	movs	r3, #2
 8003708:	77fb      	strb	r3, [r7, #31]
 800370a:	e0b2      	b.n	8003872 <UART_SetConfig+0x212>
 800370c:	2304      	movs	r3, #4
 800370e:	77fb      	strb	r3, [r7, #31]
 8003710:	e0af      	b.n	8003872 <UART_SetConfig+0x212>
 8003712:	2308      	movs	r3, #8
 8003714:	77fb      	strb	r3, [r7, #31]
 8003716:	e0ac      	b.n	8003872 <UART_SetConfig+0x212>
 8003718:	2310      	movs	r3, #16
 800371a:	77fb      	strb	r3, [r7, #31]
 800371c:	e0a9      	b.n	8003872 <UART_SetConfig+0x212>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a6f      	ldr	r2, [pc, #444]	@ (80038e0 <UART_SetConfig+0x280>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d124      	bne.n	8003772 <UART_SetConfig+0x112>
 8003728:	4b6c      	ldr	r3, [pc, #432]	@ (80038dc <UART_SetConfig+0x27c>)
 800372a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800372c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003730:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003734:	d011      	beq.n	800375a <UART_SetConfig+0xfa>
 8003736:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800373a:	d817      	bhi.n	800376c <UART_SetConfig+0x10c>
 800373c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003740:	d011      	beq.n	8003766 <UART_SetConfig+0x106>
 8003742:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003746:	d811      	bhi.n	800376c <UART_SetConfig+0x10c>
 8003748:	2b00      	cmp	r3, #0
 800374a:	d003      	beq.n	8003754 <UART_SetConfig+0xf4>
 800374c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003750:	d006      	beq.n	8003760 <UART_SetConfig+0x100>
 8003752:	e00b      	b.n	800376c <UART_SetConfig+0x10c>
 8003754:	2300      	movs	r3, #0
 8003756:	77fb      	strb	r3, [r7, #31]
 8003758:	e08b      	b.n	8003872 <UART_SetConfig+0x212>
 800375a:	2302      	movs	r3, #2
 800375c:	77fb      	strb	r3, [r7, #31]
 800375e:	e088      	b.n	8003872 <UART_SetConfig+0x212>
 8003760:	2304      	movs	r3, #4
 8003762:	77fb      	strb	r3, [r7, #31]
 8003764:	e085      	b.n	8003872 <UART_SetConfig+0x212>
 8003766:	2308      	movs	r3, #8
 8003768:	77fb      	strb	r3, [r7, #31]
 800376a:	e082      	b.n	8003872 <UART_SetConfig+0x212>
 800376c:	2310      	movs	r3, #16
 800376e:	77fb      	strb	r3, [r7, #31]
 8003770:	e07f      	b.n	8003872 <UART_SetConfig+0x212>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a5b      	ldr	r2, [pc, #364]	@ (80038e4 <UART_SetConfig+0x284>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d124      	bne.n	80037c6 <UART_SetConfig+0x166>
 800377c:	4b57      	ldr	r3, [pc, #348]	@ (80038dc <UART_SetConfig+0x27c>)
 800377e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003780:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003784:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003788:	d011      	beq.n	80037ae <UART_SetConfig+0x14e>
 800378a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800378e:	d817      	bhi.n	80037c0 <UART_SetConfig+0x160>
 8003790:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003794:	d011      	beq.n	80037ba <UART_SetConfig+0x15a>
 8003796:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800379a:	d811      	bhi.n	80037c0 <UART_SetConfig+0x160>
 800379c:	2b00      	cmp	r3, #0
 800379e:	d003      	beq.n	80037a8 <UART_SetConfig+0x148>
 80037a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80037a4:	d006      	beq.n	80037b4 <UART_SetConfig+0x154>
 80037a6:	e00b      	b.n	80037c0 <UART_SetConfig+0x160>
 80037a8:	2300      	movs	r3, #0
 80037aa:	77fb      	strb	r3, [r7, #31]
 80037ac:	e061      	b.n	8003872 <UART_SetConfig+0x212>
 80037ae:	2302      	movs	r3, #2
 80037b0:	77fb      	strb	r3, [r7, #31]
 80037b2:	e05e      	b.n	8003872 <UART_SetConfig+0x212>
 80037b4:	2304      	movs	r3, #4
 80037b6:	77fb      	strb	r3, [r7, #31]
 80037b8:	e05b      	b.n	8003872 <UART_SetConfig+0x212>
 80037ba:	2308      	movs	r3, #8
 80037bc:	77fb      	strb	r3, [r7, #31]
 80037be:	e058      	b.n	8003872 <UART_SetConfig+0x212>
 80037c0:	2310      	movs	r3, #16
 80037c2:	77fb      	strb	r3, [r7, #31]
 80037c4:	e055      	b.n	8003872 <UART_SetConfig+0x212>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4a47      	ldr	r2, [pc, #284]	@ (80038e8 <UART_SetConfig+0x288>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d124      	bne.n	800381a <UART_SetConfig+0x1ba>
 80037d0:	4b42      	ldr	r3, [pc, #264]	@ (80038dc <UART_SetConfig+0x27c>)
 80037d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80037d8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80037dc:	d011      	beq.n	8003802 <UART_SetConfig+0x1a2>
 80037de:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80037e2:	d817      	bhi.n	8003814 <UART_SetConfig+0x1b4>
 80037e4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037e8:	d011      	beq.n	800380e <UART_SetConfig+0x1ae>
 80037ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037ee:	d811      	bhi.n	8003814 <UART_SetConfig+0x1b4>
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d003      	beq.n	80037fc <UART_SetConfig+0x19c>
 80037f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037f8:	d006      	beq.n	8003808 <UART_SetConfig+0x1a8>
 80037fa:	e00b      	b.n	8003814 <UART_SetConfig+0x1b4>
 80037fc:	2300      	movs	r3, #0
 80037fe:	77fb      	strb	r3, [r7, #31]
 8003800:	e037      	b.n	8003872 <UART_SetConfig+0x212>
 8003802:	2302      	movs	r3, #2
 8003804:	77fb      	strb	r3, [r7, #31]
 8003806:	e034      	b.n	8003872 <UART_SetConfig+0x212>
 8003808:	2304      	movs	r3, #4
 800380a:	77fb      	strb	r3, [r7, #31]
 800380c:	e031      	b.n	8003872 <UART_SetConfig+0x212>
 800380e:	2308      	movs	r3, #8
 8003810:	77fb      	strb	r3, [r7, #31]
 8003812:	e02e      	b.n	8003872 <UART_SetConfig+0x212>
 8003814:	2310      	movs	r3, #16
 8003816:	77fb      	strb	r3, [r7, #31]
 8003818:	e02b      	b.n	8003872 <UART_SetConfig+0x212>
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a33      	ldr	r2, [pc, #204]	@ (80038ec <UART_SetConfig+0x28c>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d124      	bne.n	800386e <UART_SetConfig+0x20e>
 8003824:	4b2d      	ldr	r3, [pc, #180]	@ (80038dc <UART_SetConfig+0x27c>)
 8003826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003828:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800382c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003830:	d011      	beq.n	8003856 <UART_SetConfig+0x1f6>
 8003832:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003836:	d817      	bhi.n	8003868 <UART_SetConfig+0x208>
 8003838:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800383c:	d011      	beq.n	8003862 <UART_SetConfig+0x202>
 800383e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003842:	d811      	bhi.n	8003868 <UART_SetConfig+0x208>
 8003844:	2b00      	cmp	r3, #0
 8003846:	d003      	beq.n	8003850 <UART_SetConfig+0x1f0>
 8003848:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800384c:	d006      	beq.n	800385c <UART_SetConfig+0x1fc>
 800384e:	e00b      	b.n	8003868 <UART_SetConfig+0x208>
 8003850:	2300      	movs	r3, #0
 8003852:	77fb      	strb	r3, [r7, #31]
 8003854:	e00d      	b.n	8003872 <UART_SetConfig+0x212>
 8003856:	2302      	movs	r3, #2
 8003858:	77fb      	strb	r3, [r7, #31]
 800385a:	e00a      	b.n	8003872 <UART_SetConfig+0x212>
 800385c:	2304      	movs	r3, #4
 800385e:	77fb      	strb	r3, [r7, #31]
 8003860:	e007      	b.n	8003872 <UART_SetConfig+0x212>
 8003862:	2308      	movs	r3, #8
 8003864:	77fb      	strb	r3, [r7, #31]
 8003866:	e004      	b.n	8003872 <UART_SetConfig+0x212>
 8003868:	2310      	movs	r3, #16
 800386a:	77fb      	strb	r3, [r7, #31]
 800386c:	e001      	b.n	8003872 <UART_SetConfig+0x212>
 800386e:	2310      	movs	r3, #16
 8003870:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	69db      	ldr	r3, [r3, #28]
 8003876:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800387a:	d16b      	bne.n	8003954 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 800387c:	7ffb      	ldrb	r3, [r7, #31]
 800387e:	2b08      	cmp	r3, #8
 8003880:	d838      	bhi.n	80038f4 <UART_SetConfig+0x294>
 8003882:	a201      	add	r2, pc, #4	@ (adr r2, 8003888 <UART_SetConfig+0x228>)
 8003884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003888:	080038ad 	.word	0x080038ad
 800388c:	080038b5 	.word	0x080038b5
 8003890:	080038bd 	.word	0x080038bd
 8003894:	080038f5 	.word	0x080038f5
 8003898:	080038c3 	.word	0x080038c3
 800389c:	080038f5 	.word	0x080038f5
 80038a0:	080038f5 	.word	0x080038f5
 80038a4:	080038f5 	.word	0x080038f5
 80038a8:	080038cb 	.word	0x080038cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038ac:	f7ff fc28 	bl	8003100 <HAL_RCC_GetPCLK1Freq>
 80038b0:	61b8      	str	r0, [r7, #24]
        break;
 80038b2:	e024      	b.n	80038fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80038b4:	f7ff fc46 	bl	8003144 <HAL_RCC_GetPCLK2Freq>
 80038b8:	61b8      	str	r0, [r7, #24]
        break;
 80038ba:	e020      	b.n	80038fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80038bc:	4b0c      	ldr	r3, [pc, #48]	@ (80038f0 <UART_SetConfig+0x290>)
 80038be:	61bb      	str	r3, [r7, #24]
        break;
 80038c0:	e01d      	b.n	80038fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038c2:	f7ff fbbd 	bl	8003040 <HAL_RCC_GetSysClockFreq>
 80038c6:	61b8      	str	r0, [r7, #24]
        break;
 80038c8:	e019      	b.n	80038fe <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038ce:	61bb      	str	r3, [r7, #24]
        break;
 80038d0:	e015      	b.n	80038fe <UART_SetConfig+0x29e>
 80038d2:	bf00      	nop
 80038d4:	efff69f3 	.word	0xefff69f3
 80038d8:	40013800 	.word	0x40013800
 80038dc:	40021000 	.word	0x40021000
 80038e0:	40004400 	.word	0x40004400
 80038e4:	40004800 	.word	0x40004800
 80038e8:	40004c00 	.word	0x40004c00
 80038ec:	40005000 	.word	0x40005000
 80038f0:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 80038f4:	2300      	movs	r3, #0
 80038f6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	77bb      	strb	r3, [r7, #30]
        break;
 80038fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80038fe:	69bb      	ldr	r3, [r7, #24]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d073      	beq.n	80039ec <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003904:	69bb      	ldr	r3, [r7, #24]
 8003906:	005a      	lsls	r2, r3, #1
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	085b      	lsrs	r3, r3, #1
 800390e:	441a      	add	r2, r3
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	fbb2 f3f3 	udiv	r3, r2, r3
 8003918:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	2b0f      	cmp	r3, #15
 800391e:	d916      	bls.n	800394e <UART_SetConfig+0x2ee>
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003926:	d212      	bcs.n	800394e <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	b29b      	uxth	r3, r3
 800392c:	f023 030f 	bic.w	r3, r3, #15
 8003930:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	085b      	lsrs	r3, r3, #1
 8003936:	b29b      	uxth	r3, r3
 8003938:	f003 0307 	and.w	r3, r3, #7
 800393c:	b29a      	uxth	r2, r3
 800393e:	89fb      	ldrh	r3, [r7, #14]
 8003940:	4313      	orrs	r3, r2
 8003942:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	89fa      	ldrh	r2, [r7, #14]
 800394a:	60da      	str	r2, [r3, #12]
 800394c:	e04e      	b.n	80039ec <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	77bb      	strb	r3, [r7, #30]
 8003952:	e04b      	b.n	80039ec <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003954:	7ffb      	ldrb	r3, [r7, #31]
 8003956:	2b08      	cmp	r3, #8
 8003958:	d827      	bhi.n	80039aa <UART_SetConfig+0x34a>
 800395a:	a201      	add	r2, pc, #4	@ (adr r2, 8003960 <UART_SetConfig+0x300>)
 800395c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003960:	08003985 	.word	0x08003985
 8003964:	0800398d 	.word	0x0800398d
 8003968:	08003995 	.word	0x08003995
 800396c:	080039ab 	.word	0x080039ab
 8003970:	0800399b 	.word	0x0800399b
 8003974:	080039ab 	.word	0x080039ab
 8003978:	080039ab 	.word	0x080039ab
 800397c:	080039ab 	.word	0x080039ab
 8003980:	080039a3 	.word	0x080039a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003984:	f7ff fbbc 	bl	8003100 <HAL_RCC_GetPCLK1Freq>
 8003988:	61b8      	str	r0, [r7, #24]
        break;
 800398a:	e013      	b.n	80039b4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800398c:	f7ff fbda 	bl	8003144 <HAL_RCC_GetPCLK2Freq>
 8003990:	61b8      	str	r0, [r7, #24]
        break;
 8003992:	e00f      	b.n	80039b4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003994:	4b1b      	ldr	r3, [pc, #108]	@ (8003a04 <UART_SetConfig+0x3a4>)
 8003996:	61bb      	str	r3, [r7, #24]
        break;
 8003998:	e00c      	b.n	80039b4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800399a:	f7ff fb51 	bl	8003040 <HAL_RCC_GetSysClockFreq>
 800399e:	61b8      	str	r0, [r7, #24]
        break;
 80039a0:	e008      	b.n	80039b4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80039a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80039a6:	61bb      	str	r3, [r7, #24]
        break;
 80039a8:	e004      	b.n	80039b4 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80039aa:	2300      	movs	r3, #0
 80039ac:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	77bb      	strb	r3, [r7, #30]
        break;
 80039b2:	bf00      	nop
    }

    if (pclk != 0U)
 80039b4:	69bb      	ldr	r3, [r7, #24]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d018      	beq.n	80039ec <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	085a      	lsrs	r2, r3, #1
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	441a      	add	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039cc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	2b0f      	cmp	r3, #15
 80039d2:	d909      	bls.n	80039e8 <UART_SetConfig+0x388>
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039da:	d205      	bcs.n	80039e8 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	b29a      	uxth	r2, r3
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	60da      	str	r2, [r3, #12]
 80039e6:	e001      	b.n	80039ec <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80039f8:	7fbb      	ldrb	r3, [r7, #30]
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	3720      	adds	r7, #32
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	007a1200 	.word	0x007a1200

08003a08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a14:	f003 0308 	and.w	r3, r3, #8
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d00a      	beq.n	8003a32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	430a      	orrs	r2, r1
 8003a30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00a      	beq.n	8003a54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	430a      	orrs	r2, r1
 8003a52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a58:	f003 0302 	and.w	r3, r3, #2
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d00a      	beq.n	8003a76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	430a      	orrs	r2, r1
 8003a74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a7a:	f003 0304 	and.w	r3, r3, #4
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d00a      	beq.n	8003a98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	430a      	orrs	r2, r1
 8003a96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a9c:	f003 0310 	and.w	r3, r3, #16
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d00a      	beq.n	8003aba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003abe:	f003 0320 	and.w	r3, r3, #32
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00a      	beq.n	8003adc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	430a      	orrs	r2, r1
 8003ada:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d01a      	beq.n	8003b1e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	685b      	ldr	r3, [r3, #4]
 8003aee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	430a      	orrs	r2, r1
 8003afc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b06:	d10a      	bne.n	8003b1e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d00a      	beq.n	8003b40 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	430a      	orrs	r2, r1
 8003b3e:	605a      	str	r2, [r3, #4]
  }
}
 8003b40:	bf00      	nop
 8003b42:	370c      	adds	r7, #12
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b098      	sub	sp, #96	@ 0x60
 8003b50:	af02      	add	r7, sp, #8
 8003b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b5c:	f7fc ff5e 	bl	8000a1c <HAL_GetTick>
 8003b60:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0308 	and.w	r3, r3, #8
 8003b6c:	2b08      	cmp	r3, #8
 8003b6e:	d12e      	bne.n	8003bce <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b70:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003b74:	9300      	str	r3, [sp, #0]
 8003b76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 f88c 	bl	8003c9c <UART_WaitOnFlagUntilTimeout>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d021      	beq.n	8003bce <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b92:	e853 3f00 	ldrex	r3, [r3]
 8003b96:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b9e:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ba8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003baa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003bae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003bb0:	e841 2300 	strex	r3, r2, [r1]
 8003bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003bb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d1e6      	bne.n	8003b8a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2220      	movs	r2, #32
 8003bc0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e062      	b.n	8003c94 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0304 	and.w	r3, r3, #4
 8003bd8:	2b04      	cmp	r3, #4
 8003bda:	d149      	bne.n	8003c70 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bdc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003be0:	9300      	str	r3, [sp, #0]
 8003be2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003be4:	2200      	movs	r2, #0
 8003be6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 f856 	bl	8003c9c <UART_WaitOnFlagUntilTimeout>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d03c      	beq.n	8003c70 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfe:	e853 3f00 	ldrex	r3, [r3]
 8003c02:	623b      	str	r3, [r7, #32]
   return(result);
 8003c04:	6a3b      	ldr	r3, [r7, #32]
 8003c06:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	461a      	mov	r2, r3
 8003c12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c14:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c16:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c18:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003c1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003c1c:	e841 2300 	strex	r3, r2, [r1]
 8003c20:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d1e6      	bne.n	8003bf6 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	3308      	adds	r3, #8
 8003c2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	e853 3f00 	ldrex	r3, [r3]
 8003c36:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f023 0301 	bic.w	r3, r3, #1
 8003c3e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	3308      	adds	r3, #8
 8003c46:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c48:	61fa      	str	r2, [r7, #28]
 8003c4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c4c:	69b9      	ldr	r1, [r7, #24]
 8003c4e:	69fa      	ldr	r2, [r7, #28]
 8003c50:	e841 2300 	strex	r3, r2, [r1]
 8003c54:	617b      	str	r3, [r7, #20]
   return(result);
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d1e5      	bne.n	8003c28 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2220      	movs	r2, #32
 8003c60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e011      	b.n	8003c94 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2220      	movs	r2, #32
 8003c74:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2220      	movs	r2, #32
 8003c7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3758      	adds	r7, #88	@ 0x58
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}

08003c9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b084      	sub	sp, #16
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	603b      	str	r3, [r7, #0]
 8003ca8:	4613      	mov	r3, r2
 8003caa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cac:	e04f      	b.n	8003d4e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003cb4:	d04b      	beq.n	8003d4e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cb6:	f7fc feb1 	bl	8000a1c <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	1ad3      	subs	r3, r2, r3
 8003cc0:	69ba      	ldr	r2, [r7, #24]
 8003cc2:	429a      	cmp	r2, r3
 8003cc4:	d302      	bcc.n	8003ccc <UART_WaitOnFlagUntilTimeout+0x30>
 8003cc6:	69bb      	ldr	r3, [r7, #24]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d101      	bne.n	8003cd0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ccc:	2303      	movs	r3, #3
 8003cce:	e04e      	b.n	8003d6e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0304 	and.w	r3, r3, #4
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d037      	beq.n	8003d4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	2b80      	cmp	r3, #128	@ 0x80
 8003ce2:	d034      	beq.n	8003d4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	2b40      	cmp	r3, #64	@ 0x40
 8003ce8:	d031      	beq.n	8003d4e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	69db      	ldr	r3, [r3, #28]
 8003cf0:	f003 0308 	and.w	r3, r3, #8
 8003cf4:	2b08      	cmp	r3, #8
 8003cf6:	d110      	bne.n	8003d1a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2208      	movs	r2, #8
 8003cfe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f000 f838 	bl	8003d76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2208      	movs	r2, #8
 8003d0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2200      	movs	r2, #0
 8003d12:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e029      	b.n	8003d6e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	69db      	ldr	r3, [r3, #28]
 8003d20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003d24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d28:	d111      	bne.n	8003d4e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003d32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f000 f81e 	bl	8003d76 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2220      	movs	r2, #32
 8003d3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2200      	movs	r2, #0
 8003d46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e00f      	b.n	8003d6e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	69da      	ldr	r2, [r3, #28]
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	4013      	ands	r3, r2
 8003d58:	68ba      	ldr	r2, [r7, #8]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	bf0c      	ite	eq
 8003d5e:	2301      	moveq	r3, #1
 8003d60:	2300      	movne	r3, #0
 8003d62:	b2db      	uxtb	r3, r3
 8003d64:	461a      	mov	r2, r3
 8003d66:	79fb      	ldrb	r3, [r7, #7]
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d0a0      	beq.n	8003cae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d6c:	2300      	movs	r3, #0
}
 8003d6e:	4618      	mov	r0, r3
 8003d70:	3710      	adds	r7, #16
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd80      	pop	{r7, pc}

08003d76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d76:	b480      	push	{r7}
 8003d78:	b095      	sub	sp, #84	@ 0x54
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d86:	e853 3f00 	ldrex	r3, [r3]
 8003d8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	461a      	mov	r2, r3
 8003d9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d9c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d9e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003da2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003da4:	e841 2300 	strex	r3, r2, [r1]
 8003da8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003daa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d1e6      	bne.n	8003d7e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	3308      	adds	r3, #8
 8003db6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003db8:	6a3b      	ldr	r3, [r7, #32]
 8003dba:	e853 3f00 	ldrex	r3, [r3]
 8003dbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	f023 0301 	bic.w	r3, r3, #1
 8003dc6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	3308      	adds	r3, #8
 8003dce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003dd0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dd4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003dd8:	e841 2300 	strex	r3, r2, [r1]
 8003ddc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d1e5      	bne.n	8003db0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d118      	bne.n	8003e1e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	e853 3f00 	ldrex	r3, [r3]
 8003df8:	60bb      	str	r3, [r7, #8]
   return(result);
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	f023 0310 	bic.w	r3, r3, #16
 8003e00:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	461a      	mov	r2, r3
 8003e08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e0a:	61bb      	str	r3, [r7, #24]
 8003e0c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e0e:	6979      	ldr	r1, [r7, #20]
 8003e10:	69ba      	ldr	r2, [r7, #24]
 8003e12:	e841 2300 	strex	r3, r2, [r1]
 8003e16:	613b      	str	r3, [r7, #16]
   return(result);
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1e6      	bne.n	8003dec <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2220      	movs	r2, #32
 8003e22:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003e32:	bf00      	nop
 8003e34:	3754      	adds	r7, #84	@ 0x54
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr

08003e3e <memset>:
 8003e3e:	4402      	add	r2, r0
 8003e40:	4603      	mov	r3, r0
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d100      	bne.n	8003e48 <memset+0xa>
 8003e46:	4770      	bx	lr
 8003e48:	f803 1b01 	strb.w	r1, [r3], #1
 8003e4c:	e7f9      	b.n	8003e42 <memset+0x4>
	...

08003e50 <__libc_init_array>:
 8003e50:	b570      	push	{r4, r5, r6, lr}
 8003e52:	4d0d      	ldr	r5, [pc, #52]	@ (8003e88 <__libc_init_array+0x38>)
 8003e54:	4c0d      	ldr	r4, [pc, #52]	@ (8003e8c <__libc_init_array+0x3c>)
 8003e56:	1b64      	subs	r4, r4, r5
 8003e58:	10a4      	asrs	r4, r4, #2
 8003e5a:	2600      	movs	r6, #0
 8003e5c:	42a6      	cmp	r6, r4
 8003e5e:	d109      	bne.n	8003e74 <__libc_init_array+0x24>
 8003e60:	4d0b      	ldr	r5, [pc, #44]	@ (8003e90 <__libc_init_array+0x40>)
 8003e62:	4c0c      	ldr	r4, [pc, #48]	@ (8003e94 <__libc_init_array+0x44>)
 8003e64:	f000 f818 	bl	8003e98 <_init>
 8003e68:	1b64      	subs	r4, r4, r5
 8003e6a:	10a4      	asrs	r4, r4, #2
 8003e6c:	2600      	movs	r6, #0
 8003e6e:	42a6      	cmp	r6, r4
 8003e70:	d105      	bne.n	8003e7e <__libc_init_array+0x2e>
 8003e72:	bd70      	pop	{r4, r5, r6, pc}
 8003e74:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e78:	4798      	blx	r3
 8003e7a:	3601      	adds	r6, #1
 8003e7c:	e7ee      	b.n	8003e5c <__libc_init_array+0xc>
 8003e7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e82:	4798      	blx	r3
 8003e84:	3601      	adds	r6, #1
 8003e86:	e7f2      	b.n	8003e6e <__libc_init_array+0x1e>
 8003e88:	08003ee8 	.word	0x08003ee8
 8003e8c:	08003ee8 	.word	0x08003ee8
 8003e90:	08003ee8 	.word	0x08003ee8
 8003e94:	08003eec 	.word	0x08003eec

08003e98 <_init>:
 8003e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e9a:	bf00      	nop
 8003e9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e9e:	bc08      	pop	{r3}
 8003ea0:	469e      	mov	lr, r3
 8003ea2:	4770      	bx	lr

08003ea4 <_fini>:
 8003ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ea6:	bf00      	nop
 8003ea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003eaa:	bc08      	pop	{r3}
 8003eac:	469e      	mov	lr, r3
 8003eae:	4770      	bx	lr
