<profile>

<section name = "Vitis HLS Report for 'PE_wrapper_0_0_x0'" level="0">
<item name = "Date">Fri Sep 16 23:48:18 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">25170937, 25170937, 83.895 ms, 83.895 ms, 25170937, 25170937, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PE_wrapper_0_0_x0_loop_1_PE_wrapper_0_0_x0_loop_2">25170936, 25170936, 1048789, -, -, 24, no</column>
<column name=" + PE_wrapper_0_0_x0_loop_3">144, 144, 18, -, -, 8, no</column>
<column name="  ++ PE_wrapper_0_0_x0_loop_4">16, 16, 1, -, -, 16, no</column>
<column name=" + PE_wrapper_0_0_x0_loop_5_PE_wrapper_0_0_x0_loop_7_PE_wrapper_0_0_x0_loop_8_PE_wrapper_0_0_x0_loop_9">1048641, 1048641, 67, 1, 1, 1048576, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 493, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 64, 4832, 2832, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 272, -</column>
<column name="Register">-, -, 2703, 576, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 2, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U89">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U90">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U91">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U92">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U93">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U94">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U95">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fadd_32ns_32ns_32_7_full_dsp_1_U96">fadd_32ns_32ns_32_7_full_dsp_1, 0, 2, 318, 198, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U97">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U98">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U99">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U100">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U101">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U102">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U103">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U104">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U105">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U106">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U107">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U108">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U109">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U110">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U111">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U112">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_D_U">PE_wrapper_0_0_x0_local_D, 1, 0, 0, 0, 128, 32, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln4979_fu_521_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln4982_fu_537_p2">+, 0, 0, 28, 21, 1</column>
<column name="add_ln691_364_fu_985_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln691_365_fu_1055_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_366_fu_487_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_367_fu_503_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_368_fu_1092_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_fu_925_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln890_190_fu_1098_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln890_191_fu_802_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln890_192_fu_816_p2">+, 0, 0, 22, 15, 1</column>
<column name="add_ln890_fu_475_p2">+, 0, 0, 12, 5, 1</column>
<column name="c2_V_66_fu_860_p2">+, 0, 0, 15, 8, 1</column>
<column name="empty_2870_fu_1122_p2">+, 0, 0, 14, 7, 7</column>
<column name="and_ln4982_1_fu_913_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln4982_2_fu_758_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln4982_fu_902_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln4985_1_fu_972_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln4985_fu_966_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln4986_fu_1041_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state71_pp0_stage0_iter66">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i273_not_fu_836_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp_i_i273_not_mid1_fu_938_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cmp_i_i279_not_fu_830_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="cmp_i_i279_not_mid1_fu_873_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="cmp_i_i_not_fu_842_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="cmp_i_i_not_mid1_fu_1009_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="icmp_ln4982_fu_543_p2">icmp, 0, 0, 15, 21, 22</column>
<column name="icmp_ln890_430_fu_497_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_431_fu_531_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_432_fu_740_p2">icmp, 0, 0, 12, 15, 14</column>
<column name="icmp_ln890_433_fu_896_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_434_fu_907_p2">icmp, 0, 0, 11, 9, 8</column>
<column name="icmp_ln890_435_fu_752_p2">icmp, 0, 0, 12, 14, 13</column>
<column name="icmp_ln890_fu_481_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="brmerge906_fu_854_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge906_mid1_fu_1021_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln4982_1_fu_891_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln4982_fu_886_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln4985_1_fu_951_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln4985_2_fu_961_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln4985_fu_764_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln4986_1_fu_996_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln4986_fu_991_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln890_64_fu_1067_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln890_fu_1061_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_fu_848_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_mid1_fu_1015_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln4982_1_fu_879_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln4982_2_fu_918_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln4982_fu_866_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln4985_1_fu_944_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln4985_fu_931_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln4986_1_fu_1027_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln4986_fu_1001_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln890_379_fu_1047_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln890_380_fu_1072_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln890_381_fu_1080_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln890_382_fu_1104_p3">select, 0, 0, 9, 1, 1</column>
<column name="select_ln890_383_fu_808_p3">select, 0, 0, 14, 1, 1</column>
<column name="select_ln890_384_fu_822_p3">select, 0, 0, 15, 1, 1</column>
<column name="select_ln890_fu_978_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln4982_fu_746_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln4985_fu_956_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln4986_fu_1035_p2">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter66">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter8">9, 2, 1, 2</column>
<column name="ap_phi_mux_c7_V_64_phi_fu_361_p4">9, 2, 4, 8</column>
<column name="c2_V_reg_313">9, 2, 8, 16</column>
<column name="c5_V_reg_324">9, 2, 2, 4</column>
<column name="c6_V_64_reg_335">9, 2, 6, 12</column>
<column name="c6_V_reg_258">9, 2, 4, 8</column>
<column name="c7_V_64_reg_357">9, 2, 4, 8</column>
<column name="c7_V_reg_269">9, 2, 5, 10</column>
<column name="c8_V_reg_368">9, 2, 5, 10</column>
<column name="fifo_A_PE_0_0_x025_blk_n">9, 2, 1, 2</column>
<column name="fifo_A_PE_0_1_x026_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_0_0_x061_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_1_0_x062_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_PE_0_0_x0101_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_PE_1_0_x0102_blk_n">9, 2, 1, 2</column>
<column name="fifo_D_drain_PE_0_0_x0141_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten13_reg_302">9, 2, 14, 28</column>
<column name="indvar_flatten41_reg_291">9, 2, 15, 30</column>
<column name="indvar_flatten79_reg_280">9, 2, 21, 42</column>
<column name="indvar_flatten87_reg_247">9, 2, 5, 10</column>
<column name="indvar_flatten_reg_346">9, 2, 9, 18</column>
<column name="local_D_address1">14, 3, 7, 21</column>
<column name="local_D_d1">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_1_reg_1535">32, 0, 32, 0</column>
<column name="add_2_reg_1540">32, 0, 32, 0</column>
<column name="add_3_reg_1545">32, 0, 32, 0</column>
<column name="add_4_reg_1550">32, 0, 32, 0</column>
<column name="add_5_reg_1555">32, 0, 32, 0</column>
<column name="add_6_reg_1560">32, 0, 32, 0</column>
<column name="add_7_reg_1565">32, 0, 32, 0</column>
<column name="add_ln691_366_reg_1145">4, 0, 4, 0</column>
<column name="add_ln890_reg_1137">5, 0, 5, 0</column>
<column name="add_reg_1530">32, 0, 32, 0</column>
<column name="and_ln4982_2_reg_1375">1, 0, 1, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter25">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter26">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter27">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter28">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter29">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter30">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter31">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter32">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter33">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter34">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter35">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter36">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter37">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter38">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter39">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter40">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter41">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter42">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter43">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter44">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter45">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter46">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter47">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter48">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter49">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter50">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter51">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter52">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter53">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter54">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter55">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter56">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter57">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter58">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter59">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter60">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter61">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter62">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter63">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter64">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter65">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter66">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="c2_V_reg_313">8, 0, 8, 0</column>
<column name="c5_V_reg_324">2, 0, 2, 0</column>
<column name="c6_V_64_reg_335">6, 0, 6, 0</column>
<column name="c6_V_reg_258">4, 0, 4, 0</column>
<column name="c7_V_64_reg_357">4, 0, 4, 0</column>
<column name="c7_V_reg_269">5, 0, 5, 0</column>
<column name="c8_V_reg_368">5, 0, 5, 0</column>
<column name="empty_reg_1464">4, 0, 4, 0</column>
<column name="fifo_B_PE_0_0_x061_read_reg_1216">32, 0, 32, 0</column>
<column name="icmp_ln4982_reg_1172">1, 0, 1, 0</column>
<column name="icmp_ln890_432_reg_1353">1, 0, 1, 0</column>
<column name="icmp_ln890_435_reg_1370">1, 0, 1, 0</column>
<column name="indvar_flatten13_reg_302">14, 0, 14, 0</column>
<column name="indvar_flatten41_reg_291">15, 0, 15, 0</column>
<column name="indvar_flatten79_reg_280">21, 0, 21, 0</column>
<column name="indvar_flatten87_reg_247">5, 0, 5, 0</column>
<column name="indvar_flatten_reg_346">9, 0, 9, 0</column>
<column name="local_D_addr_64_reg_1479">7, 0, 7, 0</column>
<column name="local_D_load_reg_1485">32, 0, 32, 0</column>
<column name="mul29_reg_1490">32, 0, 32, 0</column>
<column name="mul59_1_reg_1495">32, 0, 32, 0</column>
<column name="mul59_2_reg_1500">32, 0, 32, 0</column>
<column name="mul59_3_reg_1505">32, 0, 32, 0</column>
<column name="mul59_4_reg_1510">32, 0, 32, 0</column>
<column name="mul59_5_reg_1515">32, 0, 32, 0</column>
<column name="mul59_6_reg_1520">32, 0, 32, 0</column>
<column name="mul59_7_reg_1525">32, 0, 32, 0</column>
<column name="mul_1_reg_1318">32, 0, 32, 0</column>
<column name="mul_2_reg_1323">32, 0, 32, 0</column>
<column name="mul_3_reg_1328">32, 0, 32, 0</column>
<column name="mul_4_reg_1333">32, 0, 32, 0</column>
<column name="mul_5_reg_1338">32, 0, 32, 0</column>
<column name="mul_6_reg_1343">32, 0, 32, 0</column>
<column name="mul_7_reg_1348">32, 0, 32, 0</column>
<column name="mul_reg_1313">32, 0, 32, 0</column>
<column name="or_ln4985_reg_1383">1, 0, 1, 0</column>
<column name="select_ln4986_1_reg_1449">1, 0, 1, 0</column>
<column name="select_ln890_381_reg_1458">4, 0, 4, 0</column>
<column name="v1_V_64_reg_1211">32, 0, 32, 0</column>
<column name="v1_V_reg_1256">32, 0, 32, 0</column>
<column name="v2_V_895_reg_1226">32, 0, 32, 0</column>
<column name="v2_V_896_reg_1231">32, 0, 32, 0</column>
<column name="v2_V_897_reg_1236">32, 0, 32, 0</column>
<column name="v2_V_898_reg_1241">32, 0, 32, 0</column>
<column name="v2_V_899_reg_1246">32, 0, 32, 0</column>
<column name="v2_V_900_reg_1251">32, 0, 32, 0</column>
<column name="v2_V_901_reg_1176">32, 0, 32, 0</column>
<column name="v2_V_902_reg_1181">32, 0, 32, 0</column>
<column name="v2_V_903_reg_1186">32, 0, 32, 0</column>
<column name="v2_V_904_reg_1191">32, 0, 32, 0</column>
<column name="v2_V_905_reg_1196">32, 0, 32, 0</column>
<column name="v2_V_906_reg_1201">32, 0, 32, 0</column>
<column name="v2_V_907_reg_1206">32, 0, 32, 0</column>
<column name="v2_V_reg_1221">32, 0, 32, 0</column>
<column name="xor_ln4982_reg_1364">1, 0, 1, 0</column>
<column name="zext_ln890_reg_1150">4, 0, 7, 3</column>
<column name="icmp_ln4982_reg_1172">64, 32, 1, 0</column>
<column name="local_D_addr_64_reg_1479">64, 32, 7, 0</column>
<column name="mul59_1_reg_1495">64, 32, 32, 0</column>
<column name="mul59_2_reg_1500">64, 32, 32, 0</column>
<column name="mul59_3_reg_1505">64, 32, 32, 0</column>
<column name="mul59_4_reg_1510">64, 32, 32, 0</column>
<column name="mul59_5_reg_1515">64, 32, 32, 0</column>
<column name="mul59_6_reg_1520">64, 32, 32, 0</column>
<column name="mul59_7_reg_1525">64, 32, 32, 0</column>
<column name="select_ln4986_1_reg_1449">64, 32, 1, 0</column>
<column name="v1_V_reg_1256">64, 32, 32, 0</column>
<column name="v2_V_895_reg_1226">64, 32, 32, 0</column>
<column name="v2_V_896_reg_1231">64, 32, 32, 0</column>
<column name="v2_V_897_reg_1236">64, 32, 32, 0</column>
<column name="v2_V_898_reg_1241">64, 32, 32, 0</column>
<column name="v2_V_899_reg_1246">64, 32, 32, 0</column>
<column name="v2_V_900_reg_1251">64, 32, 32, 0</column>
<column name="v2_V_reg_1221">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, PE_wrapper_0_0_x0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, PE_wrapper_0_0_x0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, PE_wrapper_0_0_x0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, PE_wrapper_0_0_x0, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, PE_wrapper_0_0_x0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, PE_wrapper_0_0_x0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, PE_wrapper_0_0_x0, return value</column>
<column name="fifo_A_PE_0_0_x025_dout">in, 256, ap_fifo, fifo_A_PE_0_0_x025, pointer</column>
<column name="fifo_A_PE_0_0_x025_empty_n">in, 1, ap_fifo, fifo_A_PE_0_0_x025, pointer</column>
<column name="fifo_A_PE_0_0_x025_read">out, 1, ap_fifo, fifo_A_PE_0_0_x025, pointer</column>
<column name="fifo_A_PE_0_1_x026_din">out, 256, ap_fifo, fifo_A_PE_0_1_x026, pointer</column>
<column name="fifo_A_PE_0_1_x026_full_n">in, 1, ap_fifo, fifo_A_PE_0_1_x026, pointer</column>
<column name="fifo_A_PE_0_1_x026_write">out, 1, ap_fifo, fifo_A_PE_0_1_x026, pointer</column>
<column name="fifo_B_PE_0_0_x061_dout">in, 32, ap_fifo, fifo_B_PE_0_0_x061, pointer</column>
<column name="fifo_B_PE_0_0_x061_empty_n">in, 1, ap_fifo, fifo_B_PE_0_0_x061, pointer</column>
<column name="fifo_B_PE_0_0_x061_read">out, 1, ap_fifo, fifo_B_PE_0_0_x061, pointer</column>
<column name="fifo_B_PE_1_0_x062_din">out, 32, ap_fifo, fifo_B_PE_1_0_x062, pointer</column>
<column name="fifo_B_PE_1_0_x062_full_n">in, 1, ap_fifo, fifo_B_PE_1_0_x062, pointer</column>
<column name="fifo_B_PE_1_0_x062_write">out, 1, ap_fifo, fifo_B_PE_1_0_x062, pointer</column>
<column name="fifo_C_PE_0_0_x0101_dout">in, 256, ap_fifo, fifo_C_PE_0_0_x0101, pointer</column>
<column name="fifo_C_PE_0_0_x0101_empty_n">in, 1, ap_fifo, fifo_C_PE_0_0_x0101, pointer</column>
<column name="fifo_C_PE_0_0_x0101_read">out, 1, ap_fifo, fifo_C_PE_0_0_x0101, pointer</column>
<column name="fifo_C_PE_1_0_x0102_din">out, 256, ap_fifo, fifo_C_PE_1_0_x0102, pointer</column>
<column name="fifo_C_PE_1_0_x0102_full_n">in, 1, ap_fifo, fifo_C_PE_1_0_x0102, pointer</column>
<column name="fifo_C_PE_1_0_x0102_write">out, 1, ap_fifo, fifo_C_PE_1_0_x0102, pointer</column>
<column name="fifo_D_drain_PE_0_0_x0141_din">out, 32, ap_fifo, fifo_D_drain_PE_0_0_x0141, pointer</column>
<column name="fifo_D_drain_PE_0_0_x0141_full_n">in, 1, ap_fifo, fifo_D_drain_PE_0_0_x0141, pointer</column>
<column name="fifo_D_drain_PE_0_0_x0141_write">out, 1, ap_fifo, fifo_D_drain_PE_0_0_x0141, pointer</column>
</table>
</item>
</section>
</profile>
