Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Jun  1 17:04:05 2023
| Host         : DESKTOP-O6JEF47 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a75t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   147 |
|    Minimum number of control sets                        |   147 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   147 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   146 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             318 |          137 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            4613 |         2200 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------------------------------+----------------------+------------------+----------------+--------------+
|      Clock Signal     |                       Enable Signal                      |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+----------------------------------------------------------+----------------------+------------------+----------------+--------------+
|  i_clk_IBUF_BUFG      | MIPS_pipeline/ID_EX_MIPS/E[0]                            | MIPS_pipeline/i_rstn |                3 |              5 |         1.67 |
|  i_clk_IBUF_BUFG      |                                                          | MIPS_pipeline/i_rstn |                7 |             25 |         3.57 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/E[0]                           | MIPS_pipeline/i_rstn |               13 |             32 |         2.46 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_4[0]        | MIPS_pipeline/i_rstn |               23 |             32 |         1.39 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_rep__2_6[0] | MIPS_pipeline/i_rstn |               16 |             32 |         2.00 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[1]_6[0]        | MIPS_pipeline/i_rstn |               20 |             32 |         1.60 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[1]_rep__2_2[0] | MIPS_pipeline/i_rstn |               19 |             32 |         1.68 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[1]_rep__2_3[0] | MIPS_pipeline/i_rstn |               16 |             32 |         2.00 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_rep__2_5[0] | MIPS_pipeline/i_rstn |               24 |             32 |         1.33 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[1]_rep__2_5[0] | MIPS_pipeline/i_rstn |               11 |             32 |         2.91 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_15[0]       | MIPS_pipeline/i_rstn |               11 |             32 |         2.91 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[1]_1[0]        | MIPS_pipeline/i_rstn |               14 |             32 |         2.29 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_9[0]        | MIPS_pipeline/i_rstn |               16 |             32 |         2.00 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_5[0]        | MIPS_pipeline/i_rstn |               17 |             32 |         1.88 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_3[0]        | MIPS_pipeline/i_rstn |               12 |             32 |         2.67 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_9[0]        | MIPS_pipeline/i_rstn |               18 |             32 |         1.78 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_8[0]        | MIPS_pipeline/i_rstn |               22 |             32 |         1.45 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_2[0]        | MIPS_pipeline/i_rstn |               15 |             32 |         2.13 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_rep__2_0[0] | MIPS_pipeline/i_rstn |               26 |             32 |         1.23 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_7[0]        | MIPS_pipeline/i_rstn |               12 |             32 |         2.67 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_2[0]        | MIPS_pipeline/i_rstn |               15 |             32 |         2.13 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_7[0]        | MIPS_pipeline/i_rstn |               14 |             32 |         2.29 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_rep__2_4[0] | MIPS_pipeline/i_rstn |               14 |             32 |         2.29 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_12[0]       | MIPS_pipeline/i_rstn |               17 |             32 |         1.88 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_1[0]        | MIPS_pipeline/i_rstn |               20 |             32 |         1.60 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_rep__2_3[0] | MIPS_pipeline/i_rstn |               20 |             32 |         1.60 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_4[0]        | MIPS_pipeline/i_rstn |               19 |             32 |         1.68 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_1[0]        | MIPS_pipeline/i_rstn |               20 |             32 |         1.60 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_11[0]       | MIPS_pipeline/i_rstn |               14 |             32 |         2.29 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_6[0]        | MIPS_pipeline/i_rstn |               13 |             32 |         2.46 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_11[0]       | MIPS_pipeline/i_rstn |               14 |             32 |         2.29 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_12[0]       | MIPS_pipeline/i_rstn |               10 |             32 |         3.20 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[22]_0[0]       | MIPS_pipeline/i_rstn |               20 |             32 |         1.60 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_17[0]       | MIPS_pipeline/i_rstn |               15 |             32 |         2.13 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_0[0]        | MIPS_pipeline/i_rstn |               19 |             32 |         1.68 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_10[0]       | MIPS_pipeline/i_rstn |               18 |             32 |         1.78 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_5[0]        | MIPS_pipeline/i_rstn |               18 |             32 |         1.78 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[1]_5[0]        | MIPS_pipeline/i_rstn |               18 |             32 |         1.78 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_14[0]       | MIPS_pipeline/i_rstn |               17 |             32 |         1.88 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_0[0]        | MIPS_pipeline/i_rstn |               12 |             32 |         2.67 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[1]_7[0]        | MIPS_pipeline/i_rstn |               13 |             32 |         2.46 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_6[0]        | MIPS_pipeline/i_rstn |               13 |             32 |         2.46 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[22]_1[0]       | MIPS_pipeline/i_rstn |               11 |             32 |         2.91 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_8[0]        | MIPS_pipeline/i_rstn |               17 |             32 |         1.88 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_0[0]        | MIPS_pipeline/i_rstn |               24 |             32 |         1.33 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_16[0]       | MIPS_pipeline/i_rstn |               13 |             32 |         2.46 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_10[0]       | MIPS_pipeline/i_rstn |               13 |             32 |         2.46 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_13[0]       | MIPS_pipeline/i_rstn |               22 |             32 |         1.45 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_1[0]        | MIPS_pipeline/i_rstn |               19 |             32 |         1.68 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_10[0]       | MIPS_pipeline/i_rstn |               19 |             32 |         1.68 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[0]_rep__2_2[0] | MIPS_pipeline/i_rstn |               18 |             32 |         1.78 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[1]_2[0]        | MIPS_pipeline/i_rstn |               24 |             32 |         1.33 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[12]_0[0]       | MIPS_pipeline/i_rstn |               12 |             32 |         2.67 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[1]_4[0]        | MIPS_pipeline/i_rstn |               24 |             32 |         1.33 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[1]_rep__2_1[0] | MIPS_pipeline/i_rstn |               16 |             32 |         2.00 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[1]_rep__2_4[0] | MIPS_pipeline/i_rstn |               14 |             32 |         2.29 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_13[0]       | MIPS_pipeline/i_rstn |               11 |             32 |         2.91 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_3[0]        | MIPS_pipeline/i_rstn |               19 |             32 |         1.68 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[1]_0[0]        | MIPS_pipeline/i_rstn |               20 |             32 |         1.60 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[1]_3[0]        | MIPS_pipeline/i_rstn |               15 |             32 |         2.13 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_2[0]        | MIPS_pipeline/i_rstn |               18 |             32 |         1.78 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_7[0]        | MIPS_pipeline/i_rstn |               19 |             32 |         1.68 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_10[0]       | MIPS_pipeline/i_rstn |                9 |             32 |         3.56 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_8[0]        | MIPS_pipeline/i_rstn |               13 |             32 |         2.46 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_15[0]       | MIPS_pipeline/i_rstn |               15 |             32 |         2.13 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_6[0]        | MIPS_pipeline/i_rstn |               17 |             32 |         1.88 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_14[0]       | MIPS_pipeline/i_rstn |               20 |             32 |         1.60 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_3[0]        | MIPS_pipeline/i_rstn |               20 |             32 |         1.60 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_5[0]        | MIPS_pipeline/i_rstn |               17 |             32 |         1.88 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_22[0]       | MIPS_pipeline/i_rstn |               15 |             32 |         2.13 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_0[0]        | MIPS_pipeline/i_rstn |               13 |             32 |         2.46 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_25[0]       | MIPS_pipeline/i_rstn |               15 |             32 |         2.13 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_11[0]       | MIPS_pipeline/i_rstn |                9 |             32 |         3.56 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_28[0]       | MIPS_pipeline/i_rstn |               16 |             32 |         2.00 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_32[0]       | MIPS_pipeline/i_rstn |               18 |             32 |         1.78 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_2[0]        | MIPS_pipeline/i_rstn |               17 |             32 |         1.88 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_14[0]       | MIPS_pipeline/i_rstn |               22 |             32 |         1.45 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_21[0]       | MIPS_pipeline/i_rstn |               14 |             32 |         2.29 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_33[0]       | MIPS_pipeline/i_rstn |               15 |             32 |         2.13 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_3[0]        | MIPS_pipeline/i_rstn |               13 |             32 |         2.46 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_7[0]        | MIPS_pipeline/i_rstn |               14 |             32 |         2.29 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_9[0]        | MIPS_pipeline/i_rstn |               12 |             32 |         2.67 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_20[0]       | MIPS_pipeline/i_rstn |               15 |             32 |         2.13 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_0[0]        | MIPS_pipeline/i_rstn |               12 |             32 |         2.67 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_11[0]       | MIPS_pipeline/i_rstn |               17 |             32 |         1.88 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_27[0]       | MIPS_pipeline/i_rstn |               14 |             32 |         2.29 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_31[0]       | MIPS_pipeline/i_rstn |               12 |             32 |         2.67 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_14[0]       | MIPS_pipeline/i_rstn |               13 |             32 |         2.46 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_10[0]       | MIPS_pipeline/i_rstn |               20 |             32 |         1.60 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_30[0]       | MIPS_pipeline/i_rstn |               10 |             32 |         3.20 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_19[0]       | MIPS_pipeline/i_rstn |               11 |             32 |         2.91 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_15[0]       | MIPS_pipeline/i_rstn |               13 |             32 |         2.46 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_16[0]       | MIPS_pipeline/i_rstn |               13 |             32 |         2.46 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_16[0]       | MIPS_pipeline/i_rstn |               13 |             32 |         2.46 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_17[0]       | MIPS_pipeline/i_rstn |               13 |             32 |         2.46 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_19[0]       | MIPS_pipeline/i_rstn |               19 |             32 |         1.68 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_2[0]        | MIPS_pipeline/i_rstn |               14 |             32 |         2.29 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_16[0]       | MIPS_pipeline/i_rstn |               17 |             32 |         1.88 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_36[0]       | MIPS_pipeline/i_rstn |               10 |             32 |         3.20 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_13[0]       | MIPS_pipeline/i_rstn |               16 |             32 |         2.00 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_12[0]       | MIPS_pipeline/i_rstn |               11 |             32 |         2.91 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_8[0]        | MIPS_pipeline/i_rstn |               21 |             32 |         1.52 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_18[0]       | MIPS_pipeline/i_rstn |               22 |             32 |         1.45 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_9[0]        | MIPS_pipeline/i_rstn |               12 |             32 |         2.67 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_13[0]       | MIPS_pipeline/i_rstn |               10 |             32 |         3.20 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_20[0]       | MIPS_pipeline/i_rstn |               12 |             32 |         2.67 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_3[0]        | MIPS_pipeline/i_rstn |               11 |             32 |         2.91 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_4[0]        | MIPS_pipeline/i_rstn |               17 |             32 |         1.88 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_34[0]       | MIPS_pipeline/i_rstn |               17 |             32 |         1.88 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_15[0]       | MIPS_pipeline/i_rstn |               12 |             32 |         2.67 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_4[0]        | MIPS_pipeline/i_rstn |               21 |             32 |         1.52 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_1[0]        | MIPS_pipeline/i_rstn |               14 |             32 |         2.29 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_4[0]        | MIPS_pipeline/i_rstn |               15 |             32 |         2.13 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_18[0]       | MIPS_pipeline/i_rstn |               13 |             32 |         2.46 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_35[0]       | MIPS_pipeline/i_rstn |               12 |             32 |         2.67 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_24[0]       | MIPS_pipeline/i_rstn |               15 |             32 |         2.13 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_12[0]       | MIPS_pipeline/i_rstn |               19 |             32 |         1.68 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_17[0]       | MIPS_pipeline/i_rstn |               17 |             32 |         1.88 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_5[0]        | MIPS_pipeline/i_rstn |               24 |             32 |         1.33 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[4]_6[0]        | MIPS_pipeline/i_rstn |               21 |             32 |         1.52 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_1[0]        | MIPS_pipeline/i_rstn |               21 |             32 |         1.52 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_29[0]       | MIPS_pipeline/i_rstn |                9 |             32 |         3.56 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_23[0]       | MIPS_pipeline/i_rstn |               18 |             32 |         1.78 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_6[0]        | MIPS_pipeline/i_rstn |               15 |             32 |         2.13 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_8[0]        | MIPS_pipeline/i_rstn |               11 |             32 |         2.91 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_9[0]        | MIPS_pipeline/i_rstn |               16 |             32 |         2.00 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_5[0]        | MIPS_pipeline/i_rstn |               17 |             32 |         1.88 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[3]_26[0]       | MIPS_pipeline/i_rstn |               14 |             32 |         2.29 |
|  counter_reg_BUFG[24] | MIPS_pipeline/MEM_WB_MIPS/E[0]                           | MIPS_pipeline/i_rstn |                6 |             32 |         5.33 |
|  counter_reg_BUFG[24] | MIPS_pipeline/MEM_WB_MIPS/o_RegWrite_reg_11[0]           | MIPS_pipeline/i_rstn |               11 |             32 |         2.91 |
|  counter_reg_BUFG[24] | MIPS_pipeline/MEM_WB_MIPS/o_RegWrite_reg_13[0]           | MIPS_pipeline/i_rstn |               10 |             32 |         3.20 |
|  counter_reg_BUFG[24] | MIPS_pipeline/MEM_WB_MIPS/o_RegWrite_reg_2[0]            | MIPS_pipeline/i_rstn |               11 |             32 |         2.91 |
|  counter_reg_BUFG[24] | MIPS_pipeline/MEM_WB_MIPS/o_RegWrite_reg_4[0]            | MIPS_pipeline/i_rstn |               16 |             32 |         2.00 |
|  counter_reg_BUFG[24] | MIPS_pipeline/MEM_WB_MIPS/o_RegWrite_reg_6[0]            | MIPS_pipeline/i_rstn |                6 |             32 |         5.33 |
|  counter_reg_BUFG[24] | MIPS_pipeline/MEM_WB_MIPS/o_RegWrite_reg_0[0]            | MIPS_pipeline/i_rstn |               12 |             32 |         2.67 |
|  counter_reg_BUFG[24] | MIPS_pipeline/MEM_WB_MIPS/o_RegWrite_reg_3[0]            | MIPS_pipeline/i_rstn |               10 |             32 |         3.20 |
|  counter_reg_BUFG[24] | MIPS_pipeline/MEM_WB_MIPS/o_RegWrite_reg_7[0]            | MIPS_pipeline/i_rstn |                8 |             32 |         4.00 |
|  counter_reg_BUFG[24] | MIPS_pipeline/MEM_WB_MIPS/o_RegWrite_reg_10[0]           | MIPS_pipeline/i_rstn |               10 |             32 |         3.20 |
|  counter_reg_BUFG[24] | MIPS_pipeline/MEM_WB_MIPS/o_RegWrite_reg_12[0]           | MIPS_pipeline/i_rstn |               13 |             32 |         2.46 |
|  counter_reg_BUFG[24] | MIPS_pipeline/MEM_WB_MIPS/o_RegWrite_reg_1[0]            | MIPS_pipeline/i_rstn |                9 |             32 |         3.56 |
|  counter_reg_BUFG[24] | MIPS_pipeline/MEM_WB_MIPS/o_RegWrite_reg_8[0]            | MIPS_pipeline/i_rstn |               10 |             32 |         3.20 |
|  counter_reg_BUFG[24] | MIPS_pipeline/MEM_WB_MIPS/o_RegWrite_reg_5[0]            | MIPS_pipeline/i_rstn |               10 |             32 |         3.20 |
|  counter_reg_BUFG[24] | MIPS_pipeline/MEM_WB_MIPS/o_RegWrite_reg_9[0]            | MIPS_pipeline/i_rstn |               16 |             32 |         2.00 |
|  counter_reg_BUFG[24] | MIPS_pipeline/MEM_WB_MIPS/o_RegWrite_reg_14[0]           | MIPS_pipeline/i_rstn |               10 |             32 |         3.20 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[2]_11[0]       | MIPS_pipeline/i_rstn |               11 |             32 |         2.91 |
|  counter_reg_BUFG[24] | MIPS_pipeline/EX_MEM_MIPS/o_ALUresult_reg[5]_7[0]        | MIPS_pipeline/i_rstn |               19 |             32 |         1.68 |
|  counter_reg_BUFG[24] |                                                          | MIPS_pipeline/i_rstn |              130 |            293 |         2.25 |
+-----------------------+----------------------------------------------------------+----------------------+------------------+----------------+--------------+


