// Seed: 663098789
`define pp_0 0
`celldefine
`define pp_1 0
`define pp_2 0
`timescale 1ps / 1ps
`define pp_3 0
`timescale 1 ps / 1ps
module module_0;
  assign id_0 = 1;
  type_4(
      id_1, id_2
  );
  logic id_3;
endmodule
