{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727722055051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727722055052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 12:47:34 2024 " "Processing started: Mon Sep 30 12:47:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727722055052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727722055052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727722055052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727722055467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727722055467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/vgaController.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727722063806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727722063806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/pll.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727722063808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727722063808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727722063809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727722063809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tic_tac_toe_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file tic_tac_toe_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tic_tac_toe_fsm " "Found entity 1: tic_tac_toe_fsm" {  } { { "tic_tac_toe_fsm.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/tic_tac_toe_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727722063811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727722063811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tic_tac_toe.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tic_tac_toe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_tic_tac_toe " "Found entity 1: toplevel_tic_tac_toe" {  } { { "toplevel_tic_tac_toe.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/toplevel_tic_tac_toe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727722063812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727722063812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen.sv 1 1 " "Found 1 design units, including 1 entities, in source file startscreen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 startScreen " "Found entity 1: startScreen" {  } { { "startScreen.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/startScreen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727722063814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727722063814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixtablero.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixtablero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixTablero " "Found entity 1: matrixTablero" {  } { { "matrixTablero.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/matrixTablero.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727722063815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727722063815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixtablerocontrol.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixtablerocontrol.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrixTableroControl " "Found entity 1: matrixTableroControl" {  } { { "matrixTableroControl.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/matrixTableroControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727722063817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727722063817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tic_tac_toe_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tic_tac_toe_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel_tic_tac_toe_tb " "Found entity 1: toplevel_tic_tac_toe_tb" {  } { { "toplevel_tic_tac_toe_tb.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/toplevel_tic_tac_toe_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727722063819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727722063819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_debonce.sv 3 3 " "Found 3 design units, including 3 entities, in source file button_debonce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Button_debounce " "Found entity 1: Button_debounce" {  } { { "Button_debonce.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/Button_debonce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727722063820 ""} { "Info" "ISGN_ENTITY_NAME" "2 Slow_Clock_Enable " "Found entity 2: Slow_Clock_Enable" {  } { { "Button_debonce.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/Button_debonce.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727722063820 ""} { "Info" "ISGN_ENTITY_NAME" "3 D_FF_with_Enable " "Found entity 3: D_FF_with_Enable" {  } { { "Button_debonce.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/Button_debonce.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727722063820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727722063820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/Timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727722063821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727722063821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Timer " "Found entity 1: Full_Timer" {  } { { "Full_Timer.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/Full_Timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727722063823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727722063823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_visualizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_visualizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Visualizer " "Found entity 1: BCD_Visualizer" {  } { { "BCD_Visualizer.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/BCD_Visualizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727722063824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727722063824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Idebounced toplevel_tic_tac_toe.sv(80) " "Verilog HDL Implicit Net warning at toplevel_tic_tac_toe.sv(80): created implicit net for \"Idebounced\"" {  } { { "toplevel_tic_tac_toe.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/toplevel_tic_tac_toe.sv" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727722063824 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Wdebounced toplevel_tic_tac_toe.sv(86) " "Verilog HDL Implicit Net warning at toplevel_tic_tac_toe.sv(86): created implicit net for \"Wdebounced\"" {  } { { "toplevel_tic_tac_toe.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/toplevel_tic_tac_toe.sv" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727722063825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel_tic_tac_toe " "Elaborating entity \"toplevel_tic_tac_toe\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727722063849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "toplevel_tic_tac_toe.sv" "vgapll" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/toplevel_tic_tac_toe.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727722063862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "toplevel_tic_tac_toe.sv" "vgaCont" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/toplevel_tic_tac_toe.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727722063864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startScreen startScreen:pantallaInicial " "Elaborating entity \"startScreen\" for hierarchy \"startScreen:pantallaInicial\"" {  } { { "toplevel_tic_tac_toe.sv" "pantallaInicial" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/toplevel_tic_tac_toe.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727722063866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startScreen.sv(20) " "Verilog HDL assignment warning at startScreen.sv(20): truncated value with size 32 to match size of target (11)" {  } { { "startScreen.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/startScreen.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727722063867 "|toplevel_tic_tac_toe|startScreen:startScreen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startScreen.sv(21) " "Verilog HDL assignment warning at startScreen.sv(21): truncated value with size 32 to match size of target (11)" {  } { { "startScreen.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/startScreen.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727722063867 "|toplevel_tic_tac_toe|startScreen:startScreen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startScreen.sv(22) " "Verilog HDL assignment warning at startScreen.sv(22): truncated value with size 32 to match size of target (11)" {  } { { "startScreen.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/startScreen.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727722063867 "|toplevel_tic_tac_toe|startScreen:startScreen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 startScreen.sv(23) " "Verilog HDL assignment warning at startScreen.sv(23): truncated value with size 32 to match size of target (11)" {  } { { "startScreen.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/startScreen.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727722063867 "|toplevel_tic_tac_toe|startScreen:startScreen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tic_tac_toe_fsm tic_tac_toe_fsm:mef " "Elaborating entity \"tic_tac_toe_fsm\" for hierarchy \"tic_tac_toe_fsm:mef\"" {  } { { "toplevel_tic_tac_toe.sv" "mef" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/toplevel_tic_tac_toe.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727722063868 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tic_tac_toe_fsm.sv(29) " "Verilog HDL Case Statement information at tic_tac_toe_fsm.sv(29): all case item expressions in this case statement are onehot" {  } { { "tic_tac_toe_fsm.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/tic_tac_toe_fsm.sv" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1727722063869 "|toplevel_tic_tac_toe|tic_tac_toe_fsm:mef"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tic_tac_toe_fsm.sv(108) " "Verilog HDL Case Statement information at tic_tac_toe_fsm.sv(108): all case item expressions in this case statement are onehot" {  } { { "tic_tac_toe_fsm.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/tic_tac_toe_fsm.sv" 108 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1727722063869 "|toplevel_tic_tac_toe|tic_tac_toe_fsm:mef"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Timer Full_Timer:timer_inst " "Elaborating entity \"Full_Timer\" for hierarchy \"Full_Timer:timer_inst\"" {  } { { "toplevel_tic_tac_toe.sv" "timer_inst" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/toplevel_tic_tac_toe.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727722063870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Full_Timer.sv(33) " "Verilog HDL assignment warning at Full_Timer.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "Full_Timer.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/Full_Timer.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727722063870 "|toplevel_tic_tac_toe|Full_Timer:timer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Full_Timer:timer_inst\|Timer:timer_blocks\[0\].timer_inst " "Elaborating entity \"Timer\" for hierarchy \"Full_Timer:timer_inst\|Timer:timer_blocks\[0\].timer_inst\"" {  } { { "Full_Timer.sv" "timer_blocks\[0\].timer_inst" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/Full_Timer.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727722063871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Timer.sv(17) " "Verilog HDL assignment warning at Timer.sv(17): truncated value with size 32 to match size of target (27)" {  } { { "Timer.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/Timer.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727722063872 "|toplevel_tic_tac_toe|Full_Timer:timer_inst|Timer:timer_blocks[0].timer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Visualizer BCD_Visualizer:segBCD_inst " "Elaborating entity \"BCD_Visualizer\" for hierarchy \"BCD_Visualizer:segBCD_inst\"" {  } { { "toplevel_tic_tac_toe.sv" "segBCD_inst" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/toplevel_tic_tac_toe.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727722063876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:vgagen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:vgagen\"" {  } { { "toplevel_tic_tac_toe.sv" "vgagen" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/toplevel_tic_tac_toe.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727722063877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button_debounce Button_debounce:debounce_I " "Elaborating entity \"Button_debounce\" for hierarchy \"Button_debounce:debounce_I\"" {  } { { "toplevel_tic_tac_toe.sv" "debounce_I" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/toplevel_tic_tac_toe.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727722063879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Slow_Clock_Enable Button_debounce:debounce_I\|Slow_Clock_Enable:slow_clk_gen " "Elaborating entity \"Slow_Clock_Enable\" for hierarchy \"Button_debounce:debounce_I\|Slow_Clock_Enable:slow_clk_gen\"" {  } { { "Button_debonce.sv" "slow_clk_gen" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/Button_debonce.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727722063880 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 Button_debonce.sv(33) " "Verilog HDL assignment warning at Button_debonce.sv(33): truncated value with size 32 to match size of target (27)" {  } { { "Button_debonce.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/Button_debonce.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727722063881 "|toplevel_tic_tac_toe|Button_debounce:comb_4|Slow_Clock_Enable:slow_clk_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_with_Enable Button_debounce:debounce_I\|D_FF_with_Enable:dff_0 " "Elaborating entity \"D_FF_with_Enable\" for hierarchy \"Button_debounce:debounce_I\|D_FF_with_Enable:dff_0\"" {  } { { "Button_debonce.sv" "dff_0" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/Button_debonce.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727722063881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixTableroControl matrixTableroControl:u_matrixControl " "Elaborating entity \"matrixTableroControl\" for hierarchy \"matrixTableroControl:u_matrixControl\"" {  } { { "toplevel_tic_tac_toe.sv" "u_matrixControl" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/toplevel_tic_tac_toe.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727722063883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrixTablero matrixTablero:u_matrixRegister " "Elaborating entity \"matrixTablero\" for hierarchy \"matrixTablero:u_matrixRegister\"" {  } { { "toplevel_tic_tac_toe.sv" "u_matrixRegister" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/toplevel_tic_tac_toe.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727722063884 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1727722064628 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:u_matrixControl\|temp_matrix\[0\] matrixTableroControl:u_matrixControl\|temp_matrix\[0\]~_emulated matrixTableroControl:u_matrixControl\|temp_matrix\[0\]~1 " "Register \"matrixTableroControl:u_matrixControl\|temp_matrix\[0\]\" is converted into an equivalent circuit using register \"matrixTableroControl:u_matrixControl\|temp_matrix\[0\]~_emulated\" and latch \"matrixTableroControl:u_matrixControl\|temp_matrix\[0\]~1\"" {  } { { "matrixTableroControl.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/matrixTableroControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727722064650 "|toplevel_tic_tac_toe|matrixTableroControl:u_matrixControl|temp_matrix[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:u_matrixControl\|temp_matrix\[1\] matrixTableroControl:u_matrixControl\|temp_matrix\[1\]~_emulated matrixTableroControl:u_matrixControl\|temp_matrix\[1\]~5 " "Register \"matrixTableroControl:u_matrixControl\|temp_matrix\[1\]\" is converted into an equivalent circuit using register \"matrixTableroControl:u_matrixControl\|temp_matrix\[1\]~_emulated\" and latch \"matrixTableroControl:u_matrixControl\|temp_matrix\[1\]~5\"" {  } { { "matrixTableroControl.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/matrixTableroControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727722064650 "|toplevel_tic_tac_toe|matrixTableroControl:u_matrixControl|temp_matrix[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:u_matrixControl\|temp_matrix\[2\] matrixTableroControl:u_matrixControl\|temp_matrix\[2\]~_emulated matrixTableroControl:u_matrixControl\|temp_matrix\[2\]~9 " "Register \"matrixTableroControl:u_matrixControl\|temp_matrix\[2\]\" is converted into an equivalent circuit using register \"matrixTableroControl:u_matrixControl\|temp_matrix\[2\]~_emulated\" and latch \"matrixTableroControl:u_matrixControl\|temp_matrix\[2\]~9\"" {  } { { "matrixTableroControl.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/matrixTableroControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727722064650 "|toplevel_tic_tac_toe|matrixTableroControl:u_matrixControl|temp_matrix[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:u_matrixControl\|temp_matrix\[3\] matrixTableroControl:u_matrixControl\|temp_matrix\[3\]~_emulated matrixTableroControl:u_matrixControl\|temp_matrix\[3\]~13 " "Register \"matrixTableroControl:u_matrixControl\|temp_matrix\[3\]\" is converted into an equivalent circuit using register \"matrixTableroControl:u_matrixControl\|temp_matrix\[3\]~_emulated\" and latch \"matrixTableroControl:u_matrixControl\|temp_matrix\[3\]~13\"" {  } { { "matrixTableroControl.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/matrixTableroControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727722064650 "|toplevel_tic_tac_toe|matrixTableroControl:u_matrixControl|temp_matrix[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:u_matrixControl\|temp_matrix\[4\] matrixTableroControl:u_matrixControl\|temp_matrix\[4\]~_emulated matrixTableroControl:u_matrixControl\|temp_matrix\[4\]~17 " "Register \"matrixTableroControl:u_matrixControl\|temp_matrix\[4\]\" is converted into an equivalent circuit using register \"matrixTableroControl:u_matrixControl\|temp_matrix\[4\]~_emulated\" and latch \"matrixTableroControl:u_matrixControl\|temp_matrix\[4\]~17\"" {  } { { "matrixTableroControl.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/matrixTableroControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727722064650 "|toplevel_tic_tac_toe|matrixTableroControl:u_matrixControl|temp_matrix[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:u_matrixControl\|temp_matrix\[5\] matrixTableroControl:u_matrixControl\|temp_matrix\[5\]~_emulated matrixTableroControl:u_matrixControl\|temp_matrix\[5\]~21 " "Register \"matrixTableroControl:u_matrixControl\|temp_matrix\[5\]\" is converted into an equivalent circuit using register \"matrixTableroControl:u_matrixControl\|temp_matrix\[5\]~_emulated\" and latch \"matrixTableroControl:u_matrixControl\|temp_matrix\[5\]~21\"" {  } { { "matrixTableroControl.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/matrixTableroControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727722064650 "|toplevel_tic_tac_toe|matrixTableroControl:u_matrixControl|temp_matrix[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:u_matrixControl\|temp_matrix\[6\] matrixTableroControl:u_matrixControl\|temp_matrix\[6\]~_emulated matrixTableroControl:u_matrixControl\|temp_matrix\[6\]~25 " "Register \"matrixTableroControl:u_matrixControl\|temp_matrix\[6\]\" is converted into an equivalent circuit using register \"matrixTableroControl:u_matrixControl\|temp_matrix\[6\]~_emulated\" and latch \"matrixTableroControl:u_matrixControl\|temp_matrix\[6\]~25\"" {  } { { "matrixTableroControl.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/matrixTableroControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727722064650 "|toplevel_tic_tac_toe|matrixTableroControl:u_matrixControl|temp_matrix[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:u_matrixControl\|temp_matrix\[7\] matrixTableroControl:u_matrixControl\|temp_matrix\[7\]~_emulated matrixTableroControl:u_matrixControl\|temp_matrix\[7\]~29 " "Register \"matrixTableroControl:u_matrixControl\|temp_matrix\[7\]\" is converted into an equivalent circuit using register \"matrixTableroControl:u_matrixControl\|temp_matrix\[7\]~_emulated\" and latch \"matrixTableroControl:u_matrixControl\|temp_matrix\[7\]~29\"" {  } { { "matrixTableroControl.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/matrixTableroControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727722064650 "|toplevel_tic_tac_toe|matrixTableroControl:u_matrixControl|temp_matrix[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "matrixTableroControl:u_matrixControl\|temp_matrix\[8\] matrixTableroControl:u_matrixControl\|temp_matrix\[8\]~_emulated matrixTableroControl:u_matrixControl\|temp_matrix\[8\]~33 " "Register \"matrixTableroControl:u_matrixControl\|temp_matrix\[8\]\" is converted into an equivalent circuit using register \"matrixTableroControl:u_matrixControl\|temp_matrix\[8\]~_emulated\" and latch \"matrixTableroControl:u_matrixControl\|temp_matrix\[8\]~33\"" {  } { { "matrixTableroControl.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/matrixTableroControl.sv" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1727722064650 "|toplevel_tic_tac_toe|matrixTableroControl:u_matrixControl|temp_matrix[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1727722064650 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "estado\[3\] GND " "Pin \"estado\[3\]\" is stuck at GND" {  } { { "toplevel_tic_tac_toe.sv" "" { Text "C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/Laboratorio_3/VGA/toplevel_tic_tac_toe.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727722065150 "|toplevel_tic_tac_toe|estado[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727722065150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727722065246 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727722065868 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727722066194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727722066194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1090 " "Implemented 1090 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727722066339 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727722066339 ""} { "Info" "ICUT_CUT_TM_LCELLS" "989 " "Implemented 989 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727722066339 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "37 " "Implemented 37 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1727722066339 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727722066339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727722066371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 12:47:46 2024 " "Processing ended: Mon Sep 30 12:47:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727722066371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727722066371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727722066371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727722066371 ""}
