<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p201" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_201{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_201{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_201{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_201{left:190px;bottom:998px;letter-spacing:-0.13px;}
#t5_201{left:527px;bottom:998px;letter-spacing:-0.13px;}
#t6_201{left:190px;bottom:973px;letter-spacing:-0.19px;}
#t7_201{left:434px;bottom:973px;letter-spacing:-0.14px;}
#t8_201{left:527px;bottom:973px;letter-spacing:-0.12px;}
#t9_201{left:527px;bottom:952px;letter-spacing:-0.11px;}
#ta_201{left:527px;bottom:935px;letter-spacing:-0.11px;}
#tb_201{left:527px;bottom:918px;letter-spacing:-0.11px;}
#tc_201{left:527px;bottom:901px;letter-spacing:-0.12px;}
#td_201{left:527px;bottom:880px;letter-spacing:-0.11px;}
#te_201{left:527px;bottom:863px;letter-spacing:-0.11px;}
#tf_201{left:527px;bottom:846px;letter-spacing:-0.12px;}
#tg_201{left:527px;bottom:825px;letter-spacing:-0.11px;}
#th_201{left:527px;bottom:808px;letter-spacing:-0.12px;}
#ti_201{left:527px;bottom:791px;letter-spacing:-0.11px;}
#tj_201{left:527px;bottom:774px;letter-spacing:-0.11px;}
#tk_201{left:527px;bottom:758px;letter-spacing:-0.11px;}
#tl_201{left:190px;bottom:733px;letter-spacing:-0.13px;}
#tm_201{left:527px;bottom:733px;letter-spacing:-0.13px;}
#tn_201{left:82px;bottom:709px;letter-spacing:-0.17px;}
#to_201{left:143px;bottom:709px;letter-spacing:-0.17px;}
#tp_201{left:190px;bottom:709px;letter-spacing:-0.16px;}
#tq_201{left:433px;bottom:709px;letter-spacing:-0.15px;}
#tr_201{left:526px;bottom:709px;letter-spacing:-0.12px;}
#ts_201{left:190px;bottom:684px;letter-spacing:-0.14px;}
#tt_201{left:527px;bottom:684px;letter-spacing:-0.12px;}
#tu_201{left:190px;bottom:660px;letter-spacing:-0.15px;}
#tv_201{left:526px;bottom:660px;letter-spacing:-0.11px;}
#tw_201{left:527px;bottom:639px;letter-spacing:-0.12px;word-spacing:-0.3px;}
#tx_201{left:527px;bottom:622px;letter-spacing:-0.11px;}
#ty_201{left:190px;bottom:597px;letter-spacing:-0.13px;}
#tz_201{left:527px;bottom:597px;letter-spacing:-0.13px;}
#t10_201{left:82px;bottom:573px;letter-spacing:-0.14px;}
#t11_201{left:143px;bottom:573px;letter-spacing:-0.18px;}
#t12_201{left:190px;bottom:573px;letter-spacing:-0.15px;}
#t13_201{left:527px;bottom:573px;letter-spacing:-0.12px;}
#t14_201{left:190px;bottom:548px;}
#t15_201{left:434px;bottom:548px;letter-spacing:-0.15px;}
#t16_201{left:527px;bottom:548px;letter-spacing:-0.12px;}
#t17_201{left:527px;bottom:527px;letter-spacing:-0.11px;}
#t18_201{left:527px;bottom:510px;letter-spacing:-0.11px;}
#t19_201{left:527px;bottom:493px;letter-spacing:-0.1px;}
#t1a_201{left:190px;bottom:469px;}
#t1b_201{left:434px;bottom:469px;letter-spacing:-0.15px;}
#t1c_201{left:527px;bottom:469px;letter-spacing:-0.11px;}
#t1d_201{left:527px;bottom:448px;letter-spacing:-0.11px;}
#t1e_201{left:527px;bottom:431px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1f_201{left:527px;bottom:414px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_201{left:190px;bottom:389px;}
#t1h_201{left:434px;bottom:389px;letter-spacing:-0.15px;}
#t1i_201{left:527px;bottom:389px;letter-spacing:-0.12px;}
#t1j_201{left:527px;bottom:368px;letter-spacing:-0.11px;}
#t1k_201{left:527px;bottom:351px;letter-spacing:-0.11px;}
#t1l_201{left:190px;bottom:327px;}
#t1m_201{left:434px;bottom:327px;letter-spacing:-0.15px;}
#t1n_201{left:527px;bottom:327px;letter-spacing:-0.11px;}
#t1o_201{left:527px;bottom:305px;letter-spacing:-0.11px;}
#t1p_201{left:527px;bottom:289px;letter-spacing:-0.11px;}
#t1q_201{left:527px;bottom:272px;letter-spacing:-0.11px;}
#t1r_201{left:527px;bottom:255px;letter-spacing:-0.11px;}
#t1s_201{left:190px;bottom:231px;letter-spacing:-0.14px;}
#t1t_201{left:527px;bottom:231px;letter-spacing:-0.12px;}
#t1u_201{left:82px;bottom:206px;letter-spacing:-0.14px;}
#t1v_201{left:143px;bottom:206px;letter-spacing:-0.17px;}
#t1w_201{left:190px;bottom:206px;letter-spacing:-0.15px;}
#t1x_201{left:434px;bottom:206px;letter-spacing:-0.14px;}
#t1y_201{left:527px;bottom:206px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1z_201{left:82px;bottom:182px;letter-spacing:-0.14px;}
#t20_201{left:143px;bottom:182px;letter-spacing:-0.17px;}
#t21_201{left:190px;bottom:182px;letter-spacing:-0.15px;}
#t22_201{left:434px;bottom:182px;letter-spacing:-0.14px;}
#t23_201{left:527px;bottom:182px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t24_201{left:82px;bottom:157px;letter-spacing:-0.15px;}
#t25_201{left:143px;bottom:157px;letter-spacing:-0.17px;}
#t26_201{left:190px;bottom:157px;letter-spacing:-0.16px;}
#t27_201{left:527px;bottom:157px;letter-spacing:-0.12px;}
#t28_201{left:527px;bottom:136px;letter-spacing:-0.11px;}
#t29_201{left:527px;bottom:119px;letter-spacing:-0.1px;}
#t2a_201{left:120px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t2b_201{left:206px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2c_201{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2d_201{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2e_201{left:225px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2f_201{left:455px;bottom:1046px;letter-spacing:-0.14px;}
#t2g_201{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2h_201{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2i_201{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_201{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_201{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_201{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_201{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_201{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts201" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg201Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg201" style="-webkit-user-select: none;"><object width="935" height="1210" data="201/201.svg" type="image/svg+xml" id="pdf201" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_201" class="t s1_201">Vol. 4 </span><span id="t2_201" class="t s1_201">2-185 </span>
<span id="t3_201" class="t s2_201">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_201" class="t s3_201">37:35 </span><span id="t5_201" class="t s3_201">Reserved </span>
<span id="t6_201" class="t s3_201">38 </span><span id="t7_201" class="t s3_201">Package </span><span id="t8_201" class="t s3_201">Turbo Mode Disable (R/W) </span>
<span id="t9_201" class="t s3_201">When set to 1 on processors that support Intel Turbo </span>
<span id="ta_201" class="t s3_201">Boost Technology, the turbo mode feature is disabled </span>
<span id="tb_201" class="t s3_201">and the IDA_Enable feature flag will be clear </span>
<span id="tc_201" class="t s3_201">(CPUID.06H: EAX[1]=0). </span>
<span id="td_201" class="t s3_201">When set to a 0 on processors that support IDA, </span>
<span id="te_201" class="t s3_201">CPUID.06H: EAX[1] reports the processorâ€™s support of </span>
<span id="tf_201" class="t s3_201">turbo mode is enabled. </span>
<span id="tg_201" class="t s3_201">Note: The power-on default value is used by BIOS to </span>
<span id="th_201" class="t s3_201">detect hardware support of turbo mode. If the power- </span>
<span id="ti_201" class="t s3_201">on default value is 1, turbo mode is available in the </span>
<span id="tj_201" class="t s3_201">processor. If the power-on default value is 0, turbo </span>
<span id="tk_201" class="t s3_201">mode is not available. </span>
<span id="tl_201" class="t s3_201">63:39 </span><span id="tm_201" class="t s3_201">Reserved </span>
<span id="tn_201" class="t s3_201">1A2H </span><span id="to_201" class="t s3_201">418 </span><span id="tp_201" class="t s3_201">MSR_TEMPERATURE_TARGET </span><span id="tq_201" class="t s3_201">Unique </span><span id="tr_201" class="t s3_201">Temperature Target </span>
<span id="ts_201" class="t s3_201">15:0 </span><span id="tt_201" class="t s3_201">Reserved </span>
<span id="tu_201" class="t s3_201">23:16 </span><span id="tv_201" class="t s3_201">Temperature Target (R) </span>
<span id="tw_201" class="t s3_201">The minimum temperature at which PROCHOT# will be </span>
<span id="tx_201" class="t s3_201">asserted. The value is degrees C. </span>
<span id="ty_201" class="t s3_201">63:24 </span><span id="tz_201" class="t s3_201">Reserved </span>
<span id="t10_201" class="t s3_201">1A4H </span><span id="t11_201" class="t s3_201">420 </span><span id="t12_201" class="t s3_201">MSR_MISC_FEATURE_CONTROL </span><span id="t13_201" class="t s3_201">Miscellaneous Feature Control (R/W) </span>
<span id="t14_201" class="t s3_201">0 </span><span id="t15_201" class="t s3_201">Core </span><span id="t16_201" class="t s3_201">L2 Hardware Prefetcher Disable (R/W) </span>
<span id="t17_201" class="t s3_201">If 1, disables the L2 hardware prefetcher, which </span>
<span id="t18_201" class="t s3_201">fetches additional lines of code or data into the L2 </span>
<span id="t19_201" class="t s3_201">cache. </span>
<span id="t1a_201" class="t s3_201">1 </span><span id="t1b_201" class="t s3_201">Core </span><span id="t1c_201" class="t s3_201">L2 Adjacent Cache Line Prefetcher Disable (R/W) </span>
<span id="t1d_201" class="t s3_201">If 1, disables the adjacent cache line prefetcher, which </span>
<span id="t1e_201" class="t s3_201">fetches the cache line that comprises a cache line pair </span>
<span id="t1f_201" class="t s3_201">(128 bytes). </span>
<span id="t1g_201" class="t s3_201">2 </span><span id="t1h_201" class="t s3_201">Core </span><span id="t1i_201" class="t s3_201">DCU Hardware Prefetcher Disable (R/W) </span>
<span id="t1j_201" class="t s3_201">If 1, disables the L1 data cache prefetcher, which </span>
<span id="t1k_201" class="t s3_201">fetches the next cache line into L1 data cache. </span>
<span id="t1l_201" class="t s3_201">3 </span><span id="t1m_201" class="t s3_201">Core </span><span id="t1n_201" class="t s3_201">DCU IP Prefetcher Disable (R/W) </span>
<span id="t1o_201" class="t s3_201">If 1, disables the L1 data cache IP prefetcher, which </span>
<span id="t1p_201" class="t s3_201">uses sequential load history (based on instruction </span>
<span id="t1q_201" class="t s3_201">pointer of previous loads) to determine whether to </span>
<span id="t1r_201" class="t s3_201">prefetch additional lines. </span>
<span id="t1s_201" class="t s3_201">63:4 </span><span id="t1t_201" class="t s3_201">Reserved </span>
<span id="t1u_201" class="t s3_201">1A6H </span><span id="t1v_201" class="t s3_201">422 </span><span id="t1w_201" class="t s3_201">MSR_OFFCORE_RSP_0 </span><span id="t1x_201" class="t s3_201">Thread </span><span id="t1y_201" class="t s3_201">Offcore Response Event Select Register (R/W) </span>
<span id="t1z_201" class="t s3_201">1A7H </span><span id="t20_201" class="t s3_201">422 </span><span id="t21_201" class="t s3_201">MSR_OFFCORE_RSP_1 </span><span id="t22_201" class="t s3_201">Thread </span><span id="t23_201" class="t s3_201">Offcore Response Event Select Register (R/W) </span>
<span id="t24_201" class="t s3_201">1AAH </span><span id="t25_201" class="t s3_201">426 </span><span id="t26_201" class="t s3_201">MSR_MISC_PWR_MGMT </span><span id="t27_201" class="t s3_201">Miscellaneous Power Management Control </span>
<span id="t28_201" class="t s3_201">Various model specific features enumeration. See </span>
<span id="t29_201" class="t s3_201">http://biosbits.org. </span>
<span id="t2a_201" class="t s4_201">Table 2-20. </span><span id="t2b_201" class="t s4_201">MSRs Supported by IntelÂ® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t2c_201" class="t s5_201">Register </span>
<span id="t2d_201" class="t s5_201">Address </span><span id="t2e_201" class="t s5_201">Register Name / Bit Fields </span><span id="t2f_201" class="t s5_201">Scope </span><span id="t2g_201" class="t s5_201">Bit Description </span>
<span id="t2h_201" class="t s5_201">Hex </span><span id="t2i_201" class="t s5_201">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
