
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chrt_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401738 <.init>:
  401738:	stp	x29, x30, [sp, #-16]!
  40173c:	mov	x29, sp
  401740:	bl	401c40 <ferror@plt+0x60>
  401744:	ldp	x29, x30, [sp], #16
  401748:	ret

Disassembly of section .plt:

0000000000401750 <memcpy@plt-0x20>:
  401750:	stp	x16, x30, [sp, #-16]!
  401754:	adrp	x16, 416000 <ferror@plt+0x14420>
  401758:	ldr	x17, [x16, #4088]
  40175c:	add	x16, x16, #0xff8
  401760:	br	x17
  401764:	nop
  401768:	nop
  40176c:	nop

0000000000401770 <memcpy@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15420>
  401774:	ldr	x17, [x16]
  401778:	add	x16, x16, #0x0
  40177c:	br	x17

0000000000401780 <_exit@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15420>
  401784:	ldr	x17, [x16, #8]
  401788:	add	x16, x16, #0x8
  40178c:	br	x17

0000000000401790 <strtoul@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15420>
  401794:	ldr	x17, [x16, #16]
  401798:	add	x16, x16, #0x10
  40179c:	br	x17

00000000004017a0 <strlen@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017a4:	ldr	x17, [x16, #24]
  4017a8:	add	x16, x16, #0x18
  4017ac:	br	x17

00000000004017b0 <fputs@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017b4:	ldr	x17, [x16, #32]
  4017b8:	add	x16, x16, #0x20
  4017bc:	br	x17

00000000004017c0 <exit@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017c4:	ldr	x17, [x16, #40]
  4017c8:	add	x16, x16, #0x28
  4017cc:	br	x17

00000000004017d0 <dup@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017d4:	ldr	x17, [x16, #48]
  4017d8:	add	x16, x16, #0x30
  4017dc:	br	x17

00000000004017e0 <strtod@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017e4:	ldr	x17, [x16, #56]
  4017e8:	add	x16, x16, #0x38
  4017ec:	br	x17

00000000004017f0 <sprintf@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4017f4:	ldr	x17, [x16, #64]
  4017f8:	add	x16, x16, #0x40
  4017fc:	br	x17

0000000000401800 <putc@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15420>
  401804:	ldr	x17, [x16, #72]
  401808:	add	x16, x16, #0x48
  40180c:	br	x17

0000000000401810 <opendir@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15420>
  401814:	ldr	x17, [x16, #80]
  401818:	add	x16, x16, #0x50
  40181c:	br	x17

0000000000401820 <__cxa_atexit@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15420>
  401824:	ldr	x17, [x16, #88]
  401828:	add	x16, x16, #0x58
  40182c:	br	x17

0000000000401830 <fputc@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15420>
  401834:	ldr	x17, [x16, #96]
  401838:	add	x16, x16, #0x60
  40183c:	br	x17

0000000000401840 <snprintf@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15420>
  401844:	ldr	x17, [x16, #104]
  401848:	add	x16, x16, #0x68
  40184c:	br	x17

0000000000401850 <localeconv@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15420>
  401854:	ldr	x17, [x16, #112]
  401858:	add	x16, x16, #0x70
  40185c:	br	x17

0000000000401860 <fileno@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15420>
  401864:	ldr	x17, [x16, #120]
  401868:	add	x16, x16, #0x78
  40186c:	br	x17

0000000000401870 <fclose@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15420>
  401874:	ldr	x17, [x16, #128]
  401878:	add	x16, x16, #0x80
  40187c:	br	x17

0000000000401880 <getpid@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15420>
  401884:	ldr	x17, [x16, #136]
  401888:	add	x16, x16, #0x88
  40188c:	br	x17

0000000000401890 <malloc@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15420>
  401894:	ldr	x17, [x16, #144]
  401898:	add	x16, x16, #0x90
  40189c:	br	x17

00000000004018a0 <open@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018a4:	ldr	x17, [x16, #152]
  4018a8:	add	x16, x16, #0x98
  4018ac:	br	x17

00000000004018b0 <__strtol_internal@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018b4:	ldr	x17, [x16, #160]
  4018b8:	add	x16, x16, #0xa0
  4018bc:	br	x17

00000000004018c0 <strncmp@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018c4:	ldr	x17, [x16, #168]
  4018c8:	add	x16, x16, #0xa8
  4018cc:	br	x17

00000000004018d0 <bindtextdomain@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018d4:	ldr	x17, [x16, #176]
  4018d8:	add	x16, x16, #0xb0
  4018dc:	br	x17

00000000004018e0 <__libc_start_main@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018e4:	ldr	x17, [x16, #184]
  4018e8:	add	x16, x16, #0xb8
  4018ec:	br	x17

00000000004018f0 <fgetc@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4018f4:	ldr	x17, [x16, #192]
  4018f8:	add	x16, x16, #0xc0
  4018fc:	br	x17

0000000000401900 <memset@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15420>
  401904:	ldr	x17, [x16, #200]
  401908:	add	x16, x16, #0xc8
  40190c:	br	x17

0000000000401910 <fdopen@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15420>
  401914:	ldr	x17, [x16, #208]
  401918:	add	x16, x16, #0xd0
  40191c:	br	x17

0000000000401920 <__strtoul_internal@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15420>
  401924:	ldr	x17, [x16, #216]
  401928:	add	x16, x16, #0xd8
  40192c:	br	x17

0000000000401930 <calloc@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15420>
  401934:	ldr	x17, [x16, #224]
  401938:	add	x16, x16, #0xe0
  40193c:	br	x17

0000000000401940 <readdir@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15420>
  401944:	ldr	x17, [x16, #232]
  401948:	add	x16, x16, #0xe8
  40194c:	br	x17

0000000000401950 <strdup@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15420>
  401954:	ldr	x17, [x16, #240]
  401958:	add	x16, x16, #0xf0
  40195c:	br	x17

0000000000401960 <closedir@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15420>
  401964:	ldr	x17, [x16, #248]
  401968:	add	x16, x16, #0xf8
  40196c:	br	x17

0000000000401970 <sched_get_priority_max@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15420>
  401974:	ldr	x17, [x16, #256]
  401978:	add	x16, x16, #0x100
  40197c:	br	x17

0000000000401980 <close@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15420>
  401984:	ldr	x17, [x16, #264]
  401988:	add	x16, x16, #0x108
  40198c:	br	x17

0000000000401990 <__gmon_start__@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15420>
  401994:	ldr	x17, [x16, #272]
  401998:	add	x16, x16, #0x110
  40199c:	br	x17

00000000004019a0 <abort@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019a4:	ldr	x17, [x16, #280]
  4019a8:	add	x16, x16, #0x118
  4019ac:	br	x17

00000000004019b0 <textdomain@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019b4:	ldr	x17, [x16, #288]
  4019b8:	add	x16, x16, #0x120
  4019bc:	br	x17

00000000004019c0 <getopt_long@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019c4:	ldr	x17, [x16, #296]
  4019c8:	add	x16, x16, #0x128
  4019cc:	br	x17

00000000004019d0 <execvp@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019d4:	ldr	x17, [x16, #304]
  4019d8:	add	x16, x16, #0x130
  4019dc:	br	x17

00000000004019e0 <getpriority@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019e4:	ldr	x17, [x16, #312]
  4019e8:	add	x16, x16, #0x138
  4019ec:	br	x17

00000000004019f0 <strcmp@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15420>
  4019f4:	ldr	x17, [x16, #320]
  4019f8:	add	x16, x16, #0x140
  4019fc:	br	x17

0000000000401a00 <warn@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a04:	ldr	x17, [x16, #328]
  401a08:	add	x16, x16, #0x148
  401a0c:	br	x17

0000000000401a10 <__ctype_b_loc@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a14:	ldr	x17, [x16, #336]
  401a18:	add	x16, x16, #0x150
  401a1c:	br	x17

0000000000401a20 <strtol@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a24:	ldr	x17, [x16, #344]
  401a28:	add	x16, x16, #0x158
  401a2c:	br	x17

0000000000401a30 <free@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a34:	ldr	x17, [x16, #352]
  401a38:	add	x16, x16, #0x160
  401a3c:	br	x17

0000000000401a40 <sched_get_priority_min@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a44:	ldr	x17, [x16, #360]
  401a48:	add	x16, x16, #0x168
  401a4c:	br	x17

0000000000401a50 <sched_getscheduler@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a54:	ldr	x17, [x16, #368]
  401a58:	add	x16, x16, #0x170
  401a5c:	br	x17

0000000000401a60 <nanosleep@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a64:	ldr	x17, [x16, #376]
  401a68:	add	x16, x16, #0x178
  401a6c:	br	x17

0000000000401a70 <vasprintf@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a74:	ldr	x17, [x16, #384]
  401a78:	add	x16, x16, #0x180
  401a7c:	br	x17

0000000000401a80 <strndup@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a84:	ldr	x17, [x16, #392]
  401a88:	add	x16, x16, #0x188
  401a8c:	br	x17

0000000000401a90 <strspn@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15420>
  401a94:	ldr	x17, [x16, #400]
  401a98:	add	x16, x16, #0x190
  401a9c:	br	x17

0000000000401aa0 <strchr@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401aa4:	ldr	x17, [x16, #408]
  401aa8:	add	x16, x16, #0x198
  401aac:	br	x17

0000000000401ab0 <sched_getparam@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ab4:	ldr	x17, [x16, #416]
  401ab8:	add	x16, x16, #0x1a0
  401abc:	br	x17

0000000000401ac0 <fflush@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ac4:	ldr	x17, [x16, #424]
  401ac8:	add	x16, x16, #0x1a8
  401acc:	br	x17

0000000000401ad0 <dirfd@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ad4:	ldr	x17, [x16, #432]
  401ad8:	add	x16, x16, #0x1b0
  401adc:	br	x17

0000000000401ae0 <warnx@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ae4:	ldr	x17, [x16, #440]
  401ae8:	add	x16, x16, #0x1b8
  401aec:	br	x17

0000000000401af0 <read@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401af4:	ldr	x17, [x16, #448]
  401af8:	add	x16, x16, #0x1c0
  401afc:	br	x17

0000000000401b00 <memchr@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b04:	ldr	x17, [x16, #456]
  401b08:	add	x16, x16, #0x1c8
  401b0c:	br	x17

0000000000401b10 <dcgettext@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b14:	ldr	x17, [x16, #464]
  401b18:	add	x16, x16, #0x1d0
  401b1c:	br	x17

0000000000401b20 <__isoc99_sscanf@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b24:	ldr	x17, [x16, #472]
  401b28:	add	x16, x16, #0x1d8
  401b2c:	br	x17

0000000000401b30 <errx@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b34:	ldr	x17, [x16, #480]
  401b38:	add	x16, x16, #0x1e0
  401b3c:	br	x17

0000000000401b40 <strcspn@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b44:	ldr	x17, [x16, #488]
  401b48:	add	x16, x16, #0x1e8
  401b4c:	br	x17

0000000000401b50 <openat@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b54:	ldr	x17, [x16, #496]
  401b58:	add	x16, x16, #0x1f0
  401b5c:	br	x17

0000000000401b60 <printf@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b64:	ldr	x17, [x16, #504]
  401b68:	add	x16, x16, #0x1f8
  401b6c:	br	x17

0000000000401b70 <__errno_location@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b74:	ldr	x17, [x16, #512]
  401b78:	add	x16, x16, #0x200
  401b7c:	br	x17

0000000000401b80 <syscall@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b84:	ldr	x17, [x16, #520]
  401b88:	add	x16, x16, #0x208
  401b8c:	br	x17

0000000000401b90 <fprintf@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15420>
  401b94:	ldr	x17, [x16, #528]
  401b98:	add	x16, x16, #0x210
  401b9c:	br	x17

0000000000401ba0 <fgets@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401ba4:	ldr	x17, [x16, #536]
  401ba8:	add	x16, x16, #0x218
  401bac:	br	x17

0000000000401bb0 <err@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401bb4:	ldr	x17, [x16, #544]
  401bb8:	add	x16, x16, #0x220
  401bbc:	br	x17

0000000000401bc0 <setlocale@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401bc4:	ldr	x17, [x16, #552]
  401bc8:	add	x16, x16, #0x228
  401bcc:	br	x17

0000000000401bd0 <__fxstatat@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401bd4:	ldr	x17, [x16, #560]
  401bd8:	add	x16, x16, #0x230
  401bdc:	br	x17

0000000000401be0 <ferror@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15420>
  401be4:	ldr	x17, [x16, #568]
  401be8:	add	x16, x16, #0x238
  401bec:	br	x17

Disassembly of section .text:

0000000000401bf0 <.text>:
  401bf0:	mov	x29, #0x0                   	// #0
  401bf4:	mov	x30, #0x0                   	// #0
  401bf8:	mov	x5, x0
  401bfc:	ldr	x1, [sp]
  401c00:	add	x2, sp, #0x8
  401c04:	mov	x6, sp
  401c08:	movz	x0, #0x0, lsl #48
  401c0c:	movk	x0, #0x0, lsl #32
  401c10:	movk	x0, #0x40, lsl #16
  401c14:	movk	x0, #0x1cfc
  401c18:	movz	x3, #0x0, lsl #48
  401c1c:	movk	x3, #0x0, lsl #32
  401c20:	movk	x3, #0x40, lsl #16
  401c24:	movk	x3, #0x4f78
  401c28:	movz	x4, #0x0, lsl #48
  401c2c:	movk	x4, #0x0, lsl #32
  401c30:	movk	x4, #0x40, lsl #16
  401c34:	movk	x4, #0x4ff8
  401c38:	bl	4018e0 <__libc_start_main@plt>
  401c3c:	bl	4019a0 <abort@plt>
  401c40:	adrp	x0, 416000 <ferror@plt+0x14420>
  401c44:	ldr	x0, [x0, #4064]
  401c48:	cbz	x0, 401c50 <ferror@plt+0x70>
  401c4c:	b	401990 <__gmon_start__@plt>
  401c50:	ret
  401c54:	nop
  401c58:	adrp	x0, 417000 <ferror@plt+0x15420>
  401c5c:	add	x0, x0, #0x258
  401c60:	adrp	x1, 417000 <ferror@plt+0x15420>
  401c64:	add	x1, x1, #0x258
  401c68:	cmp	x1, x0
  401c6c:	b.eq	401c84 <ferror@plt+0xa4>  // b.none
  401c70:	adrp	x1, 405000 <ferror@plt+0x3420>
  401c74:	ldr	x1, [x1, #40]
  401c78:	cbz	x1, 401c84 <ferror@plt+0xa4>
  401c7c:	mov	x16, x1
  401c80:	br	x16
  401c84:	ret
  401c88:	adrp	x0, 417000 <ferror@plt+0x15420>
  401c8c:	add	x0, x0, #0x258
  401c90:	adrp	x1, 417000 <ferror@plt+0x15420>
  401c94:	add	x1, x1, #0x258
  401c98:	sub	x1, x1, x0
  401c9c:	lsr	x2, x1, #63
  401ca0:	add	x1, x2, x1, asr #3
  401ca4:	cmp	xzr, x1, asr #1
  401ca8:	asr	x1, x1, #1
  401cac:	b.eq	401cc4 <ferror@plt+0xe4>  // b.none
  401cb0:	adrp	x2, 405000 <ferror@plt+0x3420>
  401cb4:	ldr	x2, [x2, #48]
  401cb8:	cbz	x2, 401cc4 <ferror@plt+0xe4>
  401cbc:	mov	x16, x2
  401cc0:	br	x16
  401cc4:	ret
  401cc8:	stp	x29, x30, [sp, #-32]!
  401ccc:	mov	x29, sp
  401cd0:	str	x19, [sp, #16]
  401cd4:	adrp	x19, 417000 <ferror@plt+0x15420>
  401cd8:	ldrb	w0, [x19, #640]
  401cdc:	cbnz	w0, 401cec <ferror@plt+0x10c>
  401ce0:	bl	401c58 <ferror@plt+0x78>
  401ce4:	mov	w0, #0x1                   	// #1
  401ce8:	strb	w0, [x19, #640]
  401cec:	ldr	x19, [sp, #16]
  401cf0:	ldp	x29, x30, [sp], #32
  401cf4:	ret
  401cf8:	b	401c88 <ferror@plt+0xa8>
  401cfc:	sub	sp, sp, #0xc0
  401d00:	adrp	x8, 405000 <ferror@plt+0x3420>
  401d04:	ldr	d0, [x8, #56]
  401d08:	stp	x20, x19, [sp, #176]
  401d0c:	mov	x19, x1
  401d10:	adrp	x1, 405000 <ferror@plt+0x3420>
  401d14:	stp	x22, x21, [sp, #160]
  401d18:	mov	w21, w0
  401d1c:	movi	v1.2d, #0x0
  401d20:	add	x1, x1, #0x87e
  401d24:	mov	w0, #0x6                   	// #6
  401d28:	stp	x29, x30, [sp, #96]
  401d2c:	stp	x28, x27, [sp, #112]
  401d30:	stp	x26, x25, [sp, #128]
  401d34:	stp	x24, x23, [sp, #144]
  401d38:	add	x29, sp, #0x60
  401d3c:	str	xzr, [sp, #80]
  401d40:	stp	q1, q1, [sp, #48]
  401d44:	str	d0, [sp, #40]
  401d48:	bl	401bc0 <setlocale@plt>
  401d4c:	adrp	x20, 405000 <ferror@plt+0x3420>
  401d50:	add	x20, x20, #0x3f3
  401d54:	adrp	x1, 405000 <ferror@plt+0x3420>
  401d58:	add	x1, x1, #0x3fe
  401d5c:	mov	x0, x20
  401d60:	bl	4018d0 <bindtextdomain@plt>
  401d64:	mov	x0, x20
  401d68:	bl	4019b0 <textdomain@plt>
  401d6c:	adrp	x0, 402000 <ferror@plt+0x420>
  401d70:	add	x0, x0, #0x868
  401d74:	bl	405000 <ferror@plt+0x3420>
  401d78:	ldrb	w8, [sp, #80]
  401d7c:	ldp	x24, x25, [sp, #64]
  401d80:	ldr	x23, [sp, #56]
  401d84:	sub	w10, w21, #0x1
  401d88:	str	w8, [sp, #36]
  401d8c:	mov	w8, #0xffffffff            	// #-1
  401d90:	str	w8, [sp, #32]
  401d94:	ldp	w20, w8, [sp, #40]
  401d98:	adrp	x26, 405000 <ferror@plt+0x3420>
  401d9c:	mov	w22, wzr
  401da0:	mov	w9, #0x2                   	// #2
  401da4:	add	x26, x26, #0x150
  401da8:	sxtw	x10, w10
  401dac:	stp	xzr, xzr, [sp, #8]
  401db0:	str	xzr, [sp, #24]
  401db4:	str	x10, [sp]
  401db8:	adrp	x2, 405000 <ferror@plt+0x3420>
  401dbc:	mov	w0, w21
  401dc0:	mov	x1, x19
  401dc4:	add	x2, x2, #0x410
  401dc8:	mov	x3, x26
  401dcc:	mov	x4, xzr
  401dd0:	mov	w28, w9
  401dd4:	mov	w27, w8
  401dd8:	bl	4019c0 <getopt_long@plt>
  401ddc:	add	w9, w0, #0x1
  401de0:	cmp	w9, #0x77
  401de4:	b.hi	40234c <ferror@plt+0x76c>  // b.pmore
  401de8:	adrp	x12, 405000 <ferror@plt+0x3420>
  401dec:	add	x12, x12, #0x40
  401df0:	adr	x10, 401db8 <ferror@plt+0x1d8>
  401df4:	ldrh	w11, [x12, x9, lsl #1]
  401df8:	add	x10, x10, x11, lsl #2
  401dfc:	mov	w8, #0x3                   	// #3
  401e00:	mov	w9, #0x3                   	// #3
  401e04:	br	x10
  401e08:	adrp	x8, 417000 <ferror@plt+0x15420>
  401e0c:	ldr	x24, [x8, #608]
  401e10:	adrp	x1, 405000 <ferror@plt+0x3420>
  401e14:	mov	w2, #0x5                   	// #5
  401e18:	mov	x0, xzr
  401e1c:	add	x1, x1, #0x46b
  401e20:	bl	401b10 <dcgettext@plt>
  401e24:	mov	x1, x0
  401e28:	mov	x0, x24
  401e2c:	bl	4036b4 <ferror@plt+0x1ad4>
  401e30:	mov	x24, x0
  401e34:	mov	w8, w27
  401e38:	str	x0, [sp, #8]
  401e3c:	mov	w9, w28
  401e40:	b	401db8 <ferror@plt+0x1d8>
  401e44:	mov	w8, #0x2                   	// #2
  401e48:	mov	w9, #0x2                   	// #2
  401e4c:	b	401db8 <ferror@plt+0x1d8>
  401e50:	mov	w8, #0x1                   	// #1
  401e54:	mov	w9, #0x1                   	// #1
  401e58:	b	401db8 <ferror@plt+0x1d8>
  401e5c:	mov	w8, #0x5                   	// #5
  401e60:	mov	w9, #0x5                   	// #5
  401e64:	b	401db8 <ferror@plt+0x1d8>
  401e68:	mov	w8, wzr
  401e6c:	mov	w9, wzr
  401e70:	b	401db8 <ferror@plt+0x1d8>
  401e74:	mov	w8, #0x6                   	// #6
  401e78:	mov	w9, #0x6                   	// #6
  401e7c:	b	401db8 <ferror@plt+0x1d8>
  401e80:	orr	w22, w22, #0x8
  401e84:	b	401f0c <ferror@plt+0x32c>
  401e88:	adrp	x8, 417000 <ferror@plt+0x15420>
  401e8c:	ldr	x25, [x8, #608]
  401e90:	adrp	x1, 405000 <ferror@plt+0x3420>
  401e94:	mov	w2, #0x5                   	// #5
  401e98:	mov	x0, xzr
  401e9c:	add	x1, x1, #0x453
  401ea0:	bl	401b10 <dcgettext@plt>
  401ea4:	mov	x1, x0
  401ea8:	mov	x0, x25
  401eac:	bl	4036b4 <ferror@plt+0x1ad4>
  401eb0:	mov	x25, x0
  401eb4:	mov	w8, w27
  401eb8:	str	x0, [sp, #16]
  401ebc:	mov	w9, w28
  401ec0:	b	401db8 <ferror@plt+0x1d8>
  401ec4:	adrp	x8, 417000 <ferror@plt+0x15420>
  401ec8:	ldr	x23, [x8, #608]
  401ecc:	adrp	x1, 405000 <ferror@plt+0x3420>
  401ed0:	mov	w2, #0x5                   	// #5
  401ed4:	mov	x0, xzr
  401ed8:	add	x1, x1, #0x43a
  401edc:	bl	401b10 <dcgettext@plt>
  401ee0:	mov	x1, x0
  401ee4:	mov	x0, x23
  401ee8:	bl	4036b4 <ferror@plt+0x1ad4>
  401eec:	mov	x23, x0
  401ef0:	mov	w8, w27
  401ef4:	str	x0, [sp, #24]
  401ef8:	mov	w9, w28
  401efc:	b	401db8 <ferror@plt+0x1d8>
  401f00:	orr	w22, w22, #0x2
  401f04:	b	401f0c <ferror@plt+0x32c>
  401f08:	orr	w22, w22, #0x1
  401f0c:	mov	w8, w27
  401f10:	mov	w9, w28
  401f14:	str	w22, [sp, #36]
  401f18:	b	401db8 <ferror@plt+0x1d8>
  401f1c:	bl	401b70 <__errno_location@plt>
  401f20:	ldr	x8, [sp]
  401f24:	str	wzr, [x0]
  401f28:	adrp	x1, 405000 <ferror@plt+0x3420>
  401f2c:	mov	w2, #0x5                   	// #5
  401f30:	ldr	x20, [x19, x8, lsl #3]
  401f34:	mov	x0, xzr
  401f38:	add	x1, x1, #0x425
  401f3c:	bl	401b10 <dcgettext@plt>
  401f40:	mov	x1, x0
  401f44:	mov	x0, x20
  401f48:	bl	403438 <ferror@plt+0x1858>
  401f4c:	mov	w20, w0
  401f50:	mov	w8, w27
  401f54:	mov	w9, w28
  401f58:	str	w0, [sp, #32]
  401f5c:	b	401db8 <ferror@plt+0x1d8>
  401f60:	str	x23, [sp, #56]
  401f64:	adrp	x23, 417000 <ferror@plt+0x15420>
  401f68:	ldr	w8, [x23, #616]
  401f6c:	ldr	w9, [sp, #36]
  401f70:	stp	w20, w27, [sp, #40]
  401f74:	ldr	w20, [sp, #32]
  401f78:	stp	x24, x25, [sp, #64]
  401f7c:	mov	w24, w22
  401f80:	strb	w9, [sp, #80]
  401f84:	tbnz	w20, #31, 401f90 <ferror@plt+0x3b0>
  401f88:	cmp	w8, w21
  401f8c:	b.ge	402418 <ferror@plt+0x838>  // b.tcont
  401f90:	cmn	w20, #0x1
  401f94:	b.eq	4021b0 <ferror@plt+0x5d0>  // b.none
  401f98:	tbnz	w20, #31, 4021bc <ferror@plt+0x5dc>
  401f9c:	sub	w8, w21, w8
  401fa0:	cmp	w8, #0x1
  401fa4:	b.eq	401fac <ferror@plt+0x3cc>  // b.none
  401fa8:	tbz	w24, #3, 4021bc <ferror@plt+0x5dc>
  401fac:	add	x0, sp, #0x28
  401fb0:	bl	4027d0 <ferror@plt+0xbf0>
  401fb4:	ldr	w8, [x23, #616]
  401fb8:	sub	w8, w21, w8
  401fbc:	cmp	w8, #0x1
  401fc0:	b.ne	4021bc <ferror@plt+0x5dc>  // b.any
  401fc4:	b	402328 <ferror@plt+0x748>
  401fc8:	ldr	w8, [sp, #36]
  401fcc:	stp	w20, w27, [sp, #40]
  401fd0:	adrp	x27, 405000 <ferror@plt+0x3420>
  401fd4:	adrp	x19, 405000 <ferror@plt+0x3420>
  401fd8:	adrp	x28, 405000 <ferror@plt+0x3420>
  401fdc:	adrp	x20, 405000 <ferror@plt+0x3420>
  401fe0:	adrp	x21, 405000 <ferror@plt+0x3420>
  401fe4:	mov	x26, xzr
  401fe8:	add	x27, x27, #0x370
  401fec:	add	x19, x19, #0x5f6
  401ff0:	add	x28, x28, #0x626
  401ff4:	add	x20, x20, #0x137
  401ff8:	add	x21, x21, #0x613
  401ffc:	stp	x24, x25, [sp, #64]
  402000:	str	x23, [sp, #56]
  402004:	strb	w8, [sp, #80]
  402008:	b	402030 <ferror@plt+0x450>
  40200c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402010:	add	x1, x1, #0x632
  402014:	mov	x0, x25
  402018:	mov	w2, w23
  40201c:	mov	w3, w22
  402020:	bl	401b60 <printf@plt>
  402024:	add	x26, x26, #0x4
  402028:	cmp	x26, #0x18
  40202c:	b.eq	402328 <ferror@plt+0x748>  // b.none
  402030:	ldr	w24, [x27, x26]
  402034:	mov	w0, w24
  402038:	bl	401970 <sched_get_priority_max@plt>
  40203c:	mov	w22, w0
  402040:	mov	w0, w24
  402044:	bl	401a40 <sched_get_priority_min@plt>
  402048:	orr	w8, w0, w22
  40204c:	tbnz	w8, #31, 402094 <ferror@plt+0x4b4>
  402050:	mov	w23, w0
  402054:	mov	w2, #0x5                   	// #5
  402058:	mov	x0, xzr
  40205c:	mov	x1, x19
  402060:	bl	401b10 <dcgettext@plt>
  402064:	cmp	w24, #0x6
  402068:	mov	x25, x0
  40206c:	b.hi	4020dc <ferror@plt+0x4fc>  // b.pmore
  402070:	mov	w8, w24
  402074:	adr	x9, 40200c <ferror@plt+0x42c>
  402078:	ldrb	w10, [x20, x8]
  40207c:	add	x9, x9, x10, lsl #2
  402080:	mov	x1, x28
  402084:	br	x9
  402088:	adrp	x1, 405000 <ferror@plt+0x3420>
  40208c:	add	x1, x1, #0x651
  402090:	b	402014 <ferror@plt+0x434>
  402094:	mov	w2, #0x5                   	// #5
  402098:	mov	x0, xzr
  40209c:	mov	x1, x21
  4020a0:	bl	401b10 <dcgettext@plt>
  4020a4:	cmp	w24, #0x6
  4020a8:	mov	x22, x0
  4020ac:	b.hi	402124 <ferror@plt+0x544>  // b.pmore
  4020b0:	adrp	x11, 405000 <ferror@plt+0x3420>
  4020b4:	mov	w8, w24
  4020b8:	add	x11, x11, #0x130
  4020bc:	adr	x9, 4020d0 <ferror@plt+0x4f0>
  4020c0:	ldrb	w10, [x11, x8]
  4020c4:	add	x9, x9, x10, lsl #2
  4020c8:	mov	x1, x28
  4020cc:	br	x9
  4020d0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4020d4:	add	x1, x1, #0x651
  4020d8:	b	4021a4 <ferror@plt+0x5c4>
  4020dc:	mov	w8, #0x2                   	// #2
  4020e0:	movk	w8, #0x4000, lsl #16
  4020e4:	cmp	w24, w8
  4020e8:	b.eq	402118 <ferror@plt+0x538>  // b.none
  4020ec:	mov	w8, #0x1                   	// #1
  4020f0:	movk	w8, #0x4000, lsl #16
  4020f4:	cmp	w24, w8
  4020f8:	b.eq	40200c <ferror@plt+0x42c>  // b.none
  4020fc:	adrp	x1, 405000 <ferror@plt+0x3420>
  402100:	mov	w2, #0x5                   	// #5
  402104:	mov	x0, xzr
  402108:	add	x1, x1, #0x66c
  40210c:	bl	401b10 <dcgettext@plt>
  402110:	mov	x1, x0
  402114:	b	402014 <ferror@plt+0x434>
  402118:	adrp	x1, 405000 <ferror@plt+0x3420>
  40211c:	add	x1, x1, #0x648
  402120:	b	402014 <ferror@plt+0x434>
  402124:	mov	w8, #0x2                   	// #2
  402128:	movk	w8, #0x4000, lsl #16
  40212c:	cmp	w24, w8
  402130:	b.eq	402150 <ferror@plt+0x570>  // b.none
  402134:	mov	w8, #0x1                   	// #1
  402138:	movk	w8, #0x4000, lsl #16
  40213c:	cmp	w24, w8
  402140:	b.ne	402174 <ferror@plt+0x594>  // b.any
  402144:	adrp	x1, 405000 <ferror@plt+0x3420>
  402148:	add	x1, x1, #0x632
  40214c:	b	4021a4 <ferror@plt+0x5c4>
  402150:	adrp	x1, 405000 <ferror@plt+0x3420>
  402154:	add	x1, x1, #0x648
  402158:	b	4021a4 <ferror@plt+0x5c4>
  40215c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402160:	add	x1, x1, #0x63d
  402164:	b	402014 <ferror@plt+0x434>
  402168:	adrp	x1, 405000 <ferror@plt+0x3420>
  40216c:	add	x1, x1, #0x65d
  402170:	b	402014 <ferror@plt+0x434>
  402174:	adrp	x1, 405000 <ferror@plt+0x3420>
  402178:	mov	w2, #0x5                   	// #5
  40217c:	mov	x0, xzr
  402180:	add	x1, x1, #0x66c
  402184:	bl	401b10 <dcgettext@plt>
  402188:	mov	x1, x0
  40218c:	b	4021a4 <ferror@plt+0x5c4>
  402190:	adrp	x1, 405000 <ferror@plt+0x3420>
  402194:	add	x1, x1, #0x63d
  402198:	b	4021a4 <ferror@plt+0x5c4>
  40219c:	adrp	x1, 405000 <ferror@plt+0x3420>
  4021a0:	add	x1, x1, #0x65d
  4021a4:	mov	x0, x22
  4021a8:	bl	401b60 <printf@plt>
  4021ac:	b	402024 <ferror@plt+0x444>
  4021b0:	sub	w8, w21, w8
  4021b4:	cmp	w8, #0x1
  4021b8:	b.le	402418 <ferror@plt+0x838>
  4021bc:	bl	401b70 <__errno_location@plt>
  4021c0:	str	wzr, [x0]
  4021c4:	ldrsw	x8, [x23, #616]
  4021c8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4021cc:	mov	x21, x0
  4021d0:	add	x1, x1, #0x4d4
  4021d4:	ldr	x22, [x19, x8, lsl #3]
  4021d8:	mov	w2, #0x5                   	// #5
  4021dc:	mov	x0, xzr
  4021e0:	bl	401b10 <dcgettext@plt>
  4021e4:	mov	x1, x0
  4021e8:	mov	x0, x22
  4021ec:	bl	403438 <ferror@plt+0x1858>
  4021f0:	mov	w22, w0
  4021f4:	str	w0, [sp, #48]
  4021f8:	tbz	w24, #1, 402208 <ferror@plt+0x628>
  4021fc:	sub	w8, w28, #0x1
  402200:	cmp	w8, #0x2
  402204:	b.cs	40243c <ferror@plt+0x85c>  // b.hs, b.nlast
  402208:	ldp	x10, x9, [sp, #16]
  40220c:	ldr	x11, [sp, #8]
  402210:	cmp	w28, #0x6
  402214:	orr	x8, x9, x11
  402218:	orr	x8, x8, x10
  40221c:	cbz	x8, 402230 <ferror@plt+0x650>
  402220:	b.ne	402490 <ferror@plt+0x8b0>  // b.any
  402224:	cbz	x11, 402234 <ferror@plt+0x654>
  402228:	cbnz	x9, 402244 <ferror@plt+0x664>
  40222c:	b	402240 <ferror@plt+0x660>
  402230:	b.ne	402244 <ferror@plt+0x664>  // b.any
  402234:	mov	x11, x10
  402238:	str	x10, [sp, #64]
  40223c:	cbnz	x9, 402244 <ferror@plt+0x664>
  402240:	str	x11, [sp, #56]
  402244:	cmn	w20, #0x1
  402248:	b.ne	402254 <ferror@plt+0x674>  // b.any
  40224c:	mov	w20, wzr
  402250:	str	wzr, [sp, #40]
  402254:	mov	w0, w28
  402258:	bl	401a40 <sched_get_priority_min@plt>
  40225c:	cmp	w22, w0
  402260:	b.lt	4023f4 <ferror@plt+0x814>  // b.tstop
  402264:	mov	w0, w28
  402268:	bl	401970 <sched_get_priority_max@plt>
  40226c:	cmp	w0, w22
  402270:	b.lt	4023f4 <ferror@plt+0x814>  // b.tstop
  402274:	tbnz	w24, #0, 4022b0 <ferror@plt+0x6d0>
  402278:	add	x0, sp, #0x28
  40227c:	mov	w1, w20
  402280:	bl	402c50 <ferror@plt+0x1070>
  402284:	cmn	w0, #0x1
  402288:	b.ne	402310 <ferror@plt+0x730>  // b.any
  40228c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402290:	add	x1, x1, #0xca0
  402294:	mov	w2, #0x5                   	// #5
  402298:	mov	x0, xzr
  40229c:	bl	401b10 <dcgettext@plt>
  4022a0:	mov	x1, x0
  4022a4:	mov	w0, #0x1                   	// #1
  4022a8:	mov	w2, w20
  4022ac:	bl	401bb0 <err@plt>
  4022b0:	mov	w0, w20
  4022b4:	bl	4048d4 <ferror@plt+0x2cf4>
  4022b8:	cbz	x0, 4024b0 <ferror@plt+0x8d0>
  4022bc:	mov	x22, x0
  4022c0:	sub	x1, x29, #0x4
  4022c4:	mov	x0, x22
  4022c8:	bl	404968 <ferror@plt+0x2d88>
  4022cc:	cbnz	w0, 402308 <ferror@plt+0x728>
  4022d0:	ldur	w1, [x29, #-4]
  4022d4:	add	x0, sp, #0x28
  4022d8:	bl	402c50 <ferror@plt+0x1070>
  4022dc:	cmn	w0, #0x1
  4022e0:	b.ne	4022c0 <ferror@plt+0x6e0>  // b.any
  4022e4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4022e8:	add	x1, x1, #0xc82
  4022ec:	mov	w2, #0x5                   	// #5
  4022f0:	mov	x0, xzr
  4022f4:	bl	401b10 <dcgettext@plt>
  4022f8:	ldur	w2, [x29, #-4]
  4022fc:	mov	x1, x0
  402300:	mov	w0, #0x1                   	// #1
  402304:	bl	401bb0 <err@plt>
  402308:	mov	x0, x22
  40230c:	bl	404938 <ferror@plt+0x2d58>
  402310:	orr	w8, w24, #0x4
  402314:	strb	w8, [sp, #80]
  402318:	tbz	w24, #3, 402324 <ferror@plt+0x744>
  40231c:	add	x0, sp, #0x28
  402320:	bl	4027d0 <ferror@plt+0xbf0>
  402324:	cbz	w20, 402448 <ferror@plt+0x868>
  402328:	ldp	x20, x19, [sp, #176]
  40232c:	ldp	x22, x21, [sp, #160]
  402330:	ldp	x24, x23, [sp, #144]
  402334:	ldp	x26, x25, [sp, #128]
  402338:	ldp	x28, x27, [sp, #112]
  40233c:	ldp	x29, x30, [sp, #96]
  402340:	mov	w0, wzr
  402344:	add	sp, sp, #0xc0
  402348:	ret
  40234c:	adrp	x8, 417000 <ferror@plt+0x15420>
  402350:	ldr	x19, [x8, #600]
  402354:	ldr	w8, [sp, #36]
  402358:	stp	x24, x25, [sp, #64]
  40235c:	str	x23, [sp, #56]
  402360:	stp	w20, w27, [sp, #40]
  402364:	strb	w8, [sp, #80]
  402368:	adrp	x1, 405000 <ferror@plt+0x3420>
  40236c:	add	x1, x1, #0x4a3
  402370:	mov	w2, #0x5                   	// #5
  402374:	mov	x0, xzr
  402378:	bl	401b10 <dcgettext@plt>
  40237c:	adrp	x8, 417000 <ferror@plt+0x15420>
  402380:	ldr	x2, [x8, #632]
  402384:	mov	x1, x0
  402388:	mov	x0, x19
  40238c:	bl	401b90 <fprintf@plt>
  402390:	mov	w0, #0x1                   	// #1
  402394:	bl	4017c0 <exit@plt>
  402398:	ldr	w8, [sp, #36]
  40239c:	adrp	x1, 405000 <ferror@plt+0x3420>
  4023a0:	add	x1, x1, #0x485
  4023a4:	mov	w2, #0x5                   	// #5
  4023a8:	mov	x0, xzr
  4023ac:	stp	x24, x25, [sp, #64]
  4023b0:	str	x23, [sp, #56]
  4023b4:	strb	w8, [sp, #80]
  4023b8:	stp	w20, w27, [sp, #40]
  4023bc:	bl	401b10 <dcgettext@plt>
  4023c0:	adrp	x8, 417000 <ferror@plt+0x15420>
  4023c4:	ldr	x1, [x8, #632]
  4023c8:	adrp	x2, 405000 <ferror@plt+0x3420>
  4023cc:	add	x2, x2, #0x491
  4023d0:	bl	401b60 <printf@plt>
  4023d4:	mov	w0, wzr
  4023d8:	bl	4017c0 <exit@plt>
  4023dc:	ldr	w8, [sp, #36]
  4023e0:	stp	x24, x25, [sp, #64]
  4023e4:	str	x23, [sp, #56]
  4023e8:	stp	w20, w27, [sp, #40]
  4023ec:	strb	w8, [sp, #80]
  4023f0:	bl	4024cc <ferror@plt+0x8ec>
  4023f4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4023f8:	add	x1, x1, #0x58c
  4023fc:	mov	w2, #0x5                   	// #5
  402400:	mov	x0, xzr
  402404:	bl	401b10 <dcgettext@plt>
  402408:	mov	x1, x0
  40240c:	mov	w0, #0x1                   	// #1
  402410:	mov	w2, w22
  402414:	bl	401b30 <errx@plt>
  402418:	adrp	x1, 405000 <ferror@plt+0x3420>
  40241c:	add	x1, x1, #0x4ca
  402420:	mov	w2, #0x5                   	// #5
  402424:	mov	x0, xzr
  402428:	bl	401b10 <dcgettext@plt>
  40242c:	bl	401ae0 <warnx@plt>
  402430:	adrp	x8, 417000 <ferror@plt+0x15420>
  402434:	ldr	x19, [x8, #600]
  402438:	b	402368 <ferror@plt+0x788>
  40243c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402440:	add	x1, x1, #0x4ee
  402444:	b	402498 <ferror@plt+0x8b8>
  402448:	ldrsw	x8, [x23, #616]
  40244c:	add	x19, x19, x8, lsl #3
  402450:	ldr	x0, [x19, #8]!
  402454:	mov	x1, x19
  402458:	bl	4019d0 <execvp@plt>
  40245c:	ldr	w8, [x21]
  402460:	adrp	x1, 405000 <ferror@plt+0x3420>
  402464:	add	x1, x1, #0x5d5
  402468:	mov	w2, #0x5                   	// #5
  40246c:	cmp	w8, #0x2
  402470:	mov	w8, #0x7e                  	// #126
  402474:	mov	x0, xzr
  402478:	cinc	w20, w8, eq  // eq = none
  40247c:	bl	401b10 <dcgettext@plt>
  402480:	ldr	x2, [x19]
  402484:	mov	x1, x0
  402488:	mov	w0, w20
  40248c:	bl	401bb0 <err@plt>
  402490:	adrp	x1, 405000 <ferror@plt+0x3420>
  402494:	add	x1, x1, #0x53c
  402498:	mov	w2, #0x5                   	// #5
  40249c:	mov	x0, xzr
  4024a0:	bl	401b10 <dcgettext@plt>
  4024a4:	mov	x1, x0
  4024a8:	mov	w0, #0x1                   	// #1
  4024ac:	bl	401b30 <errx@plt>
  4024b0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4024b4:	add	x1, x1, #0xaf3
  4024b8:	mov	w2, #0x5                   	// #5
  4024bc:	bl	401b10 <dcgettext@plt>
  4024c0:	mov	x1, x0
  4024c4:	mov	w0, #0x1                   	// #1
  4024c8:	bl	401bb0 <err@plt>
  4024cc:	stp	x29, x30, [sp, #-32]!
  4024d0:	adrp	x8, 417000 <ferror@plt+0x15420>
  4024d4:	str	x19, [sp, #16]
  4024d8:	ldr	x19, [x8, #624]
  4024dc:	adrp	x1, 405000 <ferror@plt+0x3420>
  4024e0:	add	x1, x1, #0x674
  4024e4:	mov	w2, #0x5                   	// #5
  4024e8:	mov	x0, xzr
  4024ec:	mov	x29, sp
  4024f0:	bl	401b10 <dcgettext@plt>
  4024f4:	mov	x1, x19
  4024f8:	bl	4017b0 <fputs@plt>
  4024fc:	mov	w0, #0xa                   	// #10
  402500:	mov	x1, x19
  402504:	bl	401830 <fputc@plt>
  402508:	adrp	x1, 405000 <ferror@plt+0x3420>
  40250c:	add	x1, x1, #0x6b6
  402510:	mov	w2, #0x5                   	// #5
  402514:	mov	x0, xzr
  402518:	bl	401b10 <dcgettext@plt>
  40251c:	mov	x1, x19
  402520:	bl	4017b0 <fputs@plt>
  402524:	mov	w0, #0xa                   	// #10
  402528:	mov	x1, x19
  40252c:	bl	401830 <fputc@plt>
  402530:	adrp	x1, 405000 <ferror@plt+0x3420>
  402534:	add	x1, x1, #0x71a
  402538:	mov	w2, #0x5                   	// #5
  40253c:	mov	x0, xzr
  402540:	bl	401b10 <dcgettext@plt>
  402544:	mov	x1, x19
  402548:	bl	4017b0 <fputs@plt>
  40254c:	mov	w0, #0xa                   	// #10
  402550:	mov	x1, x19
  402554:	bl	401830 <fputc@plt>
  402558:	adrp	x1, 405000 <ferror@plt+0x3420>
  40255c:	add	x1, x1, #0x740
  402560:	mov	w2, #0x5                   	// #5
  402564:	mov	x0, xzr
  402568:	bl	401b10 <dcgettext@plt>
  40256c:	mov	x1, x19
  402570:	bl	4017b0 <fputs@plt>
  402574:	adrp	x1, 405000 <ferror@plt+0x3420>
  402578:	add	x1, x1, #0x751
  40257c:	mov	w2, #0x5                   	// #5
  402580:	mov	x0, xzr
  402584:	bl	401b10 <dcgettext@plt>
  402588:	mov	x1, x19
  40258c:	bl	4017b0 <fputs@plt>
  402590:	adrp	x1, 405000 <ferror@plt+0x3420>
  402594:	add	x1, x1, #0x782
  402598:	mov	w2, #0x5                   	// #5
  40259c:	mov	x0, xzr
  4025a0:	bl	401b10 <dcgettext@plt>
  4025a4:	mov	x1, x19
  4025a8:	bl	4017b0 <fputs@plt>
  4025ac:	adrp	x1, 405000 <ferror@plt+0x3420>
  4025b0:	add	x1, x1, #0x7b6
  4025b4:	mov	w2, #0x5                   	// #5
  4025b8:	mov	x0, xzr
  4025bc:	bl	401b10 <dcgettext@plt>
  4025c0:	mov	x1, x19
  4025c4:	bl	4017b0 <fputs@plt>
  4025c8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4025cc:	add	x1, x1, #0x7e6
  4025d0:	mov	w2, #0x5                   	// #5
  4025d4:	mov	x0, xzr
  4025d8:	bl	401b10 <dcgettext@plt>
  4025dc:	mov	x1, x19
  4025e0:	bl	4017b0 <fputs@plt>
  4025e4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4025e8:	add	x1, x1, #0x816
  4025ec:	mov	w2, #0x5                   	// #5
  4025f0:	mov	x0, xzr
  4025f4:	bl	401b10 <dcgettext@plt>
  4025f8:	mov	x1, x19
  4025fc:	bl	4017b0 <fputs@plt>
  402600:	adrp	x1, 405000 <ferror@plt+0x3420>
  402604:	add	x1, x1, #0x847
  402608:	mov	w2, #0x5                   	// #5
  40260c:	mov	x0, xzr
  402610:	bl	401b10 <dcgettext@plt>
  402614:	mov	x1, x19
  402618:	bl	4017b0 <fputs@plt>
  40261c:	mov	w0, #0xa                   	// #10
  402620:	mov	x1, x19
  402624:	bl	401830 <fputc@plt>
  402628:	adrp	x1, 405000 <ferror@plt+0x3420>
  40262c:	add	x1, x1, #0x87f
  402630:	mov	w2, #0x5                   	// #5
  402634:	mov	x0, xzr
  402638:	bl	401b10 <dcgettext@plt>
  40263c:	mov	x1, x19
  402640:	bl	4017b0 <fputs@plt>
  402644:	adrp	x1, 405000 <ferror@plt+0x3420>
  402648:	add	x1, x1, #0x894
  40264c:	mov	w2, #0x5                   	// #5
  402650:	mov	x0, xzr
  402654:	bl	401b10 <dcgettext@plt>
  402658:	mov	x1, x19
  40265c:	bl	4017b0 <fputs@plt>
  402660:	adrp	x1, 405000 <ferror@plt+0x3420>
  402664:	add	x1, x1, #0x8d7
  402668:	mov	w2, #0x5                   	// #5
  40266c:	mov	x0, xzr
  402670:	bl	401b10 <dcgettext@plt>
  402674:	mov	x1, x19
  402678:	bl	4017b0 <fputs@plt>
  40267c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402680:	add	x1, x1, #0x912
  402684:	mov	w2, #0x5                   	// #5
  402688:	mov	x0, xzr
  40268c:	bl	401b10 <dcgettext@plt>
  402690:	mov	x1, x19
  402694:	bl	4017b0 <fputs@plt>
  402698:	adrp	x1, 405000 <ferror@plt+0x3420>
  40269c:	add	x1, x1, #0x94c
  4026a0:	mov	w2, #0x5                   	// #5
  4026a4:	mov	x0, xzr
  4026a8:	bl	401b10 <dcgettext@plt>
  4026ac:	mov	x1, x19
  4026b0:	bl	4017b0 <fputs@plt>
  4026b4:	mov	w0, #0xa                   	// #10
  4026b8:	mov	x1, x19
  4026bc:	bl	401830 <fputc@plt>
  4026c0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4026c4:	add	x1, x1, #0x988
  4026c8:	mov	w2, #0x5                   	// #5
  4026cc:	mov	x0, xzr
  4026d0:	bl	401b10 <dcgettext@plt>
  4026d4:	mov	x1, x19
  4026d8:	bl	4017b0 <fputs@plt>
  4026dc:	adrp	x1, 405000 <ferror@plt+0x3420>
  4026e0:	add	x1, x1, #0x998
  4026e4:	mov	w2, #0x5                   	// #5
  4026e8:	mov	x0, xzr
  4026ec:	bl	401b10 <dcgettext@plt>
  4026f0:	mov	x1, x19
  4026f4:	bl	4017b0 <fputs@plt>
  4026f8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4026fc:	add	x1, x1, #0x9e2
  402700:	mov	w2, #0x5                   	// #5
  402704:	mov	x0, xzr
  402708:	bl	401b10 <dcgettext@plt>
  40270c:	mov	x1, x19
  402710:	bl	4017b0 <fputs@plt>
  402714:	adrp	x1, 405000 <ferror@plt+0x3420>
  402718:	add	x1, x1, #0xa1b
  40271c:	mov	w2, #0x5                   	// #5
  402720:	mov	x0, xzr
  402724:	bl	401b10 <dcgettext@plt>
  402728:	mov	x1, x19
  40272c:	bl	4017b0 <fputs@plt>
  402730:	adrp	x1, 405000 <ferror@plt+0x3420>
  402734:	add	x1, x1, #0xa50
  402738:	mov	w2, #0x5                   	// #5
  40273c:	mov	x0, xzr
  402740:	bl	401b10 <dcgettext@plt>
  402744:	mov	x1, x19
  402748:	bl	4017b0 <fputs@plt>
  40274c:	mov	w0, #0xa                   	// #10
  402750:	mov	x1, x19
  402754:	bl	401830 <fputc@plt>
  402758:	adrp	x1, 405000 <ferror@plt+0x3420>
  40275c:	add	x1, x1, #0xa9f
  402760:	mov	w2, #0x5                   	// #5
  402764:	mov	x0, xzr
  402768:	bl	401b10 <dcgettext@plt>
  40276c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402770:	mov	x19, x0
  402774:	add	x1, x1, #0xac0
  402778:	mov	w2, #0x5                   	// #5
  40277c:	mov	x0, xzr
  402780:	bl	401b10 <dcgettext@plt>
  402784:	mov	x4, x0
  402788:	adrp	x0, 405000 <ferror@plt+0x3420>
  40278c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402790:	adrp	x3, 405000 <ferror@plt+0x3420>
  402794:	add	x0, x0, #0xa82
  402798:	add	x1, x1, #0xa93
  40279c:	add	x3, x3, #0xab1
  4027a0:	mov	x2, x19
  4027a4:	bl	401b60 <printf@plt>
  4027a8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4027ac:	add	x1, x1, #0xad0
  4027b0:	mov	w2, #0x5                   	// #5
  4027b4:	mov	x0, xzr
  4027b8:	bl	401b10 <dcgettext@plt>
  4027bc:	adrp	x1, 405000 <ferror@plt+0x3420>
  4027c0:	add	x1, x1, #0xaeb
  4027c4:	bl	401b60 <printf@plt>
  4027c8:	mov	w0, wzr
  4027cc:	bl	4017c0 <exit@plt>
  4027d0:	sub	sp, sp, #0x30
  4027d4:	stp	x29, x30, [sp, #16]
  4027d8:	stp	x20, x19, [sp, #32]
  4027dc:	ldrb	w8, [x0, #40]
  4027e0:	mov	x19, x0
  4027e4:	add	x29, sp, #0x10
  4027e8:	tbnz	w8, #0, 402804 <ferror@plt+0xc24>
  4027ec:	ldr	w1, [x19]
  4027f0:	mov	x0, x19
  4027f4:	ldp	x20, x19, [sp, #32]
  4027f8:	ldp	x29, x30, [sp, #16]
  4027fc:	add	sp, sp, #0x30
  402800:	b	402978 <ferror@plt+0xd98>
  402804:	ldr	w0, [x19]
  402808:	bl	4048d4 <ferror@plt+0x2cf4>
  40280c:	cbz	x0, 40284c <ferror@plt+0xc6c>
  402810:	mov	x20, x0
  402814:	sub	x1, x29, #0x4
  402818:	mov	x0, x20
  40281c:	bl	404968 <ferror@plt+0x2d88>
  402820:	cbnz	w0, 402834 <ferror@plt+0xc54>
  402824:	ldur	w1, [x29, #-4]
  402828:	mov	x0, x19
  40282c:	bl	402978 <ferror@plt+0xd98>
  402830:	b	402814 <ferror@plt+0xc34>
  402834:	mov	x0, x20
  402838:	bl	404938 <ferror@plt+0x2d58>
  40283c:	ldp	x20, x19, [sp, #32]
  402840:	ldp	x29, x30, [sp, #16]
  402844:	add	sp, sp, #0x30
  402848:	ret
  40284c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402850:	add	x1, x1, #0xaf3
  402854:	mov	w2, #0x5                   	// #5
  402858:	bl	401b10 <dcgettext@plt>
  40285c:	mov	x1, x0
  402860:	mov	w0, #0x1                   	// #1
  402864:	bl	401bb0 <err@plt>
  402868:	stp	x29, x30, [sp, #-32]!
  40286c:	adrp	x8, 417000 <ferror@plt+0x15420>
  402870:	stp	x20, x19, [sp, #16]
  402874:	ldr	x20, [x8, #624]
  402878:	mov	x29, sp
  40287c:	bl	401b70 <__errno_location@plt>
  402880:	mov	x19, x0
  402884:	str	wzr, [x0]
  402888:	mov	x0, x20
  40288c:	bl	401be0 <ferror@plt>
  402890:	cbnz	w0, 402930 <ferror@plt+0xd50>
  402894:	mov	x0, x20
  402898:	bl	401ac0 <fflush@plt>
  40289c:	cbz	w0, 4028f0 <ferror@plt+0xd10>
  4028a0:	ldr	w20, [x19]
  4028a4:	cmp	w20, #0x9
  4028a8:	b.eq	4028b4 <ferror@plt+0xcd4>  // b.none
  4028ac:	cmp	w20, #0x20
  4028b0:	b.ne	402948 <ferror@plt+0xd68>  // b.any
  4028b4:	adrp	x8, 417000 <ferror@plt+0x15420>
  4028b8:	ldr	x20, [x8, #600]
  4028bc:	str	wzr, [x19]
  4028c0:	mov	x0, x20
  4028c4:	bl	401be0 <ferror@plt>
  4028c8:	cbnz	w0, 402970 <ferror@plt+0xd90>
  4028cc:	mov	x0, x20
  4028d0:	bl	401ac0 <fflush@plt>
  4028d4:	cbz	w0, 402910 <ferror@plt+0xd30>
  4028d8:	ldr	w8, [x19]
  4028dc:	cmp	w8, #0x9
  4028e0:	b.ne	402970 <ferror@plt+0xd90>  // b.any
  4028e4:	ldp	x20, x19, [sp, #16]
  4028e8:	ldp	x29, x30, [sp], #32
  4028ec:	ret
  4028f0:	mov	x0, x20
  4028f4:	bl	401860 <fileno@plt>
  4028f8:	tbnz	w0, #31, 4028a0 <ferror@plt+0xcc0>
  4028fc:	bl	4017d0 <dup@plt>
  402900:	tbnz	w0, #31, 4028a0 <ferror@plt+0xcc0>
  402904:	bl	401980 <close@plt>
  402908:	cbnz	w0, 4028a0 <ferror@plt+0xcc0>
  40290c:	b	4028b4 <ferror@plt+0xcd4>
  402910:	mov	x0, x20
  402914:	bl	401860 <fileno@plt>
  402918:	tbnz	w0, #31, 4028d8 <ferror@plt+0xcf8>
  40291c:	bl	4017d0 <dup@plt>
  402920:	tbnz	w0, #31, 4028d8 <ferror@plt+0xcf8>
  402924:	bl	401980 <close@plt>
  402928:	cbnz	w0, 4028d8 <ferror@plt+0xcf8>
  40292c:	b	4028e4 <ferror@plt+0xd04>
  402930:	adrp	x1, 405000 <ferror@plt+0x3420>
  402934:	add	x1, x1, #0x5ea
  402938:	mov	w2, #0x5                   	// #5
  40293c:	mov	x0, xzr
  402940:	bl	401b10 <dcgettext@plt>
  402944:	b	402960 <ferror@plt+0xd80>
  402948:	adrp	x1, 405000 <ferror@plt+0x3420>
  40294c:	add	x1, x1, #0x5ea
  402950:	mov	w2, #0x5                   	// #5
  402954:	mov	x0, xzr
  402958:	bl	401b10 <dcgettext@plt>
  40295c:	cbnz	w20, 40296c <ferror@plt+0xd8c>
  402960:	bl	401ae0 <warnx@plt>
  402964:	mov	w0, #0x1                   	// #1
  402968:	bl	401780 <_exit@plt>
  40296c:	bl	401a00 <warn@plt>
  402970:	mov	w0, #0x1                   	// #1
  402974:	bl	401780 <_exit@plt>
  402978:	sub	sp, sp, #0x90
  40297c:	stp	x20, x19, [sp, #128]
  402980:	mov	w19, w1
  402984:	mov	x20, x0
  402988:	stp	x29, x30, [sp, #48]
  40298c:	str	x27, [sp, #64]
  402990:	stp	x26, x25, [sp, #80]
  402994:	stp	x24, x23, [sp, #96]
  402998:	stp	x22, x21, [sp, #112]
  40299c:	add	x29, sp, #0x30
  4029a0:	cbnz	w1, 4029ac <ferror@plt+0xdcc>
  4029a4:	bl	401880 <getpid@plt>
  4029a8:	mov	w19, w0
  4029ac:	bl	401b70 <__errno_location@plt>
  4029b0:	mov	x26, x0
  4029b4:	str	wzr, [x0]
  4029b8:	mov	x2, sp
  4029bc:	mov	w0, #0x113                 	// #275
  4029c0:	mov	w3, #0x30                  	// #48
  4029c4:	mov	w1, w19
  4029c8:	mov	w4, wzr
  4029cc:	bl	401b80 <syscall@plt>
  4029d0:	cbz	w0, 4029fc <ferror@plt+0xe1c>
  4029d4:	ldr	w8, [x26]
  4029d8:	cmp	w8, #0x26
  4029dc:	b.ne	402c20 <ferror@plt+0x1040>  // b.any
  4029e0:	mov	w27, wzr
  4029e4:	mov	w25, wzr
  4029e8:	mov	x21, xzr
  4029ec:	mov	x22, xzr
  4029f0:	mov	x23, xzr
  4029f4:	mov	w24, #0xffffffff            	// #-1
  4029f8:	b	402a10 <ferror@plt+0xe30>
  4029fc:	ldp	w24, w8, [sp, #4]
  402a00:	ldr	w25, [sp, #20]
  402a04:	ldp	x22, x21, [sp, #24]
  402a08:	ldr	x23, [sp, #40]
  402a0c:	and	w27, w8, #0x1
  402a10:	ldr	w8, [x26]
  402a14:	cmp	w8, #0x26
  402a18:	b.ne	402a58 <ferror@plt+0xe78>  // b.any
  402a1c:	mov	w0, w19
  402a20:	bl	401a50 <sched_getscheduler@plt>
  402a24:	cmn	w0, #0x1
  402a28:	b.eq	402c20 <ferror@plt+0x1040>  // b.none
  402a2c:	mov	w24, w0
  402a30:	mov	x1, sp
  402a34:	mov	w0, w19
  402a38:	bl	401ab0 <sched_getparam@plt>
  402a3c:	cbnz	w0, 402c2c <ferror@plt+0x104c>
  402a40:	ldr	w25, [sp]
  402a44:	mov	w9, #0x3                   	// #3
  402a48:	orr	w8, w24, #0x2
  402a4c:	movk	w9, #0x4000, lsl #16
  402a50:	cmp	w8, w9
  402a54:	csinc	w27, w27, wzr, ne  // ne = any
  402a58:	ldrb	w8, [x20, #40]
  402a5c:	tbnz	w8, #2, 402aa4 <ferror@plt+0xec4>
  402a60:	adrp	x1, 405000 <ferror@plt+0x3420>
  402a64:	add	x1, x1, #0xb76
  402a68:	mov	w2, #0x5                   	// #5
  402a6c:	mov	x0, xzr
  402a70:	bl	401b10 <dcgettext@plt>
  402a74:	cmp	w24, #0x6
  402a78:	mov	x26, x0
  402a7c:	b.hi	402af4 <ferror@plt+0xf14>  // b.pmore
  402a80:	adrp	x9, 405000 <ferror@plt+0x3420>
  402a84:	mov	w8, w24
  402a88:	add	x9, x9, #0x145
  402a8c:	adr	x10, 402ae8 <ferror@plt+0xf08>
  402a90:	ldrb	w11, [x9, x8]
  402a94:	add	x10, x10, x11, lsl #2
  402a98:	adrp	x2, 405000 <ferror@plt+0x3420>
  402a9c:	add	x2, x2, #0x626
  402aa0:	br	x10
  402aa4:	adrp	x1, 405000 <ferror@plt+0x3420>
  402aa8:	add	x1, x1, #0xb53
  402aac:	mov	w2, #0x5                   	// #5
  402ab0:	mov	x0, xzr
  402ab4:	bl	401b10 <dcgettext@plt>
  402ab8:	cmp	w24, #0x6
  402abc:	mov	x26, x0
  402ac0:	b.hi	402af4 <ferror@plt+0xf14>  // b.pmore
  402ac4:	adrp	x9, 405000 <ferror@plt+0x3420>
  402ac8:	mov	w8, w24
  402acc:	add	x9, x9, #0x13e
  402ad0:	adr	x10, 402ae8 <ferror@plt+0xf08>
  402ad4:	ldrb	w11, [x9, x8]
  402ad8:	add	x10, x10, x11, lsl #2
  402adc:	adrp	x2, 405000 <ferror@plt+0x3420>
  402ae0:	add	x2, x2, #0x626
  402ae4:	br	x10
  402ae8:	adrp	x2, 405000 <ferror@plt+0x3420>
  402aec:	add	x2, x2, #0x651
  402af0:	b	402b5c <ferror@plt+0xf7c>
  402af4:	mov	w8, #0x2                   	// #2
  402af8:	movk	w8, #0x4000, lsl #16
  402afc:	cmp	w24, w8
  402b00:	b.eq	402b20 <ferror@plt+0xf40>  // b.none
  402b04:	mov	w8, #0x1                   	// #1
  402b08:	movk	w8, #0x4000, lsl #16
  402b0c:	cmp	w24, w8
  402b10:	b.ne	402b2c <ferror@plt+0xf4c>  // b.any
  402b14:	adrp	x2, 405000 <ferror@plt+0x3420>
  402b18:	add	x2, x2, #0x632
  402b1c:	b	402b5c <ferror@plt+0xf7c>
  402b20:	adrp	x2, 405000 <ferror@plt+0x3420>
  402b24:	add	x2, x2, #0x648
  402b28:	b	402b5c <ferror@plt+0xf7c>
  402b2c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402b30:	add	x1, x1, #0x66c
  402b34:	mov	w2, #0x5                   	// #5
  402b38:	mov	x0, xzr
  402b3c:	bl	401b10 <dcgettext@plt>
  402b40:	mov	x2, x0
  402b44:	b	402b5c <ferror@plt+0xf7c>
  402b48:	adrp	x2, 405000 <ferror@plt+0x3420>
  402b4c:	add	x2, x2, #0x63d
  402b50:	b	402b5c <ferror@plt+0xf7c>
  402b54:	adrp	x2, 405000 <ferror@plt+0x3420>
  402b58:	add	x2, x2, #0x65d
  402b5c:	mov	x0, x26
  402b60:	mov	w1, w19
  402b64:	bl	401b60 <printf@plt>
  402b68:	cbz	w27, 402b78 <ferror@plt+0xf98>
  402b6c:	adrp	x0, 405000 <ferror@plt+0x3420>
  402b70:	add	x0, x0, #0xb9d
  402b74:	bl	401b60 <printf@plt>
  402b78:	adrp	x8, 417000 <ferror@plt+0x15420>
  402b7c:	ldr	x1, [x8, #624]
  402b80:	mov	w0, #0xa                   	// #10
  402b84:	bl	401800 <putc@plt>
  402b88:	ldrb	w8, [x20, #40]
  402b8c:	adrp	x9, 405000 <ferror@plt+0x3420>
  402b90:	adrp	x10, 405000 <ferror@plt+0x3420>
  402b94:	add	x9, x9, #0xbb2
  402b98:	add	x10, x10, #0xbd8
  402b9c:	tst	w8, #0x4
  402ba0:	csel	x1, x10, x9, eq  // eq = none
  402ba4:	mov	w2, #0x5                   	// #5
  402ba8:	mov	x0, xzr
  402bac:	bl	401b10 <dcgettext@plt>
  402bb0:	mov	w1, w19
  402bb4:	mov	w2, w25
  402bb8:	bl	401b60 <printf@plt>
  402bbc:	cmp	w24, #0x6
  402bc0:	b.ne	402c00 <ferror@plt+0x1020>  // b.any
  402bc4:	ldrb	w8, [x20, #40]
  402bc8:	adrp	x9, 405000 <ferror@plt+0x3420>
  402bcc:	adrp	x10, 405000 <ferror@plt+0x3420>
  402bd0:	add	x9, x9, #0xc02
  402bd4:	add	x10, x10, #0xc40
  402bd8:	tst	w8, #0x4
  402bdc:	csel	x1, x10, x9, eq  // eq = none
  402be0:	mov	w2, #0x5                   	// #5
  402be4:	mov	x0, xzr
  402be8:	bl	401b10 <dcgettext@plt>
  402bec:	mov	w1, w19
  402bf0:	mov	x2, x22
  402bf4:	mov	x3, x21
  402bf8:	mov	x4, x23
  402bfc:	bl	401b60 <printf@plt>
  402c00:	ldp	x20, x19, [sp, #128]
  402c04:	ldp	x22, x21, [sp, #112]
  402c08:	ldp	x24, x23, [sp, #96]
  402c0c:	ldp	x26, x25, [sp, #80]
  402c10:	ldr	x27, [sp, #64]
  402c14:	ldp	x29, x30, [sp, #48]
  402c18:	add	sp, sp, #0x90
  402c1c:	ret
  402c20:	adrp	x1, 405000 <ferror@plt+0x3420>
  402c24:	add	x1, x1, #0xb13
  402c28:	b	402c34 <ferror@plt+0x1054>
  402c2c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402c30:	add	x1, x1, #0xb31
  402c34:	mov	w2, #0x5                   	// #5
  402c38:	mov	x0, xzr
  402c3c:	bl	401b10 <dcgettext@plt>
  402c40:	mov	x1, x0
  402c44:	mov	w0, #0x1                   	// #1
  402c48:	mov	w2, w19
  402c4c:	bl	401bb0 <err@plt>
  402c50:	sub	sp, sp, #0x60
  402c54:	movi	v0.2d, #0x0
  402c58:	mov	w8, #0x30                  	// #48
  402c5c:	stp	x29, x30, [sp, #48]
  402c60:	stp	x20, x19, [sp, #80]
  402c64:	stp	q0, q0, [sp, #16]
  402c68:	str	q0, [sp]
  402c6c:	str	w8, [sp]
  402c70:	str	x21, [sp, #64]
  402c74:	ldr	w21, [x0, #4]
  402c78:	mov	x20, x0
  402c7c:	mov	w19, w1
  402c80:	add	x29, sp, #0x30
  402c84:	cmp	w21, #0x6
  402c88:	b.ne	402ce8 <ferror@plt+0x1108>  // b.any
  402c8c:	mov	w0, wzr
  402c90:	mov	w1, w19
  402c94:	bl	4019e0 <getpriority@plt>
  402c98:	ldr	w8, [x20, #4]
  402c9c:	str	w8, [sp, #4]
  402ca0:	ldr	w8, [x20, #8]
  402ca4:	stp	w0, w8, [sp, #16]
  402ca8:	ldr	x8, [x20, #32]
  402cac:	str	x8, [sp, #40]
  402cb0:	ldr	q0, [x20, #16]
  402cb4:	stur	q0, [sp, #24]
  402cb8:	ldrb	w8, [x20, #40]
  402cbc:	tbz	w8, #1, 402cc8 <ferror@plt+0x10e8>
  402cc0:	mov	w8, #0x40000000            	// #1073741824
  402cc4:	str	x8, [sp, #8]
  402cc8:	bl	401b70 <__errno_location@plt>
  402ccc:	str	wzr, [x0]
  402cd0:	mov	x2, sp
  402cd4:	mov	w0, #0x112                 	// #274
  402cd8:	mov	w1, w19
  402cdc:	mov	w3, wzr
  402ce0:	bl	401b80 <syscall@plt>
  402ce4:	b	402d14 <ferror@plt+0x1134>
  402ce8:	ldr	w8, [x20, #8]
  402cec:	str	w8, [x29, #24]
  402cf0:	bl	401b70 <__errno_location@plt>
  402cf4:	str	wzr, [x0]
  402cf8:	ldrb	w8, [x20, #40]
  402cfc:	add	x3, x29, #0x18
  402d00:	mov	w0, #0x77                  	// #119
  402d04:	mov	w1, w19
  402d08:	and	w8, w8, #0x2
  402d0c:	orr	w2, w21, w8, lsl #29
  402d10:	bl	401b80 <syscall@plt>
  402d14:	ldp	x20, x19, [sp, #80]
  402d18:	ldr	x21, [sp, #64]
  402d1c:	ldp	x29, x30, [sp, #48]
  402d20:	add	sp, sp, #0x60
  402d24:	ret
  402d28:	adrp	x8, 417000 <ferror@plt+0x15420>
  402d2c:	str	w0, [x8, #592]
  402d30:	ret
  402d34:	sub	sp, sp, #0x70
  402d38:	stp	x29, x30, [sp, #16]
  402d3c:	stp	x28, x27, [sp, #32]
  402d40:	stp	x26, x25, [sp, #48]
  402d44:	stp	x24, x23, [sp, #64]
  402d48:	stp	x22, x21, [sp, #80]
  402d4c:	stp	x20, x19, [sp, #96]
  402d50:	add	x29, sp, #0x10
  402d54:	str	xzr, [x1]
  402d58:	cbz	x0, 402d9c <ferror@plt+0x11bc>
  402d5c:	ldrb	w22, [x0]
  402d60:	mov	x20, x0
  402d64:	cbz	x22, 402d9c <ferror@plt+0x11bc>
  402d68:	mov	x21, x2
  402d6c:	mov	x19, x1
  402d70:	bl	401a10 <__ctype_b_loc@plt>
  402d74:	ldr	x8, [x0]
  402d78:	mov	x23, x0
  402d7c:	ldrh	w9, [x8, x22, lsl #1]
  402d80:	tbz	w9, #13, 402d94 <ferror@plt+0x11b4>
  402d84:	add	x9, x20, #0x1
  402d88:	ldrb	w22, [x9], #1
  402d8c:	ldrh	w10, [x8, x22, lsl #1]
  402d90:	tbnz	w10, #13, 402d88 <ferror@plt+0x11a8>
  402d94:	cmp	w22, #0x2d
  402d98:	b.ne	402dd0 <ferror@plt+0x11f0>  // b.any
  402d9c:	mov	w22, #0xffffffea            	// #-22
  402da0:	neg	w19, w22
  402da4:	bl	401b70 <__errno_location@plt>
  402da8:	str	w19, [x0]
  402dac:	mov	w0, w22
  402db0:	ldp	x20, x19, [sp, #96]
  402db4:	ldp	x22, x21, [sp, #80]
  402db8:	ldp	x24, x23, [sp, #64]
  402dbc:	ldp	x26, x25, [sp, #48]
  402dc0:	ldp	x28, x27, [sp, #32]
  402dc4:	ldp	x29, x30, [sp, #16]
  402dc8:	add	sp, sp, #0x70
  402dcc:	ret
  402dd0:	bl	401b70 <__errno_location@plt>
  402dd4:	mov	x24, x0
  402dd8:	str	wzr, [x0]
  402ddc:	add	x1, sp, #0x8
  402de0:	mov	x0, x20
  402de4:	mov	w2, wzr
  402de8:	mov	w3, wzr
  402dec:	str	xzr, [sp, #8]
  402df0:	bl	401920 <__strtoul_internal@plt>
  402df4:	ldr	x25, [sp, #8]
  402df8:	ldr	w8, [x24]
  402dfc:	cmp	x25, x20
  402e00:	b.eq	402f80 <ferror@plt+0x13a0>  // b.none
  402e04:	add	x9, x0, #0x1
  402e08:	mov	x20, x0
  402e0c:	cmp	x9, #0x1
  402e10:	b.hi	402e18 <ferror@plt+0x1238>  // b.pmore
  402e14:	cbnz	w8, 402f84 <ferror@plt+0x13a4>
  402e18:	cbz	x25, 402f90 <ferror@plt+0x13b0>
  402e1c:	ldrb	w8, [x25]
  402e20:	cbz	w8, 402f90 <ferror@plt+0x13b0>
  402e24:	mov	w27, wzr
  402e28:	mov	x28, xzr
  402e2c:	b	402e3c <ferror@plt+0x125c>
  402e30:	mov	x28, xzr
  402e34:	str	x22, [sp, #8]
  402e38:	mov	x25, x22
  402e3c:	ldrb	w8, [x25, #1]
  402e40:	cmp	w8, #0x61
  402e44:	b.le	402e74 <ferror@plt+0x1294>
  402e48:	cmp	w8, #0x62
  402e4c:	b.eq	402e7c <ferror@plt+0x129c>  // b.none
  402e50:	cmp	w8, #0x69
  402e54:	b.ne	402e8c <ferror@plt+0x12ac>  // b.any
  402e58:	ldrb	w8, [x25, #2]
  402e5c:	orr	w8, w8, #0x20
  402e60:	cmp	w8, #0x62
  402e64:	b.ne	402e8c <ferror@plt+0x12ac>  // b.any
  402e68:	ldrb	w8, [x25, #3]
  402e6c:	cbnz	w8, 402e8c <ferror@plt+0x12ac>
  402e70:	b	402fa0 <ferror@plt+0x13c0>
  402e74:	cmp	w8, #0x42
  402e78:	b.ne	402e88 <ferror@plt+0x12a8>  // b.any
  402e7c:	ldrb	w8, [x25, #2]
  402e80:	cbnz	w8, 402e8c <ferror@plt+0x12ac>
  402e84:	b	402fa8 <ferror@plt+0x13c8>
  402e88:	cbz	w8, 402fa0 <ferror@plt+0x13c0>
  402e8c:	bl	401850 <localeconv@plt>
  402e90:	cbz	x0, 402eb0 <ferror@plt+0x12d0>
  402e94:	ldr	x22, [x0]
  402e98:	cbz	x22, 402ebc <ferror@plt+0x12dc>
  402e9c:	mov	x0, x22
  402ea0:	bl	4017a0 <strlen@plt>
  402ea4:	mov	x26, x0
  402ea8:	mov	w8, #0x1                   	// #1
  402eac:	b	402ec4 <ferror@plt+0x12e4>
  402eb0:	mov	w8, wzr
  402eb4:	mov	x22, xzr
  402eb8:	b	402ec0 <ferror@plt+0x12e0>
  402ebc:	mov	w8, wzr
  402ec0:	mov	x26, xzr
  402ec4:	cbnz	x28, 402d9c <ferror@plt+0x11bc>
  402ec8:	ldrb	w9, [x25]
  402ecc:	eor	w8, w8, #0x1
  402ed0:	cmp	w9, #0x0
  402ed4:	cset	w9, eq  // eq = none
  402ed8:	orr	w8, w8, w9
  402edc:	tbnz	w8, #0, 402d9c <ferror@plt+0x11bc>
  402ee0:	mov	x0, x22
  402ee4:	mov	x1, x25
  402ee8:	mov	x2, x26
  402eec:	bl	4018c0 <strncmp@plt>
  402ef0:	cbnz	w0, 402d9c <ferror@plt+0x11bc>
  402ef4:	add	x22, x25, x26
  402ef8:	ldrb	w8, [x22]
  402efc:	cmp	w8, #0x30
  402f00:	b.ne	402f14 <ferror@plt+0x1334>  // b.any
  402f04:	ldrb	w8, [x22, #1]!
  402f08:	add	w27, w27, #0x1
  402f0c:	cmp	w8, #0x30
  402f10:	b.eq	402f04 <ferror@plt+0x1324>  // b.none
  402f14:	ldr	x9, [x23]
  402f18:	sxtb	x8, w8
  402f1c:	ldrh	w8, [x9, x8, lsl #1]
  402f20:	tbz	w8, #11, 402e30 <ferror@plt+0x1250>
  402f24:	add	x1, sp, #0x8
  402f28:	mov	x0, x22
  402f2c:	mov	w2, wzr
  402f30:	mov	w3, wzr
  402f34:	str	wzr, [x24]
  402f38:	str	xzr, [sp, #8]
  402f3c:	bl	401920 <__strtoul_internal@plt>
  402f40:	ldr	x25, [sp, #8]
  402f44:	ldr	w8, [x24]
  402f48:	cmp	x25, x22
  402f4c:	b.eq	402f80 <ferror@plt+0x13a0>  // b.none
  402f50:	add	x9, x0, #0x1
  402f54:	cmp	x9, #0x1
  402f58:	b.hi	402f60 <ferror@plt+0x1380>  // b.pmore
  402f5c:	cbnz	w8, 402f84 <ferror@plt+0x13a4>
  402f60:	mov	x28, xzr
  402f64:	cbz	x0, 402e3c <ferror@plt+0x125c>
  402f68:	cbz	x25, 402d9c <ferror@plt+0x11bc>
  402f6c:	ldrb	w8, [x25]
  402f70:	mov	w22, #0xffffffea            	// #-22
  402f74:	mov	x28, x0
  402f78:	cbnz	w8, 402e3c <ferror@plt+0x125c>
  402f7c:	b	402da0 <ferror@plt+0x11c0>
  402f80:	cbz	w8, 402d9c <ferror@plt+0x11bc>
  402f84:	neg	w22, w8
  402f88:	tbz	w22, #31, 402dac <ferror@plt+0x11cc>
  402f8c:	b	402da0 <ferror@plt+0x11c0>
  402f90:	mov	w22, wzr
  402f94:	str	x20, [x19]
  402f98:	tbz	w22, #31, 402dac <ferror@plt+0x11cc>
  402f9c:	b	402da0 <ferror@plt+0x11c0>
  402fa0:	mov	w24, #0x400                 	// #1024
  402fa4:	b	402fac <ferror@plt+0x13cc>
  402fa8:	mov	w24, #0x3e8                 	// #1000
  402fac:	ldrsb	w22, [x25]
  402fb0:	adrp	x23, 405000 <ferror@plt+0x3420>
  402fb4:	add	x23, x23, #0xcca
  402fb8:	mov	w2, #0x9                   	// #9
  402fbc:	mov	x0, x23
  402fc0:	mov	w1, w22
  402fc4:	bl	401b00 <memchr@plt>
  402fc8:	cbnz	x0, 402fe8 <ferror@plt+0x1408>
  402fcc:	adrp	x23, 405000 <ferror@plt+0x3420>
  402fd0:	add	x23, x23, #0xcd3
  402fd4:	mov	w2, #0x9                   	// #9
  402fd8:	mov	x0, x23
  402fdc:	mov	w1, w22
  402fe0:	bl	401b00 <memchr@plt>
  402fe4:	cbz	x0, 402d9c <ferror@plt+0x11bc>
  402fe8:	sub	w8, w0, w23
  402fec:	adds	w8, w8, #0x1
  402ff0:	b.cs	403014 <ferror@plt+0x1434>  // b.hs, b.nlast
  402ff4:	mvn	w9, w0
  402ff8:	add	w9, w9, w23
  402ffc:	umulh	x10, x24, x20
  403000:	cmp	xzr, x10
  403004:	b.ne	40301c <ferror@plt+0x143c>  // b.any
  403008:	adds	w9, w9, #0x1
  40300c:	mul	x20, x20, x24
  403010:	b.cc	402ffc <ferror@plt+0x141c>  // b.lo, b.ul, b.last
  403014:	mov	w22, wzr
  403018:	b	403020 <ferror@plt+0x1440>
  40301c:	mov	w22, #0xffffffde            	// #-34
  403020:	cbz	x21, 403028 <ferror@plt+0x1448>
  403024:	str	w8, [x21]
  403028:	cbz	x28, 402f94 <ferror@plt+0x13b4>
  40302c:	cbz	w8, 402f94 <ferror@plt+0x13b4>
  403030:	mvn	w8, w0
  403034:	add	w9, w8, w23
  403038:	mov	w8, #0x1                   	// #1
  40303c:	umulh	x10, x24, x8
  403040:	cmp	xzr, x10
  403044:	b.ne	403054 <ferror@plt+0x1474>  // b.any
  403048:	adds	w9, w9, #0x1
  40304c:	mul	x8, x8, x24
  403050:	b.cc	40303c <ferror@plt+0x145c>  // b.lo, b.ul, b.last
  403054:	mov	w9, #0xa                   	// #10
  403058:	cmp	x28, #0xb
  40305c:	b.cc	403070 <ferror@plt+0x1490>  // b.lo, b.ul, b.last
  403060:	add	x9, x9, x9, lsl #2
  403064:	lsl	x9, x9, #1
  403068:	cmp	x9, x28
  40306c:	b.cc	403060 <ferror@plt+0x1480>  // b.lo, b.ul, b.last
  403070:	cmp	w27, #0x1
  403074:	b.lt	403120 <ferror@plt+0x1540>  // b.tstop
  403078:	cmp	w27, #0x3
  40307c:	b.hi	403088 <ferror@plt+0x14a8>  // b.pmore
  403080:	mov	w10, wzr
  403084:	b	40310c <ferror@plt+0x152c>
  403088:	mov	w10, #0x1                   	// #1
  40308c:	dup	v0.2d, x10
  403090:	and	w10, w27, #0xfffffffc
  403094:	mov	v1.16b, v0.16b
  403098:	mov	v1.d[0], x9
  40309c:	mov	w9, w10
  4030a0:	fmov	x12, d1
  4030a4:	mov	x11, v1.d[1]
  4030a8:	add	x12, x12, x12, lsl #2
  4030ac:	fmov	x13, d0
  4030b0:	lsl	x12, x12, #1
  4030b4:	add	x11, x11, x11, lsl #2
  4030b8:	add	x13, x13, x13, lsl #2
  4030bc:	mov	x14, v0.d[1]
  4030c0:	fmov	d1, x12
  4030c4:	lsl	x11, x11, #1
  4030c8:	lsl	x13, x13, #1
  4030cc:	mov	v1.d[1], x11
  4030d0:	add	x11, x14, x14, lsl #2
  4030d4:	fmov	d0, x13
  4030d8:	lsl	x11, x11, #1
  4030dc:	subs	w9, w9, #0x4
  4030e0:	mov	v0.d[1], x11
  4030e4:	b.ne	4030a0 <ferror@plt+0x14c0>  // b.any
  4030e8:	mov	x9, v1.d[1]
  4030ec:	mov	x11, v0.d[1]
  4030f0:	fmov	x12, d1
  4030f4:	fmov	x13, d0
  4030f8:	mul	x12, x13, x12
  4030fc:	mul	x9, x11, x9
  403100:	cmp	w27, w10
  403104:	mul	x9, x12, x9
  403108:	b.eq	403120 <ferror@plt+0x1540>  // b.none
  40310c:	sub	w10, w27, w10
  403110:	add	x9, x9, x9, lsl #2
  403114:	subs	w10, w10, #0x1
  403118:	lsl	x9, x9, #1
  40311c:	b.ne	403110 <ferror@plt+0x1530>  // b.any
  403120:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  403124:	mov	w12, #0x1                   	// #1
  403128:	movk	x10, #0xcccd
  40312c:	mov	w11, #0xa                   	// #10
  403130:	b	403144 <ferror@plt+0x1564>
  403134:	cmp	x28, #0x9
  403138:	mov	x28, x13
  40313c:	mov	x12, x14
  403140:	b.ls	402f94 <ferror@plt+0x13b4>  // b.plast
  403144:	umulh	x13, x28, x10
  403148:	lsr	x13, x13, #3
  40314c:	add	x14, x12, x12, lsl #2
  403150:	msub	x15, x13, x11, x28
  403154:	lsl	x14, x14, #1
  403158:	cbz	x15, 403134 <ferror@plt+0x1554>
  40315c:	udiv	x12, x9, x12
  403160:	udiv	x12, x12, x15
  403164:	udiv	x12, x8, x12
  403168:	add	x20, x12, x20
  40316c:	b	403134 <ferror@plt+0x1554>
  403170:	mov	x2, xzr
  403174:	b	402d34 <ferror@plt+0x1154>
  403178:	stp	x29, x30, [sp, #-48]!
  40317c:	stp	x20, x19, [sp, #32]
  403180:	mov	x20, x1
  403184:	mov	x19, x0
  403188:	str	x21, [sp, #16]
  40318c:	mov	x29, sp
  403190:	cbz	x0, 4031c4 <ferror@plt+0x15e4>
  403194:	ldrb	w21, [x19]
  403198:	mov	x8, x19
  40319c:	cbz	w21, 4031c8 <ferror@plt+0x15e8>
  4031a0:	bl	401a10 <__ctype_b_loc@plt>
  4031a4:	ldr	x9, [x0]
  4031a8:	mov	x8, x19
  4031ac:	and	x10, x21, #0xff
  4031b0:	ldrh	w10, [x9, x10, lsl #1]
  4031b4:	tbz	w10, #11, 4031c8 <ferror@plt+0x15e8>
  4031b8:	ldrb	w21, [x8, #1]!
  4031bc:	cbnz	w21, 4031ac <ferror@plt+0x15cc>
  4031c0:	b	4031c8 <ferror@plt+0x15e8>
  4031c4:	mov	x8, xzr
  4031c8:	cbz	x20, 4031d0 <ferror@plt+0x15f0>
  4031cc:	str	x8, [x20]
  4031d0:	cmp	x8, x19
  4031d4:	b.ls	4031e8 <ferror@plt+0x1608>  // b.plast
  4031d8:	ldrb	w8, [x8]
  4031dc:	cmp	w8, #0x0
  4031e0:	cset	w0, eq  // eq = none
  4031e4:	b	4031ec <ferror@plt+0x160c>
  4031e8:	mov	w0, wzr
  4031ec:	ldp	x20, x19, [sp, #32]
  4031f0:	ldr	x21, [sp, #16]
  4031f4:	ldp	x29, x30, [sp], #48
  4031f8:	ret
  4031fc:	stp	x29, x30, [sp, #-48]!
  403200:	stp	x20, x19, [sp, #32]
  403204:	mov	x20, x1
  403208:	mov	x19, x0
  40320c:	str	x21, [sp, #16]
  403210:	mov	x29, sp
  403214:	cbz	x0, 403248 <ferror@plt+0x1668>
  403218:	ldrb	w21, [x19]
  40321c:	mov	x8, x19
  403220:	cbz	w21, 40324c <ferror@plt+0x166c>
  403224:	bl	401a10 <__ctype_b_loc@plt>
  403228:	ldr	x9, [x0]
  40322c:	mov	x8, x19
  403230:	and	x10, x21, #0xff
  403234:	ldrh	w10, [x9, x10, lsl #1]
  403238:	tbz	w10, #12, 40324c <ferror@plt+0x166c>
  40323c:	ldrb	w21, [x8, #1]!
  403240:	cbnz	w21, 403230 <ferror@plt+0x1650>
  403244:	b	40324c <ferror@plt+0x166c>
  403248:	mov	x8, xzr
  40324c:	cbz	x20, 403254 <ferror@plt+0x1674>
  403250:	str	x8, [x20]
  403254:	cmp	x8, x19
  403258:	b.ls	40326c <ferror@plt+0x168c>  // b.plast
  40325c:	ldrb	w8, [x8]
  403260:	cmp	w8, #0x0
  403264:	cset	w0, eq  // eq = none
  403268:	b	403270 <ferror@plt+0x1690>
  40326c:	mov	w0, wzr
  403270:	ldp	x20, x19, [sp, #32]
  403274:	ldr	x21, [sp, #16]
  403278:	ldp	x29, x30, [sp], #48
  40327c:	ret
  403280:	sub	sp, sp, #0x110
  403284:	stp	x29, x30, [sp, #208]
  403288:	add	x29, sp, #0xd0
  40328c:	mov	x8, #0xffffffffffffffd0    	// #-48
  403290:	mov	x9, sp
  403294:	sub	x10, x29, #0x50
  403298:	stp	x28, x23, [sp, #224]
  40329c:	stp	x22, x21, [sp, #240]
  4032a0:	stp	x20, x19, [sp, #256]
  4032a4:	mov	x20, x1
  4032a8:	mov	x19, x0
  4032ac:	movk	x8, #0xff80, lsl #32
  4032b0:	add	x11, x29, #0x40
  4032b4:	add	x9, x9, #0x80
  4032b8:	add	x22, x10, #0x30
  4032bc:	mov	w23, #0xffffffd0            	// #-48
  4032c0:	stp	x2, x3, [x29, #-80]
  4032c4:	stp	x4, x5, [x29, #-64]
  4032c8:	stp	x6, x7, [x29, #-48]
  4032cc:	stp	q1, q2, [sp, #16]
  4032d0:	stp	q3, q4, [sp, #48]
  4032d4:	str	q0, [sp]
  4032d8:	stp	q5, q6, [sp, #80]
  4032dc:	str	q7, [sp, #112]
  4032e0:	stp	x9, x8, [x29, #-16]
  4032e4:	stp	x11, x22, [x29, #-32]
  4032e8:	tbnz	w23, #31, 4032f4 <ferror@plt+0x1714>
  4032ec:	mov	w8, w23
  4032f0:	b	40330c <ferror@plt+0x172c>
  4032f4:	add	w8, w23, #0x8
  4032f8:	cmn	w23, #0x8
  4032fc:	stur	w8, [x29, #-8]
  403300:	b.gt	40330c <ferror@plt+0x172c>
  403304:	add	x9, x22, w23, sxtw
  403308:	b	403318 <ferror@plt+0x1738>
  40330c:	ldur	x9, [x29, #-32]
  403310:	add	x10, x9, #0x8
  403314:	stur	x10, [x29, #-32]
  403318:	ldr	x1, [x9]
  40331c:	cbz	x1, 403394 <ferror@plt+0x17b4>
  403320:	tbnz	w8, #31, 40332c <ferror@plt+0x174c>
  403324:	mov	w23, w8
  403328:	b	403344 <ferror@plt+0x1764>
  40332c:	add	w23, w8, #0x8
  403330:	cmn	w8, #0x8
  403334:	stur	w23, [x29, #-8]
  403338:	b.gt	403344 <ferror@plt+0x1764>
  40333c:	add	x8, x22, w8, sxtw
  403340:	b	403350 <ferror@plt+0x1770>
  403344:	ldur	x8, [x29, #-32]
  403348:	add	x9, x8, #0x8
  40334c:	stur	x9, [x29, #-32]
  403350:	ldr	x21, [x8]
  403354:	cbz	x21, 403394 <ferror@plt+0x17b4>
  403358:	mov	x0, x19
  40335c:	bl	4019f0 <strcmp@plt>
  403360:	cbz	w0, 403378 <ferror@plt+0x1798>
  403364:	mov	x0, x19
  403368:	mov	x1, x21
  40336c:	bl	4019f0 <strcmp@plt>
  403370:	cbnz	w0, 4032e8 <ferror@plt+0x1708>
  403374:	b	40337c <ferror@plt+0x179c>
  403378:	mov	w0, #0x1                   	// #1
  40337c:	ldp	x20, x19, [sp, #256]
  403380:	ldp	x22, x21, [sp, #240]
  403384:	ldp	x28, x23, [sp, #224]
  403388:	ldp	x29, x30, [sp, #208]
  40338c:	add	sp, sp, #0x110
  403390:	ret
  403394:	adrp	x8, 417000 <ferror@plt+0x15420>
  403398:	ldr	w0, [x8, #592]
  40339c:	adrp	x1, 405000 <ferror@plt+0x3420>
  4033a0:	add	x1, x1, #0xcdc
  4033a4:	mov	x2, x20
  4033a8:	mov	x3, x19
  4033ac:	bl	401b30 <errx@plt>
  4033b0:	cbz	x1, 4033d4 <ferror@plt+0x17f4>
  4033b4:	sxtb	w8, w2
  4033b8:	ldrsb	w9, [x0]
  4033bc:	cbz	w9, 4033d4 <ferror@plt+0x17f4>
  4033c0:	cmp	w8, w9
  4033c4:	b.eq	4033d8 <ferror@plt+0x17f8>  // b.none
  4033c8:	sub	x1, x1, #0x1
  4033cc:	add	x0, x0, #0x1
  4033d0:	cbnz	x1, 4033b8 <ferror@plt+0x17d8>
  4033d4:	mov	x0, xzr
  4033d8:	ret
  4033dc:	stp	x29, x30, [sp, #-32]!
  4033e0:	stp	x20, x19, [sp, #16]
  4033e4:	mov	x29, sp
  4033e8:	mov	x20, x1
  4033ec:	mov	x19, x0
  4033f0:	bl	40354c <ferror@plt+0x196c>
  4033f4:	cmp	x0, w0, sxtw
  4033f8:	b.ne	403410 <ferror@plt+0x1830>  // b.any
  4033fc:	cmp	w0, w0, sxth
  403400:	b.ne	403410 <ferror@plt+0x1830>  // b.any
  403404:	ldp	x20, x19, [sp, #16]
  403408:	ldp	x29, x30, [sp], #32
  40340c:	ret
  403410:	bl	401b70 <__errno_location@plt>
  403414:	mov	w8, #0x22                  	// #34
  403418:	str	w8, [x0]
  40341c:	adrp	x8, 417000 <ferror@plt+0x15420>
  403420:	ldr	w0, [x8, #592]
  403424:	adrp	x1, 405000 <ferror@plt+0x3420>
  403428:	add	x1, x1, #0xcdc
  40342c:	mov	x2, x20
  403430:	mov	x3, x19
  403434:	bl	401bb0 <err@plt>
  403438:	stp	x29, x30, [sp, #-32]!
  40343c:	stp	x20, x19, [sp, #16]
  403440:	mov	x29, sp
  403444:	mov	x20, x1
  403448:	mov	x19, x0
  40344c:	bl	40354c <ferror@plt+0x196c>
  403450:	cmp	x0, w0, sxtw
  403454:	b.ne	403464 <ferror@plt+0x1884>  // b.any
  403458:	ldp	x20, x19, [sp, #16]
  40345c:	ldp	x29, x30, [sp], #32
  403460:	ret
  403464:	bl	401b70 <__errno_location@plt>
  403468:	mov	w8, #0x22                  	// #34
  40346c:	str	w8, [x0]
  403470:	adrp	x8, 417000 <ferror@plt+0x15420>
  403474:	ldr	w0, [x8, #592]
  403478:	adrp	x1, 405000 <ferror@plt+0x3420>
  40347c:	add	x1, x1, #0xcdc
  403480:	mov	x2, x20
  403484:	mov	x3, x19
  403488:	bl	401bb0 <err@plt>
  40348c:	stp	x29, x30, [sp, #-32]!
  403490:	mov	w2, #0xa                   	// #10
  403494:	stp	x20, x19, [sp, #16]
  403498:	mov	x29, sp
  40349c:	mov	x20, x1
  4034a0:	mov	x19, x0
  4034a4:	bl	4036bc <ferror@plt+0x1adc>
  4034a8:	lsr	x8, x0, #32
  4034ac:	cbnz	x8, 4034c4 <ferror@plt+0x18e4>
  4034b0:	cmp	w0, #0x10, lsl #12
  4034b4:	b.cs	4034c4 <ferror@plt+0x18e4>  // b.hs, b.nlast
  4034b8:	ldp	x20, x19, [sp, #16]
  4034bc:	ldp	x29, x30, [sp], #32
  4034c0:	ret
  4034c4:	bl	401b70 <__errno_location@plt>
  4034c8:	mov	w8, #0x22                  	// #34
  4034cc:	str	w8, [x0]
  4034d0:	adrp	x8, 417000 <ferror@plt+0x15420>
  4034d4:	ldr	w0, [x8, #592]
  4034d8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4034dc:	add	x1, x1, #0xcdc
  4034e0:	mov	x2, x20
  4034e4:	mov	x3, x19
  4034e8:	bl	401bb0 <err@plt>
  4034ec:	stp	x29, x30, [sp, #-32]!
  4034f0:	mov	w2, #0x10                  	// #16
  4034f4:	stp	x20, x19, [sp, #16]
  4034f8:	mov	x29, sp
  4034fc:	mov	x20, x1
  403500:	mov	x19, x0
  403504:	bl	4036bc <ferror@plt+0x1adc>
  403508:	lsr	x8, x0, #32
  40350c:	cbnz	x8, 403524 <ferror@plt+0x1944>
  403510:	cmp	w0, #0x10, lsl #12
  403514:	b.cs	403524 <ferror@plt+0x1944>  // b.hs, b.nlast
  403518:	ldp	x20, x19, [sp, #16]
  40351c:	ldp	x29, x30, [sp], #32
  403520:	ret
  403524:	bl	401b70 <__errno_location@plt>
  403528:	mov	w8, #0x22                  	// #34
  40352c:	str	w8, [x0]
  403530:	adrp	x8, 417000 <ferror@plt+0x15420>
  403534:	ldr	w0, [x8, #592]
  403538:	adrp	x1, 405000 <ferror@plt+0x3420>
  40353c:	add	x1, x1, #0xcdc
  403540:	mov	x2, x20
  403544:	mov	x3, x19
  403548:	bl	401bb0 <err@plt>
  40354c:	stp	x29, x30, [sp, #-48]!
  403550:	mov	x29, sp
  403554:	str	x21, [sp, #16]
  403558:	stp	x20, x19, [sp, #32]
  40355c:	mov	x20, x1
  403560:	mov	x19, x0
  403564:	str	xzr, [x29, #24]
  403568:	bl	401b70 <__errno_location@plt>
  40356c:	str	wzr, [x0]
  403570:	cbz	x19, 4035c4 <ferror@plt+0x19e4>
  403574:	ldrb	w8, [x19]
  403578:	cbz	w8, 4035c4 <ferror@plt+0x19e4>
  40357c:	mov	x21, x0
  403580:	add	x1, x29, #0x18
  403584:	mov	w2, #0xa                   	// #10
  403588:	mov	x0, x19
  40358c:	mov	w3, wzr
  403590:	bl	4018b0 <__strtol_internal@plt>
  403594:	ldr	w8, [x21]
  403598:	cbnz	w8, 4035e0 <ferror@plt+0x1a00>
  40359c:	ldr	x8, [x29, #24]
  4035a0:	cmp	x8, x19
  4035a4:	b.eq	4035c4 <ferror@plt+0x19e4>  // b.none
  4035a8:	cbz	x8, 4035b4 <ferror@plt+0x19d4>
  4035ac:	ldrb	w8, [x8]
  4035b0:	cbnz	w8, 4035c4 <ferror@plt+0x19e4>
  4035b4:	ldp	x20, x19, [sp, #32]
  4035b8:	ldr	x21, [sp, #16]
  4035bc:	ldp	x29, x30, [sp], #48
  4035c0:	ret
  4035c4:	adrp	x8, 417000 <ferror@plt+0x15420>
  4035c8:	ldr	w0, [x8, #592]
  4035cc:	adrp	x1, 405000 <ferror@plt+0x3420>
  4035d0:	add	x1, x1, #0xcdc
  4035d4:	mov	x2, x20
  4035d8:	mov	x3, x19
  4035dc:	bl	401b30 <errx@plt>
  4035e0:	adrp	x9, 417000 <ferror@plt+0x15420>
  4035e4:	ldr	w0, [x9, #592]
  4035e8:	cmp	w8, #0x22
  4035ec:	b.ne	4035cc <ferror@plt+0x19ec>  // b.any
  4035f0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4035f4:	add	x1, x1, #0xcdc
  4035f8:	mov	x2, x20
  4035fc:	mov	x3, x19
  403600:	bl	401bb0 <err@plt>
  403604:	stp	x29, x30, [sp, #-32]!
  403608:	mov	w2, #0xa                   	// #10
  40360c:	stp	x20, x19, [sp, #16]
  403610:	mov	x29, sp
  403614:	mov	x20, x1
  403618:	mov	x19, x0
  40361c:	bl	4036bc <ferror@plt+0x1adc>
  403620:	lsr	x8, x0, #32
  403624:	cbnz	x8, 403634 <ferror@plt+0x1a54>
  403628:	ldp	x20, x19, [sp, #16]
  40362c:	ldp	x29, x30, [sp], #32
  403630:	ret
  403634:	bl	401b70 <__errno_location@plt>
  403638:	mov	w8, #0x22                  	// #34
  40363c:	str	w8, [x0]
  403640:	adrp	x8, 417000 <ferror@plt+0x15420>
  403644:	ldr	w0, [x8, #592]
  403648:	adrp	x1, 405000 <ferror@plt+0x3420>
  40364c:	add	x1, x1, #0xcdc
  403650:	mov	x2, x20
  403654:	mov	x3, x19
  403658:	bl	401bb0 <err@plt>
  40365c:	stp	x29, x30, [sp, #-32]!
  403660:	mov	w2, #0x10                  	// #16
  403664:	stp	x20, x19, [sp, #16]
  403668:	mov	x29, sp
  40366c:	mov	x20, x1
  403670:	mov	x19, x0
  403674:	bl	4036bc <ferror@plt+0x1adc>
  403678:	lsr	x8, x0, #32
  40367c:	cbnz	x8, 40368c <ferror@plt+0x1aac>
  403680:	ldp	x20, x19, [sp, #16]
  403684:	ldp	x29, x30, [sp], #32
  403688:	ret
  40368c:	bl	401b70 <__errno_location@plt>
  403690:	mov	w8, #0x22                  	// #34
  403694:	str	w8, [x0]
  403698:	adrp	x8, 417000 <ferror@plt+0x15420>
  40369c:	ldr	w0, [x8, #592]
  4036a0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4036a4:	add	x1, x1, #0xcdc
  4036a8:	mov	x2, x20
  4036ac:	mov	x3, x19
  4036b0:	bl	401bb0 <err@plt>
  4036b4:	mov	w2, #0xa                   	// #10
  4036b8:	b	4036bc <ferror@plt+0x1adc>
  4036bc:	sub	sp, sp, #0x40
  4036c0:	stp	x29, x30, [sp, #16]
  4036c4:	stp	x22, x21, [sp, #32]
  4036c8:	stp	x20, x19, [sp, #48]
  4036cc:	add	x29, sp, #0x10
  4036d0:	mov	w21, w2
  4036d4:	mov	x20, x1
  4036d8:	mov	x19, x0
  4036dc:	str	xzr, [sp, #8]
  4036e0:	bl	401b70 <__errno_location@plt>
  4036e4:	str	wzr, [x0]
  4036e8:	cbz	x19, 403740 <ferror@plt+0x1b60>
  4036ec:	ldrb	w8, [x19]
  4036f0:	cbz	w8, 403740 <ferror@plt+0x1b60>
  4036f4:	mov	x22, x0
  4036f8:	add	x1, sp, #0x8
  4036fc:	mov	x0, x19
  403700:	mov	w2, w21
  403704:	mov	w3, wzr
  403708:	bl	401920 <__strtoul_internal@plt>
  40370c:	ldr	w8, [x22]
  403710:	cbnz	w8, 40375c <ferror@plt+0x1b7c>
  403714:	ldr	x8, [sp, #8]
  403718:	cmp	x8, x19
  40371c:	b.eq	403740 <ferror@plt+0x1b60>  // b.none
  403720:	cbz	x8, 40372c <ferror@plt+0x1b4c>
  403724:	ldrb	w8, [x8]
  403728:	cbnz	w8, 403740 <ferror@plt+0x1b60>
  40372c:	ldp	x20, x19, [sp, #48]
  403730:	ldp	x22, x21, [sp, #32]
  403734:	ldp	x29, x30, [sp, #16]
  403738:	add	sp, sp, #0x40
  40373c:	ret
  403740:	adrp	x8, 417000 <ferror@plt+0x15420>
  403744:	ldr	w0, [x8, #592]
  403748:	adrp	x1, 405000 <ferror@plt+0x3420>
  40374c:	add	x1, x1, #0xcdc
  403750:	mov	x2, x20
  403754:	mov	x3, x19
  403758:	bl	401b30 <errx@plt>
  40375c:	adrp	x9, 417000 <ferror@plt+0x15420>
  403760:	ldr	w0, [x9, #592]
  403764:	cmp	w8, #0x22
  403768:	b.ne	403748 <ferror@plt+0x1b68>  // b.any
  40376c:	adrp	x1, 405000 <ferror@plt+0x3420>
  403770:	add	x1, x1, #0xcdc
  403774:	mov	x2, x20
  403778:	mov	x3, x19
  40377c:	bl	401bb0 <err@plt>
  403780:	mov	w2, #0x10                  	// #16
  403784:	b	4036bc <ferror@plt+0x1adc>
  403788:	stp	x29, x30, [sp, #-48]!
  40378c:	mov	x29, sp
  403790:	str	x21, [sp, #16]
  403794:	stp	x20, x19, [sp, #32]
  403798:	mov	x20, x1
  40379c:	mov	x19, x0
  4037a0:	str	xzr, [x29, #24]
  4037a4:	bl	401b70 <__errno_location@plt>
  4037a8:	str	wzr, [x0]
  4037ac:	cbz	x19, 4037f8 <ferror@plt+0x1c18>
  4037b0:	ldrb	w8, [x19]
  4037b4:	cbz	w8, 4037f8 <ferror@plt+0x1c18>
  4037b8:	mov	x21, x0
  4037bc:	add	x1, x29, #0x18
  4037c0:	mov	x0, x19
  4037c4:	bl	4017e0 <strtod@plt>
  4037c8:	ldr	w8, [x21]
  4037cc:	cbnz	w8, 403814 <ferror@plt+0x1c34>
  4037d0:	ldr	x8, [x29, #24]
  4037d4:	cmp	x8, x19
  4037d8:	b.eq	4037f8 <ferror@plt+0x1c18>  // b.none
  4037dc:	cbz	x8, 4037e8 <ferror@plt+0x1c08>
  4037e0:	ldrb	w8, [x8]
  4037e4:	cbnz	w8, 4037f8 <ferror@plt+0x1c18>
  4037e8:	ldp	x20, x19, [sp, #32]
  4037ec:	ldr	x21, [sp, #16]
  4037f0:	ldp	x29, x30, [sp], #48
  4037f4:	ret
  4037f8:	adrp	x8, 417000 <ferror@plt+0x15420>
  4037fc:	ldr	w0, [x8, #592]
  403800:	adrp	x1, 405000 <ferror@plt+0x3420>
  403804:	add	x1, x1, #0xcdc
  403808:	mov	x2, x20
  40380c:	mov	x3, x19
  403810:	bl	401b30 <errx@plt>
  403814:	adrp	x9, 417000 <ferror@plt+0x15420>
  403818:	ldr	w0, [x9, #592]
  40381c:	cmp	w8, #0x22
  403820:	b.ne	403800 <ferror@plt+0x1c20>  // b.any
  403824:	adrp	x1, 405000 <ferror@plt+0x3420>
  403828:	add	x1, x1, #0xcdc
  40382c:	mov	x2, x20
  403830:	mov	x3, x19
  403834:	bl	401bb0 <err@plt>
  403838:	stp	x29, x30, [sp, #-48]!
  40383c:	mov	x29, sp
  403840:	str	x21, [sp, #16]
  403844:	stp	x20, x19, [sp, #32]
  403848:	mov	x20, x1
  40384c:	mov	x19, x0
  403850:	str	xzr, [x29, #24]
  403854:	bl	401b70 <__errno_location@plt>
  403858:	str	wzr, [x0]
  40385c:	cbz	x19, 4038ac <ferror@plt+0x1ccc>
  403860:	ldrb	w8, [x19]
  403864:	cbz	w8, 4038ac <ferror@plt+0x1ccc>
  403868:	mov	x21, x0
  40386c:	add	x1, x29, #0x18
  403870:	mov	w2, #0xa                   	// #10
  403874:	mov	x0, x19
  403878:	bl	401a20 <strtol@plt>
  40387c:	ldr	w8, [x21]
  403880:	cbnz	w8, 4038c8 <ferror@plt+0x1ce8>
  403884:	ldr	x8, [x29, #24]
  403888:	cmp	x8, x19
  40388c:	b.eq	4038ac <ferror@plt+0x1ccc>  // b.none
  403890:	cbz	x8, 40389c <ferror@plt+0x1cbc>
  403894:	ldrb	w8, [x8]
  403898:	cbnz	w8, 4038ac <ferror@plt+0x1ccc>
  40389c:	ldp	x20, x19, [sp, #32]
  4038a0:	ldr	x21, [sp, #16]
  4038a4:	ldp	x29, x30, [sp], #48
  4038a8:	ret
  4038ac:	adrp	x8, 417000 <ferror@plt+0x15420>
  4038b0:	ldr	w0, [x8, #592]
  4038b4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4038b8:	add	x1, x1, #0xcdc
  4038bc:	mov	x2, x20
  4038c0:	mov	x3, x19
  4038c4:	bl	401b30 <errx@plt>
  4038c8:	adrp	x9, 417000 <ferror@plt+0x15420>
  4038cc:	ldr	w0, [x9, #592]
  4038d0:	cmp	w8, #0x22
  4038d4:	b.ne	4038b4 <ferror@plt+0x1cd4>  // b.any
  4038d8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4038dc:	add	x1, x1, #0xcdc
  4038e0:	mov	x2, x20
  4038e4:	mov	x3, x19
  4038e8:	bl	401bb0 <err@plt>
  4038ec:	stp	x29, x30, [sp, #-48]!
  4038f0:	mov	x29, sp
  4038f4:	str	x21, [sp, #16]
  4038f8:	stp	x20, x19, [sp, #32]
  4038fc:	mov	x20, x1
  403900:	mov	x19, x0
  403904:	str	xzr, [x29, #24]
  403908:	bl	401b70 <__errno_location@plt>
  40390c:	str	wzr, [x0]
  403910:	cbz	x19, 403960 <ferror@plt+0x1d80>
  403914:	ldrb	w8, [x19]
  403918:	cbz	w8, 403960 <ferror@plt+0x1d80>
  40391c:	mov	x21, x0
  403920:	add	x1, x29, #0x18
  403924:	mov	w2, #0xa                   	// #10
  403928:	mov	x0, x19
  40392c:	bl	401790 <strtoul@plt>
  403930:	ldr	w8, [x21]
  403934:	cbnz	w8, 40397c <ferror@plt+0x1d9c>
  403938:	ldr	x8, [x29, #24]
  40393c:	cmp	x8, x19
  403940:	b.eq	403960 <ferror@plt+0x1d80>  // b.none
  403944:	cbz	x8, 403950 <ferror@plt+0x1d70>
  403948:	ldrb	w8, [x8]
  40394c:	cbnz	w8, 403960 <ferror@plt+0x1d80>
  403950:	ldp	x20, x19, [sp, #32]
  403954:	ldr	x21, [sp, #16]
  403958:	ldp	x29, x30, [sp], #48
  40395c:	ret
  403960:	adrp	x8, 417000 <ferror@plt+0x15420>
  403964:	ldr	w0, [x8, #592]
  403968:	adrp	x1, 405000 <ferror@plt+0x3420>
  40396c:	add	x1, x1, #0xcdc
  403970:	mov	x2, x20
  403974:	mov	x3, x19
  403978:	bl	401b30 <errx@plt>
  40397c:	adrp	x9, 417000 <ferror@plt+0x15420>
  403980:	ldr	w0, [x9, #592]
  403984:	cmp	w8, #0x22
  403988:	b.ne	403968 <ferror@plt+0x1d88>  // b.any
  40398c:	adrp	x1, 405000 <ferror@plt+0x3420>
  403990:	add	x1, x1, #0xcdc
  403994:	mov	x2, x20
  403998:	mov	x3, x19
  40399c:	bl	401bb0 <err@plt>
  4039a0:	sub	sp, sp, #0x30
  4039a4:	stp	x20, x19, [sp, #32]
  4039a8:	mov	x20, x1
  4039ac:	add	x1, sp, #0x8
  4039b0:	mov	x2, xzr
  4039b4:	stp	x29, x30, [sp, #16]
  4039b8:	add	x29, sp, #0x10
  4039bc:	mov	x19, x0
  4039c0:	bl	402d34 <ferror@plt+0x1154>
  4039c4:	cbnz	w0, 4039dc <ferror@plt+0x1dfc>
  4039c8:	ldr	x0, [sp, #8]
  4039cc:	ldp	x20, x19, [sp, #32]
  4039d0:	ldp	x29, x30, [sp, #16]
  4039d4:	add	sp, sp, #0x30
  4039d8:	ret
  4039dc:	bl	401b70 <__errno_location@plt>
  4039e0:	adrp	x9, 417000 <ferror@plt+0x15420>
  4039e4:	ldr	w8, [x0]
  4039e8:	ldr	w0, [x9, #592]
  4039ec:	adrp	x1, 405000 <ferror@plt+0x3420>
  4039f0:	add	x1, x1, #0xcdc
  4039f4:	mov	x2, x20
  4039f8:	mov	x3, x19
  4039fc:	cbnz	w8, 403a04 <ferror@plt+0x1e24>
  403a00:	bl	401b30 <errx@plt>
  403a04:	bl	401bb0 <err@plt>
  403a08:	stp	x29, x30, [sp, #-32]!
  403a0c:	str	x19, [sp, #16]
  403a10:	mov	x19, x1
  403a14:	mov	x1, x2
  403a18:	mov	x29, sp
  403a1c:	bl	403788 <ferror@plt+0x1ba8>
  403a20:	fcvtzs	x8, d0
  403a24:	mov	x9, #0x848000000000        	// #145685290680320
  403a28:	movk	x9, #0x412e, lsl #48
  403a2c:	scvtf	d1, x8
  403a30:	fmov	d2, x9
  403a34:	fsub	d0, d0, d1
  403a38:	fmul	d0, d0, d2
  403a3c:	fcvtzs	x9, d0
  403a40:	stp	x8, x9, [x19]
  403a44:	ldr	x19, [sp, #16]
  403a48:	ldp	x29, x30, [sp], #32
  403a4c:	ret
  403a50:	and	w8, w0, #0xf000
  403a54:	sub	w8, w8, #0x1, lsl #12
  403a58:	lsr	w9, w8, #12
  403a5c:	cmp	w9, #0xb
  403a60:	mov	w8, wzr
  403a64:	b.hi	403ab8 <ferror@plt+0x1ed8>  // b.pmore
  403a68:	adrp	x10, 405000 <ferror@plt+0x3420>
  403a6c:	add	x10, x10, #0xcbe
  403a70:	adr	x11, 403a84 <ferror@plt+0x1ea4>
  403a74:	ldrb	w12, [x10, x9]
  403a78:	add	x11, x11, x12, lsl #2
  403a7c:	mov	w9, #0x64                  	// #100
  403a80:	br	x11
  403a84:	mov	w9, #0x70                  	// #112
  403a88:	b	403ab0 <ferror@plt+0x1ed0>
  403a8c:	mov	w9, #0x63                  	// #99
  403a90:	b	403ab0 <ferror@plt+0x1ed0>
  403a94:	mov	w9, #0x62                  	// #98
  403a98:	b	403ab0 <ferror@plt+0x1ed0>
  403a9c:	mov	w9, #0x6c                  	// #108
  403aa0:	b	403ab0 <ferror@plt+0x1ed0>
  403aa4:	mov	w9, #0x73                  	// #115
  403aa8:	b	403ab0 <ferror@plt+0x1ed0>
  403aac:	mov	w9, #0x2d                  	// #45
  403ab0:	mov	w8, #0x1                   	// #1
  403ab4:	strb	w9, [x1]
  403ab8:	tst	w0, #0x100
  403abc:	mov	w9, #0x72                  	// #114
  403ac0:	mov	w10, #0x2d                  	// #45
  403ac4:	add	x11, x1, x8
  403ac8:	mov	w12, #0x77                  	// #119
  403acc:	csel	w17, w10, w9, eq  // eq = none
  403ad0:	tst	w0, #0x80
  403ad4:	mov	w14, #0x53                  	// #83
  403ad8:	mov	w15, #0x73                  	// #115
  403adc:	mov	w16, #0x78                  	// #120
  403ae0:	strb	w17, [x11]
  403ae4:	csel	w17, w10, w12, eq  // eq = none
  403ae8:	tst	w0, #0x40
  403aec:	orr	x13, x8, #0x2
  403af0:	strb	w17, [x11, #1]
  403af4:	csel	w11, w15, w14, ne  // ne = any
  403af8:	csel	w17, w16, w10, ne  // ne = any
  403afc:	tst	w0, #0x800
  403b00:	csel	w11, w17, w11, eq  // eq = none
  403b04:	add	x13, x13, x1
  403b08:	tst	w0, #0x20
  403b0c:	strb	w11, [x13]
  403b10:	csel	w11, w10, w9, eq  // eq = none
  403b14:	tst	w0, #0x10
  403b18:	strb	w11, [x13, #1]
  403b1c:	csel	w11, w10, w12, eq  // eq = none
  403b20:	tst	w0, #0x8
  403b24:	csel	w14, w15, w14, ne  // ne = any
  403b28:	csel	w15, w16, w10, ne  // ne = any
  403b2c:	tst	w0, #0x400
  403b30:	orr	x8, x8, #0x6
  403b34:	csel	w14, w15, w14, eq  // eq = none
  403b38:	tst	w0, #0x4
  403b3c:	add	x8, x8, x1
  403b40:	csel	w9, w10, w9, eq  // eq = none
  403b44:	tst	w0, #0x2
  403b48:	mov	w17, #0x54                  	// #84
  403b4c:	strb	w11, [x13, #2]
  403b50:	mov	w11, #0x74                  	// #116
  403b54:	strb	w14, [x13, #3]
  403b58:	strb	w9, [x8]
  403b5c:	csel	w9, w10, w12, eq  // eq = none
  403b60:	tst	w0, #0x1
  403b64:	strb	w9, [x8, #1]
  403b68:	csel	w9, w11, w17, ne  // ne = any
  403b6c:	csel	w10, w16, w10, ne  // ne = any
  403b70:	tst	w0, #0x200
  403b74:	csel	w9, w10, w9, eq  // eq = none
  403b78:	mov	x0, x1
  403b7c:	strb	w9, [x8, #2]
  403b80:	strb	wzr, [x8, #3]
  403b84:	ret
  403b88:	sub	sp, sp, #0x50
  403b8c:	add	x8, sp, #0x8
  403b90:	stp	x29, x30, [sp, #48]
  403b94:	stp	x20, x19, [sp, #64]
  403b98:	add	x29, sp, #0x30
  403b9c:	tbz	w0, #1, 403bac <ferror@plt+0x1fcc>
  403ba0:	orr	x8, x8, #0x1
  403ba4:	mov	w9, #0x20                  	// #32
  403ba8:	strb	w9, [sp, #8]
  403bac:	cmp	x1, #0x400
  403bb0:	b.cs	403bc4 <ferror@plt+0x1fe4>  // b.hs, b.nlast
  403bb4:	mov	w9, #0x42                  	// #66
  403bb8:	mov	w19, w1
  403bbc:	strh	w9, [x8]
  403bc0:	b	403d24 <ferror@plt+0x2144>
  403bc4:	cmp	x1, #0x100, lsl #12
  403bc8:	b.cs	403bd4 <ferror@plt+0x1ff4>  // b.hs, b.nlast
  403bcc:	mov	w9, #0xa                   	// #10
  403bd0:	b	403c18 <ferror@plt+0x2038>
  403bd4:	lsr	x9, x1, #30
  403bd8:	cbnz	x9, 403be4 <ferror@plt+0x2004>
  403bdc:	mov	w9, #0x14                  	// #20
  403be0:	b	403c18 <ferror@plt+0x2038>
  403be4:	lsr	x9, x1, #40
  403be8:	cbnz	x9, 403bf4 <ferror@plt+0x2014>
  403bec:	mov	w9, #0x1e                  	// #30
  403bf0:	b	403c18 <ferror@plt+0x2038>
  403bf4:	lsr	x9, x1, #50
  403bf8:	cbnz	x9, 403c04 <ferror@plt+0x2024>
  403bfc:	mov	w9, #0x28                  	// #40
  403c00:	b	403c18 <ferror@plt+0x2038>
  403c04:	lsr	x9, x1, #60
  403c08:	mov	w10, #0x3c                  	// #60
  403c0c:	cmp	x9, #0x0
  403c10:	mov	w9, #0x32                  	// #50
  403c14:	csel	w9, w9, w10, eq  // eq = none
  403c18:	mov	w10, #0xcccd                	// #52429
  403c1c:	movk	w10, #0xcccc, lsl #16
  403c20:	adrp	x11, 405000 <ferror@plt+0x3420>
  403c24:	umull	x10, w9, w10
  403c28:	add	x11, x11, #0xce5
  403c2c:	lsr	x10, x10, #35
  403c30:	ldrb	w12, [x11, x10]
  403c34:	mov	x10, #0xffffffffffffffff    	// #-1
  403c38:	lsl	x10, x10, x9
  403c3c:	mov	x11, x8
  403c40:	lsr	x19, x1, x9
  403c44:	bic	x10, x1, x10
  403c48:	strb	w12, [x11], #1
  403c4c:	tbz	w0, #0, 403c64 <ferror@plt+0x2084>
  403c50:	cmp	w9, #0xa
  403c54:	b.cc	403c64 <ferror@plt+0x2084>  // b.lo, b.ul, b.last
  403c58:	mov	w11, #0x4269                	// #17001
  403c5c:	sturh	w11, [x8, #1]
  403c60:	add	x11, x8, #0x3
  403c64:	strb	wzr, [x11]
  403c68:	cbz	x10, 403d24 <ferror@plt+0x2144>
  403c6c:	sub	w8, w9, #0xa
  403c70:	lsr	x8, x10, x8
  403c74:	tbnz	w0, #2, 403c8c <ferror@plt+0x20ac>
  403c78:	sub	x9, x8, #0x3b6
  403c7c:	cmp	x9, #0x64
  403c80:	b.cs	403d00 <ferror@plt+0x2120>  // b.hs, b.nlast
  403c84:	add	w19, w19, #0x1
  403c88:	b	403d24 <ferror@plt+0x2144>
  403c8c:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  403c90:	add	x8, x8, #0x5
  403c94:	movk	x9, #0xcccd
  403c98:	umulh	x10, x8, x9
  403c9c:	lsr	x20, x10, #3
  403ca0:	mul	x9, x20, x9
  403ca4:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  403ca8:	ror	x9, x9, #1
  403cac:	movk	x10, #0x1999, lsl #48
  403cb0:	cmp	x9, x10
  403cb4:	b.ls	403d04 <ferror@plt+0x2124>  // b.plast
  403cb8:	cbz	x20, 403d24 <ferror@plt+0x2144>
  403cbc:	bl	401850 <localeconv@plt>
  403cc0:	cbz	x0, 403cd4 <ferror@plt+0x20f4>
  403cc4:	ldr	x4, [x0]
  403cc8:	cbz	x4, 403cd4 <ferror@plt+0x20f4>
  403ccc:	ldrb	w8, [x4]
  403cd0:	cbnz	w8, 403cdc <ferror@plt+0x20fc>
  403cd4:	adrp	x4, 405000 <ferror@plt+0x3420>
  403cd8:	add	x4, x4, #0xced
  403cdc:	adrp	x2, 405000 <ferror@plt+0x3420>
  403ce0:	add	x2, x2, #0xcef
  403ce4:	add	x0, sp, #0x10
  403ce8:	add	x6, sp, #0x8
  403cec:	mov	w1, #0x20                  	// #32
  403cf0:	mov	w3, w19
  403cf4:	mov	x5, x20
  403cf8:	bl	401840 <snprintf@plt>
  403cfc:	b	403d40 <ferror@plt+0x2160>
  403d00:	add	x8, x8, #0x32
  403d04:	mov	x9, #0xf5c3                	// #62915
  403d08:	movk	x9, #0x5c28, lsl #16
  403d0c:	movk	x9, #0xc28f, lsl #32
  403d10:	lsr	x8, x8, #2
  403d14:	movk	x9, #0x28f5, lsl #48
  403d18:	umulh	x8, x8, x9
  403d1c:	lsr	x20, x8, #2
  403d20:	cbnz	x20, 403cbc <ferror@plt+0x20dc>
  403d24:	adrp	x2, 405000 <ferror@plt+0x3420>
  403d28:	add	x2, x2, #0xcf9
  403d2c:	add	x0, sp, #0x10
  403d30:	add	x4, sp, #0x8
  403d34:	mov	w1, #0x20                  	// #32
  403d38:	mov	w3, w19
  403d3c:	bl	401840 <snprintf@plt>
  403d40:	add	x0, sp, #0x10
  403d44:	bl	401950 <strdup@plt>
  403d48:	ldp	x20, x19, [sp, #64]
  403d4c:	ldp	x29, x30, [sp, #48]
  403d50:	add	sp, sp, #0x50
  403d54:	ret
  403d58:	stp	x29, x30, [sp, #-64]!
  403d5c:	stp	x24, x23, [sp, #16]
  403d60:	stp	x22, x21, [sp, #32]
  403d64:	stp	x20, x19, [sp, #48]
  403d68:	mov	x29, sp
  403d6c:	cbz	x0, 403e20 <ferror@plt+0x2240>
  403d70:	mov	x19, x3
  403d74:	mov	x9, x0
  403d78:	mov	w0, #0xffffffff            	// #-1
  403d7c:	cbz	x3, 403e24 <ferror@plt+0x2244>
  403d80:	mov	x20, x2
  403d84:	cbz	x2, 403e24 <ferror@plt+0x2244>
  403d88:	mov	x21, x1
  403d8c:	cbz	x1, 403e24 <ferror@plt+0x2244>
  403d90:	ldrb	w10, [x9]
  403d94:	cbz	w10, 403e24 <ferror@plt+0x2244>
  403d98:	mov	x23, xzr
  403d9c:	mov	x8, xzr
  403da0:	add	x22, x9, #0x1
  403da4:	b	403db8 <ferror@plt+0x21d8>
  403da8:	mov	x0, x23
  403dac:	add	x22, x22, #0x1
  403db0:	mov	x23, x0
  403db4:	cbz	w10, 403e24 <ferror@plt+0x2244>
  403db8:	cmp	x23, x20
  403dbc:	b.cs	403e38 <ferror@plt+0x2258>  // b.hs, b.nlast
  403dc0:	and	w11, w10, #0xff
  403dc4:	ldrb	w10, [x22]
  403dc8:	sub	x9, x22, #0x1
  403dcc:	cmp	x8, #0x0
  403dd0:	csel	x8, x9, x8, eq  // eq = none
  403dd4:	cmp	w11, #0x2c
  403dd8:	csel	x9, x9, xzr, eq  // eq = none
  403ddc:	cmp	w10, #0x0
  403de0:	csel	x24, x22, x9, eq  // eq = none
  403de4:	cbz	x8, 403da8 <ferror@plt+0x21c8>
  403de8:	cbz	x24, 403da8 <ferror@plt+0x21c8>
  403dec:	subs	x1, x24, x8
  403df0:	b.ls	403e20 <ferror@plt+0x2240>  // b.plast
  403df4:	mov	x0, x8
  403df8:	blr	x19
  403dfc:	cmn	w0, #0x1
  403e00:	b.eq	403e20 <ferror@plt+0x2240>  // b.none
  403e04:	str	w0, [x21, x23, lsl #2]
  403e08:	ldrb	w8, [x24]
  403e0c:	add	x0, x23, #0x1
  403e10:	cbz	w8, 403e24 <ferror@plt+0x2244>
  403e14:	ldrb	w10, [x22]
  403e18:	mov	x8, xzr
  403e1c:	b	403dac <ferror@plt+0x21cc>
  403e20:	mov	w0, #0xffffffff            	// #-1
  403e24:	ldp	x20, x19, [sp, #48]
  403e28:	ldp	x22, x21, [sp, #32]
  403e2c:	ldp	x24, x23, [sp, #16]
  403e30:	ldp	x29, x30, [sp], #64
  403e34:	ret
  403e38:	mov	w0, #0xfffffffe            	// #-2
  403e3c:	b	403e24 <ferror@plt+0x2244>
  403e40:	stp	x29, x30, [sp, #-80]!
  403e44:	str	x25, [sp, #16]
  403e48:	stp	x24, x23, [sp, #32]
  403e4c:	stp	x22, x21, [sp, #48]
  403e50:	stp	x20, x19, [sp, #64]
  403e54:	mov	x29, sp
  403e58:	cbz	x0, 403e80 <ferror@plt+0x22a0>
  403e5c:	mov	x19, x3
  403e60:	mov	x9, x0
  403e64:	mov	w0, #0xffffffff            	// #-1
  403e68:	cbz	x3, 403e84 <ferror@plt+0x22a4>
  403e6c:	ldrb	w8, [x9]
  403e70:	cbz	w8, 403e84 <ferror@plt+0x22a4>
  403e74:	ldr	x11, [x19]
  403e78:	cmp	x11, x2
  403e7c:	b.ls	403e9c <ferror@plt+0x22bc>  // b.plast
  403e80:	mov	w0, #0xffffffff            	// #-1
  403e84:	ldp	x20, x19, [sp, #64]
  403e88:	ldp	x22, x21, [sp, #48]
  403e8c:	ldp	x24, x23, [sp, #32]
  403e90:	ldr	x25, [sp, #16]
  403e94:	ldp	x29, x30, [sp], #80
  403e98:	ret
  403e9c:	mov	x20, x4
  403ea0:	cmp	w8, #0x2b
  403ea4:	b.ne	403eb0 <ferror@plt+0x22d0>  // b.any
  403ea8:	add	x9, x9, #0x1
  403eac:	b	403eb8 <ferror@plt+0x22d8>
  403eb0:	mov	x11, xzr
  403eb4:	str	xzr, [x19]
  403eb8:	mov	w0, #0xffffffff            	// #-1
  403ebc:	cbz	x20, 403e84 <ferror@plt+0x22a4>
  403ec0:	sub	x21, x2, x11
  403ec4:	cbz	x21, 403e84 <ferror@plt+0x22a4>
  403ec8:	cbz	x1, 403e84 <ferror@plt+0x22a4>
  403ecc:	ldrb	w10, [x9]
  403ed0:	cbz	w10, 403e84 <ferror@plt+0x22a4>
  403ed4:	mov	x24, xzr
  403ed8:	mov	x8, xzr
  403edc:	add	x22, x1, x11, lsl #2
  403ee0:	add	x23, x9, #0x1
  403ee4:	b	403ef8 <ferror@plt+0x2318>
  403ee8:	mov	x0, x24
  403eec:	add	x23, x23, #0x1
  403ef0:	mov	x24, x0
  403ef4:	cbz	w10, 403f60 <ferror@plt+0x2380>
  403ef8:	cmp	x24, x21
  403efc:	b.cs	403f78 <ferror@plt+0x2398>  // b.hs, b.nlast
  403f00:	and	w11, w10, #0xff
  403f04:	ldrb	w10, [x23]
  403f08:	sub	x9, x23, #0x1
  403f0c:	cmp	x8, #0x0
  403f10:	csel	x8, x9, x8, eq  // eq = none
  403f14:	cmp	w11, #0x2c
  403f18:	csel	x9, x9, xzr, eq  // eq = none
  403f1c:	cmp	w10, #0x0
  403f20:	csel	x25, x23, x9, eq  // eq = none
  403f24:	cbz	x8, 403ee8 <ferror@plt+0x2308>
  403f28:	cbz	x25, 403ee8 <ferror@plt+0x2308>
  403f2c:	subs	x1, x25, x8
  403f30:	b.ls	403e80 <ferror@plt+0x22a0>  // b.plast
  403f34:	mov	x0, x8
  403f38:	blr	x20
  403f3c:	cmn	w0, #0x1
  403f40:	b.eq	403e80 <ferror@plt+0x22a0>  // b.none
  403f44:	str	w0, [x22, x24, lsl #2]
  403f48:	ldrb	w8, [x25]
  403f4c:	add	x0, x24, #0x1
  403f50:	cbz	w8, 403f60 <ferror@plt+0x2380>
  403f54:	ldrb	w10, [x23]
  403f58:	mov	x8, xzr
  403f5c:	b	403eec <ferror@plt+0x230c>
  403f60:	cmp	w0, #0x1
  403f64:	b.lt	403e84 <ferror@plt+0x22a4>  // b.tstop
  403f68:	ldr	x8, [x19]
  403f6c:	add	x8, x8, w0, uxtw
  403f70:	str	x8, [x19]
  403f74:	b	403e84 <ferror@plt+0x22a4>
  403f78:	mov	w0, #0xfffffffe            	// #-2
  403f7c:	b	403e84 <ferror@plt+0x22a4>
  403f80:	stp	x29, x30, [sp, #-64]!
  403f84:	mov	x8, x0
  403f88:	mov	w0, #0xffffffea            	// #-22
  403f8c:	str	x23, [sp, #16]
  403f90:	stp	x22, x21, [sp, #32]
  403f94:	stp	x20, x19, [sp, #48]
  403f98:	mov	x29, sp
  403f9c:	cbz	x1, 404044 <ferror@plt+0x2464>
  403fa0:	cbz	x8, 404044 <ferror@plt+0x2464>
  403fa4:	mov	x19, x2
  403fa8:	cbz	x2, 404044 <ferror@plt+0x2464>
  403fac:	ldrb	w9, [x8]
  403fb0:	cbz	w9, 404040 <ferror@plt+0x2460>
  403fb4:	mov	x20, x1
  403fb8:	mov	x0, xzr
  403fbc:	add	x21, x8, #0x1
  403fc0:	mov	w22, #0x1                   	// #1
  403fc4:	b	403fd0 <ferror@plt+0x23f0>
  403fc8:	add	x21, x21, #0x1
  403fcc:	cbz	w9, 404040 <ferror@plt+0x2460>
  403fd0:	mov	x8, x21
  403fd4:	ldrb	w10, [x8], #-1
  403fd8:	and	w9, w9, #0xff
  403fdc:	cmp	x0, #0x0
  403fe0:	csel	x0, x8, x0, eq  // eq = none
  403fe4:	cmp	w9, #0x2c
  403fe8:	csel	x8, x8, xzr, eq  // eq = none
  403fec:	cmp	w10, #0x0
  403ff0:	mov	w9, w10
  403ff4:	csel	x23, x21, x8, eq  // eq = none
  403ff8:	cbz	x0, 403fc8 <ferror@plt+0x23e8>
  403ffc:	cbz	x23, 403fc8 <ferror@plt+0x23e8>
  404000:	subs	x1, x23, x0
  404004:	b.ls	404058 <ferror@plt+0x2478>  // b.plast
  404008:	blr	x19
  40400c:	tbnz	w0, #31, 404044 <ferror@plt+0x2464>
  404010:	mov	w8, w0
  404014:	lsr	x8, x8, #3
  404018:	ldrb	w9, [x20, x8]
  40401c:	and	w10, w0, #0x7
  404020:	lsl	w10, w22, w10
  404024:	orr	w9, w9, w10
  404028:	strb	w9, [x20, x8]
  40402c:	ldrb	w8, [x23]
  404030:	cbz	w8, 404040 <ferror@plt+0x2460>
  404034:	ldrb	w9, [x21]
  404038:	mov	x0, xzr
  40403c:	b	403fc8 <ferror@plt+0x23e8>
  404040:	mov	w0, wzr
  404044:	ldp	x20, x19, [sp, #48]
  404048:	ldp	x22, x21, [sp, #32]
  40404c:	ldr	x23, [sp, #16]
  404050:	ldp	x29, x30, [sp], #64
  404054:	ret
  404058:	mov	w0, #0xffffffff            	// #-1
  40405c:	b	404044 <ferror@plt+0x2464>
  404060:	stp	x29, x30, [sp, #-48]!
  404064:	mov	x8, x0
  404068:	mov	w0, #0xffffffea            	// #-22
  40406c:	stp	x22, x21, [sp, #16]
  404070:	stp	x20, x19, [sp, #32]
  404074:	mov	x29, sp
  404078:	cbz	x1, 40410c <ferror@plt+0x252c>
  40407c:	cbz	x8, 40410c <ferror@plt+0x252c>
  404080:	mov	x19, x2
  404084:	cbz	x2, 40410c <ferror@plt+0x252c>
  404088:	ldrb	w9, [x8]
  40408c:	cbz	w9, 404108 <ferror@plt+0x2528>
  404090:	mov	x20, x1
  404094:	mov	x0, xzr
  404098:	add	x21, x8, #0x1
  40409c:	b	4040a8 <ferror@plt+0x24c8>
  4040a0:	add	x21, x21, #0x1
  4040a4:	cbz	w9, 404108 <ferror@plt+0x2528>
  4040a8:	mov	x8, x21
  4040ac:	ldrb	w10, [x8], #-1
  4040b0:	and	w9, w9, #0xff
  4040b4:	cmp	x0, #0x0
  4040b8:	csel	x0, x8, x0, eq  // eq = none
  4040bc:	cmp	w9, #0x2c
  4040c0:	csel	x8, x8, xzr, eq  // eq = none
  4040c4:	cmp	w10, #0x0
  4040c8:	mov	w9, w10
  4040cc:	csel	x22, x21, x8, eq  // eq = none
  4040d0:	cbz	x0, 4040a0 <ferror@plt+0x24c0>
  4040d4:	cbz	x22, 4040a0 <ferror@plt+0x24c0>
  4040d8:	subs	x1, x22, x0
  4040dc:	b.ls	40411c <ferror@plt+0x253c>  // b.plast
  4040e0:	blr	x19
  4040e4:	tbnz	x0, #63, 40410c <ferror@plt+0x252c>
  4040e8:	ldr	x8, [x20]
  4040ec:	orr	x8, x8, x0
  4040f0:	str	x8, [x20]
  4040f4:	ldrb	w8, [x22]
  4040f8:	cbz	w8, 404108 <ferror@plt+0x2528>
  4040fc:	ldrb	w9, [x21]
  404100:	mov	x0, xzr
  404104:	b	4040a0 <ferror@plt+0x24c0>
  404108:	mov	w0, wzr
  40410c:	ldp	x20, x19, [sp, #32]
  404110:	ldp	x22, x21, [sp, #16]
  404114:	ldp	x29, x30, [sp], #48
  404118:	ret
  40411c:	mov	w0, #0xffffffff            	// #-1
  404120:	b	40410c <ferror@plt+0x252c>
  404124:	stp	x29, x30, [sp, #-64]!
  404128:	mov	x29, sp
  40412c:	str	x23, [sp, #16]
  404130:	stp	x22, x21, [sp, #32]
  404134:	stp	x20, x19, [sp, #48]
  404138:	str	xzr, [x29, #24]
  40413c:	cbz	x0, 404214 <ferror@plt+0x2634>
  404140:	mov	w21, w3
  404144:	mov	x19, x2
  404148:	mov	x23, x1
  40414c:	mov	x22, x0
  404150:	str	w3, [x1]
  404154:	str	w3, [x2]
  404158:	bl	401b70 <__errno_location@plt>
  40415c:	str	wzr, [x0]
  404160:	ldrb	w8, [x22]
  404164:	mov	x20, x0
  404168:	cmp	w8, #0x3a
  40416c:	b.ne	404178 <ferror@plt+0x2598>  // b.any
  404170:	add	x21, x22, #0x1
  404174:	b	4041d4 <ferror@plt+0x25f4>
  404178:	add	x1, x29, #0x18
  40417c:	mov	w2, #0xa                   	// #10
  404180:	mov	x0, x22
  404184:	bl	401a20 <strtol@plt>
  404188:	str	w0, [x23]
  40418c:	str	w0, [x19]
  404190:	ldr	x8, [x29, #24]
  404194:	mov	w0, #0xffffffff            	// #-1
  404198:	cmp	x8, x22
  40419c:	b.eq	404214 <ferror@plt+0x2634>  // b.none
  4041a0:	ldr	w9, [x20]
  4041a4:	cbnz	w9, 404214 <ferror@plt+0x2634>
  4041a8:	cbz	x8, 404214 <ferror@plt+0x2634>
  4041ac:	ldrb	w9, [x8]
  4041b0:	cmp	w9, #0x2d
  4041b4:	b.eq	4041c8 <ferror@plt+0x25e8>  // b.none
  4041b8:	cmp	w9, #0x3a
  4041bc:	b.ne	404210 <ferror@plt+0x2630>  // b.any
  4041c0:	ldrb	w9, [x8, #1]
  4041c4:	cbz	w9, 404228 <ferror@plt+0x2648>
  4041c8:	add	x21, x8, #0x1
  4041cc:	str	xzr, [x29, #24]
  4041d0:	str	wzr, [x20]
  4041d4:	add	x1, x29, #0x18
  4041d8:	mov	w2, #0xa                   	// #10
  4041dc:	mov	x0, x21
  4041e0:	bl	401a20 <strtol@plt>
  4041e4:	str	w0, [x19]
  4041e8:	ldr	w8, [x20]
  4041ec:	mov	w0, #0xffffffff            	// #-1
  4041f0:	cbnz	w8, 404214 <ferror@plt+0x2634>
  4041f4:	ldr	x8, [x29, #24]
  4041f8:	cbz	x8, 404214 <ferror@plt+0x2634>
  4041fc:	cmp	x8, x21
  404200:	mov	w0, #0xffffffff            	// #-1
  404204:	b.eq	404214 <ferror@plt+0x2634>  // b.none
  404208:	ldrb	w8, [x8]
  40420c:	cbnz	w8, 404214 <ferror@plt+0x2634>
  404210:	mov	w0, wzr
  404214:	ldp	x20, x19, [sp, #48]
  404218:	ldp	x22, x21, [sp, #32]
  40421c:	ldr	x23, [sp, #16]
  404220:	ldp	x29, x30, [sp], #64
  404224:	ret
  404228:	str	w21, [x19]
  40422c:	b	404210 <ferror@plt+0x2630>
  404230:	stp	x29, x30, [sp, #-48]!
  404234:	mov	w8, wzr
  404238:	str	x21, [sp, #16]
  40423c:	stp	x20, x19, [sp, #32]
  404240:	mov	x29, sp
  404244:	cbz	x1, 404378 <ferror@plt+0x2798>
  404248:	cbz	x0, 404378 <ferror@plt+0x2798>
  40424c:	ldrb	w8, [x0]
  404250:	and	w8, w8, #0xff
  404254:	cmp	w8, #0x2f
  404258:	mov	x19, x0
  40425c:	b.ne	404278 <ferror@plt+0x2698>  // b.any
  404260:	mov	x0, x19
  404264:	ldrb	w8, [x0, #1]!
  404268:	cmp	w8, #0x2f
  40426c:	mov	w8, #0x2f                  	// #47
  404270:	b.eq	404250 <ferror@plt+0x2670>  // b.none
  404274:	b	404288 <ferror@plt+0x26a8>
  404278:	cbnz	w8, 404288 <ferror@plt+0x26a8>
  40427c:	mov	x20, xzr
  404280:	mov	x19, xzr
  404284:	b	4042a8 <ferror@plt+0x26c8>
  404288:	mov	w20, #0x1                   	// #1
  40428c:	ldrb	w8, [x19, x20]
  404290:	cbz	w8, 4042a8 <ferror@plt+0x26c8>
  404294:	cmp	w8, #0x2f
  404298:	b.eq	4042a8 <ferror@plt+0x26c8>  // b.none
  40429c:	add	x20, x20, #0x1
  4042a0:	ldrb	w8, [x19, x20]
  4042a4:	cbnz	w8, 404294 <ferror@plt+0x26b4>
  4042a8:	ldrb	w8, [x1]
  4042ac:	and	w8, w8, #0xff
  4042b0:	cmp	w8, #0x2f
  4042b4:	mov	x21, x1
  4042b8:	b.ne	4042d4 <ferror@plt+0x26f4>  // b.any
  4042bc:	mov	x1, x21
  4042c0:	ldrb	w8, [x1, #1]!
  4042c4:	cmp	w8, #0x2f
  4042c8:	mov	w8, #0x2f                  	// #47
  4042cc:	b.eq	4042ac <ferror@plt+0x26cc>  // b.none
  4042d0:	b	4042e4 <ferror@plt+0x2704>
  4042d4:	cbnz	w8, 4042e4 <ferror@plt+0x2704>
  4042d8:	mov	x8, xzr
  4042dc:	mov	x21, xzr
  4042e0:	b	404304 <ferror@plt+0x2724>
  4042e4:	mov	w8, #0x1                   	// #1
  4042e8:	ldrb	w9, [x21, x8]
  4042ec:	cbz	w9, 404304 <ferror@plt+0x2724>
  4042f0:	cmp	w9, #0x2f
  4042f4:	b.eq	404304 <ferror@plt+0x2724>  // b.none
  4042f8:	add	x8, x8, #0x1
  4042fc:	ldrb	w9, [x21, x8]
  404300:	cbnz	w9, 4042f0 <ferror@plt+0x2710>
  404304:	add	x9, x8, x20
  404308:	cmp	x9, #0x1
  40430c:	b.eq	404318 <ferror@plt+0x2738>  // b.none
  404310:	cbnz	x9, 404338 <ferror@plt+0x2758>
  404314:	b	40436c <ferror@plt+0x278c>
  404318:	cbz	x19, 404328 <ferror@plt+0x2748>
  40431c:	ldrb	w9, [x19]
  404320:	cmp	w9, #0x2f
  404324:	b.eq	40436c <ferror@plt+0x278c>  // b.none
  404328:	cbz	x21, 404374 <ferror@plt+0x2794>
  40432c:	ldrb	w9, [x21]
  404330:	cmp	w9, #0x2f
  404334:	b.eq	40436c <ferror@plt+0x278c>  // b.none
  404338:	cmp	x20, x8
  40433c:	mov	w8, wzr
  404340:	b.ne	404378 <ferror@plt+0x2798>  // b.any
  404344:	cbz	x19, 404378 <ferror@plt+0x2798>
  404348:	cbz	x21, 404378 <ferror@plt+0x2798>
  40434c:	mov	x0, x19
  404350:	mov	x1, x21
  404354:	mov	x2, x20
  404358:	bl	4018c0 <strncmp@plt>
  40435c:	cbnz	w0, 404374 <ferror@plt+0x2794>
  404360:	add	x0, x19, x20
  404364:	add	x1, x21, x20
  404368:	b	40424c <ferror@plt+0x266c>
  40436c:	mov	w8, #0x1                   	// #1
  404370:	b	404378 <ferror@plt+0x2798>
  404374:	mov	w8, wzr
  404378:	ldp	x20, x19, [sp, #32]
  40437c:	ldr	x21, [sp, #16]
  404380:	mov	w0, w8
  404384:	ldp	x29, x30, [sp], #48
  404388:	ret
  40438c:	stp	x29, x30, [sp, #-64]!
  404390:	orr	x8, x0, x1
  404394:	stp	x24, x23, [sp, #16]
  404398:	stp	x22, x21, [sp, #32]
  40439c:	stp	x20, x19, [sp, #48]
  4043a0:	mov	x29, sp
  4043a4:	cbz	x8, 4043d8 <ferror@plt+0x27f8>
  4043a8:	mov	x19, x1
  4043ac:	mov	x21, x0
  4043b0:	mov	x20, x2
  4043b4:	cbz	x0, 4043f4 <ferror@plt+0x2814>
  4043b8:	cbz	x19, 404410 <ferror@plt+0x2830>
  4043bc:	mov	x0, x21
  4043c0:	bl	4017a0 <strlen@plt>
  4043c4:	mvn	x8, x0
  4043c8:	cmp	x8, x20
  4043cc:	b.cs	404418 <ferror@plt+0x2838>  // b.hs, b.nlast
  4043d0:	mov	x22, xzr
  4043d4:	b	404454 <ferror@plt+0x2874>
  4043d8:	adrp	x0, 405000 <ferror@plt+0x3420>
  4043dc:	add	x0, x0, #0x87e
  4043e0:	ldp	x20, x19, [sp, #48]
  4043e4:	ldp	x22, x21, [sp, #32]
  4043e8:	ldp	x24, x23, [sp, #16]
  4043ec:	ldp	x29, x30, [sp], #64
  4043f0:	b	401950 <strdup@plt>
  4043f4:	mov	x0, x19
  4043f8:	mov	x1, x20
  4043fc:	ldp	x20, x19, [sp, #48]
  404400:	ldp	x22, x21, [sp, #32]
  404404:	ldp	x24, x23, [sp, #16]
  404408:	ldp	x29, x30, [sp], #64
  40440c:	b	401a80 <strndup@plt>
  404410:	mov	x0, x21
  404414:	b	4043e0 <ferror@plt+0x2800>
  404418:	add	x24, x0, x20
  40441c:	mov	x23, x0
  404420:	add	x0, x24, #0x1
  404424:	bl	401890 <malloc@plt>
  404428:	mov	x22, x0
  40442c:	cbz	x0, 404454 <ferror@plt+0x2874>
  404430:	mov	x0, x22
  404434:	mov	x1, x21
  404438:	mov	x2, x23
  40443c:	bl	401770 <memcpy@plt>
  404440:	add	x0, x22, x23
  404444:	mov	x1, x19
  404448:	mov	x2, x20
  40444c:	bl	401770 <memcpy@plt>
  404450:	strb	wzr, [x22, x24]
  404454:	mov	x0, x22
  404458:	ldp	x20, x19, [sp, #48]
  40445c:	ldp	x22, x21, [sp, #32]
  404460:	ldp	x24, x23, [sp, #16]
  404464:	ldp	x29, x30, [sp], #64
  404468:	ret
  40446c:	stp	x29, x30, [sp, #-64]!
  404470:	stp	x20, x19, [sp, #48]
  404474:	mov	x20, x0
  404478:	stp	x24, x23, [sp, #16]
  40447c:	stp	x22, x21, [sp, #32]
  404480:	mov	x29, sp
  404484:	cbz	x1, 4044b8 <ferror@plt+0x28d8>
  404488:	mov	x0, x1
  40448c:	mov	x19, x1
  404490:	bl	4017a0 <strlen@plt>
  404494:	mov	x21, x0
  404498:	cbz	x20, 4044c4 <ferror@plt+0x28e4>
  40449c:	mov	x0, x20
  4044a0:	bl	4017a0 <strlen@plt>
  4044a4:	mvn	x8, x0
  4044a8:	cmp	x21, x8
  4044ac:	b.ls	4044e0 <ferror@plt+0x2900>  // b.plast
  4044b0:	mov	x22, xzr
  4044b4:	b	40451c <ferror@plt+0x293c>
  4044b8:	cbz	x20, 404534 <ferror@plt+0x2954>
  4044bc:	mov	x0, x20
  4044c0:	b	40453c <ferror@plt+0x295c>
  4044c4:	mov	x0, x19
  4044c8:	mov	x1, x21
  4044cc:	ldp	x20, x19, [sp, #48]
  4044d0:	ldp	x22, x21, [sp, #32]
  4044d4:	ldp	x24, x23, [sp, #16]
  4044d8:	ldp	x29, x30, [sp], #64
  4044dc:	b	401a80 <strndup@plt>
  4044e0:	add	x24, x0, x21
  4044e4:	mov	x23, x0
  4044e8:	add	x0, x24, #0x1
  4044ec:	bl	401890 <malloc@plt>
  4044f0:	mov	x22, x0
  4044f4:	cbz	x0, 40451c <ferror@plt+0x293c>
  4044f8:	mov	x0, x22
  4044fc:	mov	x1, x20
  404500:	mov	x2, x23
  404504:	bl	401770 <memcpy@plt>
  404508:	add	x0, x22, x23
  40450c:	mov	x1, x19
  404510:	mov	x2, x21
  404514:	bl	401770 <memcpy@plt>
  404518:	strb	wzr, [x22, x24]
  40451c:	mov	x0, x22
  404520:	ldp	x20, x19, [sp, #48]
  404524:	ldp	x22, x21, [sp, #32]
  404528:	ldp	x24, x23, [sp, #16]
  40452c:	ldp	x29, x30, [sp], #64
  404530:	ret
  404534:	adrp	x0, 405000 <ferror@plt+0x3420>
  404538:	add	x0, x0, #0x87e
  40453c:	ldp	x20, x19, [sp, #48]
  404540:	ldp	x22, x21, [sp, #32]
  404544:	ldp	x24, x23, [sp, #16]
  404548:	ldp	x29, x30, [sp], #64
  40454c:	b	401950 <strdup@plt>
  404550:	sub	sp, sp, #0x140
  404554:	stp	x29, x30, [sp, #240]
  404558:	add	x29, sp, #0xf0
  40455c:	sub	x9, x29, #0x70
  404560:	mov	x10, sp
  404564:	mov	x11, #0xffffffffffffffd0    	// #-48
  404568:	add	x8, x29, #0x50
  40456c:	movk	x11, #0xff80, lsl #32
  404570:	add	x9, x9, #0x30
  404574:	add	x10, x10, #0x80
  404578:	stp	x8, x9, [x29, #-32]
  40457c:	stp	x10, x11, [x29, #-16]
  404580:	stp	x2, x3, [x29, #-112]
  404584:	stp	x4, x5, [x29, #-96]
  404588:	stp	x6, x7, [x29, #-80]
  40458c:	stp	q1, q2, [sp, #16]
  404590:	str	q0, [sp]
  404594:	ldp	q0, q1, [x29, #-32]
  404598:	stp	x20, x19, [sp, #304]
  40459c:	mov	x19, x0
  4045a0:	add	x0, x29, #0x18
  4045a4:	sub	x2, x29, #0x40
  4045a8:	str	x28, [sp, #256]
  4045ac:	stp	x24, x23, [sp, #272]
  4045b0:	stp	x22, x21, [sp, #288]
  4045b4:	stp	q3, q4, [sp, #48]
  4045b8:	stp	q5, q6, [sp, #80]
  4045bc:	str	q7, [sp, #112]
  4045c0:	stp	q0, q1, [x29, #-64]
  4045c4:	bl	401a70 <vasprintf@plt>
  4045c8:	tbnz	w0, #31, 404600 <ferror@plt+0x2a20>
  4045cc:	ldr	x21, [x29, #24]
  4045d0:	orr	x8, x19, x21
  4045d4:	cbz	x8, 404608 <ferror@plt+0x2a28>
  4045d8:	mov	w22, w0
  4045dc:	cbz	x19, 40461c <ferror@plt+0x2a3c>
  4045e0:	cbz	x21, 404630 <ferror@plt+0x2a50>
  4045e4:	mov	x0, x19
  4045e8:	bl	4017a0 <strlen@plt>
  4045ec:	mvn	x8, x0
  4045f0:	cmp	x8, x22
  4045f4:	b.cs	404638 <ferror@plt+0x2a58>  // b.hs, b.nlast
  4045f8:	mov	x20, xzr
  4045fc:	b	404674 <ferror@plt+0x2a94>
  404600:	mov	x20, xzr
  404604:	b	40467c <ferror@plt+0x2a9c>
  404608:	adrp	x0, 405000 <ferror@plt+0x3420>
  40460c:	add	x0, x0, #0x87e
  404610:	bl	401950 <strdup@plt>
  404614:	mov	x20, x0
  404618:	b	404674 <ferror@plt+0x2a94>
  40461c:	mov	x0, x21
  404620:	mov	x1, x22
  404624:	bl	401a80 <strndup@plt>
  404628:	mov	x20, x0
  40462c:	b	404674 <ferror@plt+0x2a94>
  404630:	mov	x0, x19
  404634:	b	404610 <ferror@plt+0x2a30>
  404638:	add	x24, x0, x22
  40463c:	mov	x23, x0
  404640:	add	x0, x24, #0x1
  404644:	bl	401890 <malloc@plt>
  404648:	mov	x20, x0
  40464c:	cbz	x0, 404674 <ferror@plt+0x2a94>
  404650:	mov	x0, x20
  404654:	mov	x1, x19
  404658:	mov	x2, x23
  40465c:	bl	401770 <memcpy@plt>
  404660:	add	x0, x20, x23
  404664:	mov	x1, x21
  404668:	mov	x2, x22
  40466c:	bl	401770 <memcpy@plt>
  404670:	strb	wzr, [x20, x24]
  404674:	ldr	x0, [x29, #24]
  404678:	bl	401a30 <free@plt>
  40467c:	mov	x0, x20
  404680:	ldp	x20, x19, [sp, #304]
  404684:	ldp	x22, x21, [sp, #288]
  404688:	ldp	x24, x23, [sp, #272]
  40468c:	ldr	x28, [sp, #256]
  404690:	ldp	x29, x30, [sp, #240]
  404694:	add	sp, sp, #0x140
  404698:	ret
  40469c:	sub	sp, sp, #0x60
  4046a0:	stp	x29, x30, [sp, #16]
  4046a4:	stp	x26, x25, [sp, #32]
  4046a8:	stp	x24, x23, [sp, #48]
  4046ac:	stp	x22, x21, [sp, #64]
  4046b0:	stp	x20, x19, [sp, #80]
  4046b4:	ldr	x23, [x0]
  4046b8:	add	x29, sp, #0x10
  4046bc:	ldrb	w8, [x23]
  4046c0:	cbz	w8, 404870 <ferror@plt+0x2c90>
  4046c4:	mov	x20, x0
  4046c8:	mov	x22, x1
  4046cc:	mov	x0, x23
  4046d0:	mov	x1, x2
  4046d4:	mov	w24, w3
  4046d8:	mov	x21, x2
  4046dc:	bl	401a90 <strspn@plt>
  4046e0:	add	x19, x23, x0
  4046e4:	ldrb	w25, [x19]
  4046e8:	cbz	x25, 40486c <ferror@plt+0x2c8c>
  4046ec:	cbz	w24, 404770 <ferror@plt+0x2b90>
  4046f0:	cmp	w25, #0x3f
  4046f4:	b.hi	40478c <ferror@plt+0x2bac>  // b.pmore
  4046f8:	mov	w8, #0x1                   	// #1
  4046fc:	mov	x9, #0x1                   	// #1
  404700:	lsl	x8, x8, x25
  404704:	movk	x9, #0x84, lsl #32
  404708:	and	x8, x8, x9
  40470c:	cbz	x8, 40478c <ferror@plt+0x2bac>
  404710:	sturb	w25, [x29, #-4]
  404714:	sturb	wzr, [x29, #-3]
  404718:	mov	x24, x19
  40471c:	ldrb	w9, [x24, #1]!
  404720:	cbz	w9, 404808 <ferror@plt+0x2c28>
  404724:	add	x10, x0, x23
  404728:	mov	x26, xzr
  40472c:	mov	w8, wzr
  404730:	add	x23, x10, #0x2
  404734:	b	404758 <ferror@plt+0x2b78>
  404738:	sxtb	w1, w9
  40473c:	sub	x0, x29, #0x4
  404740:	bl	401aa0 <strchr@plt>
  404744:	cbnz	x0, 40481c <ferror@plt+0x2c3c>
  404748:	mov	w8, wzr
  40474c:	ldrb	w9, [x23, x26]
  404750:	add	x26, x26, #0x1
  404754:	cbz	w9, 404804 <ferror@plt+0x2c24>
  404758:	cbnz	w8, 404748 <ferror@plt+0x2b68>
  40475c:	and	w8, w9, #0xff
  404760:	cmp	w8, #0x5c
  404764:	b.ne	404738 <ferror@plt+0x2b58>  // b.any
  404768:	mov	w8, #0x1                   	// #1
  40476c:	b	40474c <ferror@plt+0x2b6c>
  404770:	mov	x0, x19
  404774:	mov	x1, x21
  404778:	bl	401b40 <strcspn@plt>
  40477c:	add	x8, x19, x0
  404780:	str	x0, [x22]
  404784:	str	x8, [x20]
  404788:	b	404874 <ferror@plt+0x2c94>
  40478c:	add	x9, x0, x23
  404790:	mov	x24, xzr
  404794:	mov	w8, wzr
  404798:	add	x23, x9, #0x1
  40479c:	b	4047c0 <ferror@plt+0x2be0>
  4047a0:	sxtb	w1, w25
  4047a4:	mov	x0, x21
  4047a8:	bl	401aa0 <strchr@plt>
  4047ac:	cbnz	x0, 404814 <ferror@plt+0x2c34>
  4047b0:	mov	w8, wzr
  4047b4:	ldrb	w25, [x23, x24]
  4047b8:	add	x24, x24, #0x1
  4047bc:	cbz	w25, 4047d8 <ferror@plt+0x2bf8>
  4047c0:	cbnz	w8, 4047b0 <ferror@plt+0x2bd0>
  4047c4:	and	w8, w25, #0xff
  4047c8:	cmp	w8, #0x5c
  4047cc:	b.ne	4047a0 <ferror@plt+0x2bc0>  // b.any
  4047d0:	mov	w8, #0x1                   	// #1
  4047d4:	b	4047b4 <ferror@plt+0x2bd4>
  4047d8:	sub	w8, w24, w8
  4047dc:	sxtw	x8, w8
  4047e0:	str	x8, [x22]
  4047e4:	add	x22, x19, x8
  4047e8:	ldrsb	w1, [x22]
  4047ec:	cbz	w1, 4047fc <ferror@plt+0x2c1c>
  4047f0:	mov	x0, x21
  4047f4:	bl	401aa0 <strchr@plt>
  4047f8:	cbz	x0, 40486c <ferror@plt+0x2c8c>
  4047fc:	str	x22, [x20]
  404800:	b	404874 <ferror@plt+0x2c94>
  404804:	b	404820 <ferror@plt+0x2c40>
  404808:	mov	w8, wzr
  40480c:	mov	w26, wzr
  404810:	b	404820 <ferror@plt+0x2c40>
  404814:	mov	w8, wzr
  404818:	b	4047d8 <ferror@plt+0x2bf8>
  40481c:	mov	w8, wzr
  404820:	sub	w8, w26, w8
  404824:	sxtw	x23, w8
  404828:	str	x23, [x22]
  40482c:	add	x8, x23, x19
  404830:	ldrb	w8, [x8, #1]
  404834:	cbz	w8, 40486c <ferror@plt+0x2c8c>
  404838:	cmp	w8, w25
  40483c:	b.ne	40486c <ferror@plt+0x2c8c>  // b.any
  404840:	add	x8, x23, x19
  404844:	ldrsb	w1, [x8, #2]
  404848:	cbz	w1, 404858 <ferror@plt+0x2c78>
  40484c:	mov	x0, x21
  404850:	bl	401aa0 <strchr@plt>
  404854:	cbz	x0, 40486c <ferror@plt+0x2c8c>
  404858:	add	x8, x19, x23
  40485c:	add	x8, x8, #0x2
  404860:	str	x8, [x20]
  404864:	mov	x19, x24
  404868:	b	404874 <ferror@plt+0x2c94>
  40486c:	str	x19, [x20]
  404870:	mov	x19, xzr
  404874:	mov	x0, x19
  404878:	ldp	x20, x19, [sp, #80]
  40487c:	ldp	x22, x21, [sp, #64]
  404880:	ldp	x24, x23, [sp, #48]
  404884:	ldp	x26, x25, [sp, #32]
  404888:	ldp	x29, x30, [sp, #16]
  40488c:	add	sp, sp, #0x60
  404890:	ret
  404894:	stp	x29, x30, [sp, #-32]!
  404898:	str	x19, [sp, #16]
  40489c:	mov	x19, x0
  4048a0:	mov	x29, sp
  4048a4:	mov	x0, x19
  4048a8:	bl	4018f0 <fgetc@plt>
  4048ac:	cmp	w0, #0xa
  4048b0:	b.eq	4048c4 <ferror@plt+0x2ce4>  // b.none
  4048b4:	cmn	w0, #0x1
  4048b8:	b.ne	4048a4 <ferror@plt+0x2cc4>  // b.any
  4048bc:	mov	w0, #0x1                   	// #1
  4048c0:	b	4048c8 <ferror@plt+0x2ce8>
  4048c4:	mov	w0, wzr
  4048c8:	ldr	x19, [sp, #16]
  4048cc:	ldp	x29, x30, [sp], #32
  4048d0:	ret
  4048d4:	stp	x29, x30, [sp, #-32]!
  4048d8:	stp	x28, x19, [sp, #16]
  4048dc:	mov	x29, sp
  4048e0:	sub	sp, sp, #0x1, lsl #12
  4048e4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4048e8:	mov	w2, w0
  4048ec:	add	x1, x1, #0xd10
  4048f0:	mov	x0, sp
  4048f4:	bl	4017f0 <sprintf@plt>
  4048f8:	mov	w0, #0x8                   	// #8
  4048fc:	bl	401890 <malloc@plt>
  404900:	mov	x19, x0
  404904:	cbz	x0, 404918 <ferror@plt+0x2d38>
  404908:	mov	x0, sp
  40490c:	bl	401810 <opendir@plt>
  404910:	str	x0, [x19]
  404914:	cbnz	x0, 404924 <ferror@plt+0x2d44>
  404918:	mov	x0, x19
  40491c:	bl	401a30 <free@plt>
  404920:	mov	x19, xzr
  404924:	mov	x0, x19
  404928:	add	sp, sp, #0x1, lsl #12
  40492c:	ldp	x28, x19, [sp, #16]
  404930:	ldp	x29, x30, [sp], #32
  404934:	ret
  404938:	stp	x29, x30, [sp, #-32]!
  40493c:	str	x19, [sp, #16]
  404940:	mov	x19, x0
  404944:	mov	x29, sp
  404948:	cbz	x0, 404958 <ferror@plt+0x2d78>
  40494c:	ldr	x0, [x19]
  404950:	cbz	x0, 404958 <ferror@plt+0x2d78>
  404954:	bl	401960 <closedir@plt>
  404958:	mov	x0, x19
  40495c:	ldr	x19, [sp, #16]
  404960:	ldp	x29, x30, [sp], #32
  404964:	b	401a30 <free@plt>
  404968:	sub	sp, sp, #0x40
  40496c:	stp	x20, x19, [sp, #48]
  404970:	mov	x20, x0
  404974:	mov	w0, #0xffffffea            	// #-22
  404978:	stp	x29, x30, [sp, #16]
  40497c:	stp	x22, x21, [sp, #32]
  404980:	add	x29, sp, #0x10
  404984:	cbz	x20, 404a28 <ferror@plt+0x2e48>
  404988:	mov	x19, x1
  40498c:	cbz	x1, 404a28 <ferror@plt+0x2e48>
  404990:	str	wzr, [x19]
  404994:	bl	401b70 <__errno_location@plt>
  404998:	mov	x21, x0
  40499c:	str	wzr, [x0]
  4049a0:	b	4049ac <ferror@plt+0x2dcc>
  4049a4:	ldr	w0, [x19]
  4049a8:	cbnz	w0, 404a10 <ferror@plt+0x2e30>
  4049ac:	ldr	x0, [x20]
  4049b0:	bl	401940 <readdir@plt>
  4049b4:	cbz	x0, 404a18 <ferror@plt+0x2e38>
  4049b8:	mov	x22, x0
  4049bc:	bl	401a10 <__ctype_b_loc@plt>
  4049c0:	ldr	x8, [x0]
  4049c4:	ldrb	w9, [x22, #19]!
  4049c8:	ldrh	w8, [x8, x9, lsl #1]
  4049cc:	tbz	w8, #11, 4049a4 <ferror@plt+0x2dc4>
  4049d0:	add	x1, sp, #0x8
  4049d4:	mov	w2, #0xa                   	// #10
  4049d8:	mov	x0, x22
  4049dc:	str	wzr, [x21]
  4049e0:	bl	401a20 <strtol@plt>
  4049e4:	str	w0, [x19]
  4049e8:	ldr	w8, [x21]
  4049ec:	cbnz	w8, 404a08 <ferror@plt+0x2e28>
  4049f0:	ldr	x8, [sp, #8]
  4049f4:	cmp	x22, x8
  4049f8:	b.eq	404a08 <ferror@plt+0x2e28>  // b.none
  4049fc:	cbz	x8, 4049a8 <ferror@plt+0x2dc8>
  404a00:	ldrb	w8, [x8]
  404a04:	cbz	w8, 4049a8 <ferror@plt+0x2dc8>
  404a08:	mov	w0, #0xffffffff            	// #-1
  404a0c:	b	404a28 <ferror@plt+0x2e48>
  404a10:	mov	w0, wzr
  404a14:	b	404a28 <ferror@plt+0x2e48>
  404a18:	ldr	w8, [x21]
  404a1c:	cmp	w8, #0x0
  404a20:	mov	w8, #0x1                   	// #1
  404a24:	cneg	w0, w8, ne  // ne = any
  404a28:	ldp	x20, x19, [sp, #48]
  404a2c:	ldp	x22, x21, [sp, #32]
  404a30:	ldp	x29, x30, [sp, #16]
  404a34:	add	sp, sp, #0x40
  404a38:	ret
  404a3c:	adrp	x1, 405000 <ferror@plt+0x3420>
  404a40:	add	x1, x1, #0xd1f
  404a44:	b	404a48 <ferror@plt+0x2e68>
  404a48:	stp	x29, x30, [sp, #-64]!
  404a4c:	stp	x28, x23, [sp, #16]
  404a50:	stp	x22, x21, [sp, #32]
  404a54:	stp	x20, x19, [sp, #48]
  404a58:	mov	x29, sp
  404a5c:	sub	sp, sp, #0x2, lsl #12
  404a60:	sub	sp, sp, #0x20
  404a64:	adrp	x2, 405000 <ferror@plt+0x3420>
  404a68:	mov	x4, x1
  404a6c:	mov	w3, w0
  404a70:	add	x2, x2, #0xd49
  404a74:	add	x0, sp, #0x10
  404a78:	mov	w1, #0x2000                	// #8192
  404a7c:	bl	401840 <snprintf@plt>
  404a80:	add	x0, sp, #0x10
  404a84:	mov	w1, wzr
  404a88:	bl	4018a0 <open@plt>
  404a8c:	tbnz	w0, #31, 404b5c <ferror@plt+0x2f7c>
  404a90:	mov	w19, w0
  404a94:	add	x0, sp, #0x10
  404a98:	mov	w2, #0x2000                	// #8192
  404a9c:	mov	w1, wzr
  404aa0:	add	x20, sp, #0x10
  404aa4:	mov	w21, #0x2000                	// #8192
  404aa8:	bl	401900 <memset@plt>
  404aac:	adrp	x8, 405000 <ferror@plt+0x3420>
  404ab0:	ldr	q0, [x8, #3328]
  404ab4:	mov	x22, xzr
  404ab8:	str	q0, [sp]
  404abc:	b	404ad0 <ferror@plt+0x2ef0>
  404ac0:	subs	x21, x21, x0
  404ac4:	add	x20, x20, x0
  404ac8:	add	x22, x0, x22
  404acc:	b.eq	404b44 <ferror@plt+0x2f64>  // b.none
  404ad0:	mov	w0, w19
  404ad4:	mov	x1, x20
  404ad8:	mov	x2, x21
  404adc:	bl	401af0 <read@plt>
  404ae0:	cmp	x0, #0x0
  404ae4:	b.gt	404ac0 <ferror@plt+0x2ee0>
  404ae8:	mov	w23, #0x6                   	// #6
  404aec:	tbz	x0, #63, 404b40 <ferror@plt+0x2f60>
  404af0:	bl	401b70 <__errno_location@plt>
  404af4:	ldr	w8, [x0]
  404af8:	cmp	w8, #0xb
  404afc:	b.eq	404b08 <ferror@plt+0x2f28>  // b.none
  404b00:	cmp	w8, #0x4
  404b04:	b.ne	404b40 <ferror@plt+0x2f60>  // b.any
  404b08:	subs	w23, w23, #0x1
  404b0c:	b.eq	404b40 <ferror@plt+0x2f60>  // b.none
  404b10:	ldr	q0, [sp]
  404b14:	sub	x0, x29, #0x10
  404b18:	mov	x1, xzr
  404b1c:	stur	q0, [x29, #-16]
  404b20:	bl	401a60 <nanosleep@plt>
  404b24:	mov	w0, w19
  404b28:	mov	x1, x20
  404b2c:	mov	x2, x21
  404b30:	bl	401af0 <read@plt>
  404b34:	cmp	x0, #0x1
  404b38:	b.lt	404aec <ferror@plt+0x2f0c>  // b.tstop
  404b3c:	b	404ac0 <ferror@plt+0x2ee0>
  404b40:	cbz	x22, 404b64 <ferror@plt+0x2f84>
  404b44:	cmp	x22, #0x1
  404b48:	b.lt	404b64 <ferror@plt+0x2f84>  // b.tstop
  404b4c:	cmp	x22, #0x8
  404b50:	b.cs	404b94 <ferror@plt+0x2fb4>  // b.hs, b.nlast
  404b54:	mov	x8, xzr
  404b58:	b	404c88 <ferror@plt+0x30a8>
  404b5c:	mov	x20, xzr
  404b60:	b	404b74 <ferror@plt+0x2f94>
  404b64:	mov	x20, xzr
  404b68:	tbnz	w19, #31, 404b74 <ferror@plt+0x2f94>
  404b6c:	mov	w0, w19
  404b70:	bl	401980 <close@plt>
  404b74:	mov	x0, x20
  404b78:	add	sp, sp, #0x2, lsl #12
  404b7c:	add	sp, sp, #0x20
  404b80:	ldp	x20, x19, [sp, #48]
  404b84:	ldp	x22, x21, [sp, #32]
  404b88:	ldp	x28, x23, [sp, #16]
  404b8c:	ldp	x29, x30, [sp], #64
  404b90:	ret
  404b94:	and	x8, x22, #0xfffffffffffffff8
  404b98:	add	x9, sp, #0x10
  404b9c:	orr	x9, x9, #0x3
  404ba0:	mov	w10, #0x20                  	// #32
  404ba4:	mov	x11, x8
  404ba8:	b	404bb8 <ferror@plt+0x2fd8>
  404bac:	subs	x11, x11, #0x8
  404bb0:	add	x9, x9, #0x8
  404bb4:	b.eq	404c60 <ferror@plt+0x3080>  // b.none
  404bb8:	ldur	d0, [x9, #-3]
  404bbc:	cmeq	v0.8b, v0.8b, #0
  404bc0:	umov	w12, v0.b[0]
  404bc4:	tbz	w12, #0, 404c14 <ferror@plt+0x3034>
  404bc8:	sturb	w10, [x9, #-3]
  404bcc:	umov	w12, v0.b[1]
  404bd0:	tbnz	w12, #0, 404c1c <ferror@plt+0x303c>
  404bd4:	umov	w12, v0.b[2]
  404bd8:	tbz	w12, #0, 404c28 <ferror@plt+0x3048>
  404bdc:	sturb	w10, [x9, #-1]
  404be0:	umov	w12, v0.b[3]
  404be4:	tbnz	w12, #0, 404c30 <ferror@plt+0x3050>
  404be8:	umov	w12, v0.b[4]
  404bec:	tbz	w12, #0, 404c3c <ferror@plt+0x305c>
  404bf0:	strb	w10, [x9, #1]
  404bf4:	umov	w12, v0.b[5]
  404bf8:	tbnz	w12, #0, 404c44 <ferror@plt+0x3064>
  404bfc:	umov	w12, v0.b[6]
  404c00:	tbz	w12, #0, 404c50 <ferror@plt+0x3070>
  404c04:	strb	w10, [x9, #3]
  404c08:	umov	w12, v0.b[7]
  404c0c:	tbz	w12, #0, 404bac <ferror@plt+0x2fcc>
  404c10:	b	404c58 <ferror@plt+0x3078>
  404c14:	umov	w12, v0.b[1]
  404c18:	tbz	w12, #0, 404bd4 <ferror@plt+0x2ff4>
  404c1c:	sturb	w10, [x9, #-2]
  404c20:	umov	w12, v0.b[2]
  404c24:	tbnz	w12, #0, 404bdc <ferror@plt+0x2ffc>
  404c28:	umov	w12, v0.b[3]
  404c2c:	tbz	w12, #0, 404be8 <ferror@plt+0x3008>
  404c30:	strb	w10, [x9]
  404c34:	umov	w12, v0.b[4]
  404c38:	tbnz	w12, #0, 404bf0 <ferror@plt+0x3010>
  404c3c:	umov	w12, v0.b[5]
  404c40:	tbz	w12, #0, 404bfc <ferror@plt+0x301c>
  404c44:	strb	w10, [x9, #2]
  404c48:	umov	w12, v0.b[6]
  404c4c:	tbnz	w12, #0, 404c04 <ferror@plt+0x3024>
  404c50:	umov	w12, v0.b[7]
  404c54:	tbz	w12, #0, 404bac <ferror@plt+0x2fcc>
  404c58:	strb	w10, [x9, #4]
  404c5c:	b	404bac <ferror@plt+0x2fcc>
  404c60:	cmp	x22, x8
  404c64:	b.ne	404c88 <ferror@plt+0x30a8>  // b.any
  404c68:	add	x8, sp, #0x10
  404c6c:	add	x8, x22, x8
  404c70:	add	x0, sp, #0x10
  404c74:	sturb	wzr, [x8, #-1]
  404c78:	bl	401950 <strdup@plt>
  404c7c:	mov	x20, x0
  404c80:	tbz	w19, #31, 404b6c <ferror@plt+0x2f8c>
  404c84:	b	404b74 <ferror@plt+0x2f94>
  404c88:	add	x10, sp, #0x10
  404c8c:	sub	x9, x22, x8
  404c90:	add	x8, x10, x8
  404c94:	mov	w10, #0x20                  	// #32
  404c98:	b	404ca8 <ferror@plt+0x30c8>
  404c9c:	subs	x9, x9, #0x1
  404ca0:	add	x8, x8, #0x1
  404ca4:	b.eq	404c68 <ferror@plt+0x3088>  // b.none
  404ca8:	ldrb	w11, [x8]
  404cac:	cbnz	w11, 404c9c <ferror@plt+0x30bc>
  404cb0:	strb	w10, [x8]
  404cb4:	b	404c9c <ferror@plt+0x30bc>
  404cb8:	adrp	x1, 405000 <ferror@plt+0x3420>
  404cbc:	add	x1, x1, #0xd27
  404cc0:	b	404a48 <ferror@plt+0x2e68>
  404cc4:	stp	x29, x30, [sp, #-32]!
  404cc8:	mov	w0, #0x1                   	// #1
  404ccc:	mov	w1, #0x18                  	// #24
  404cd0:	str	x19, [sp, #16]
  404cd4:	mov	x29, sp
  404cd8:	bl	401930 <calloc@plt>
  404cdc:	mov	x19, x0
  404ce0:	cbz	x0, 404cf8 <ferror@plt+0x3118>
  404ce4:	adrp	x0, 405000 <ferror@plt+0x3420>
  404ce8:	add	x0, x0, #0xd2c
  404cec:	bl	401810 <opendir@plt>
  404cf0:	str	x0, [x19]
  404cf4:	cbnz	x0, 404d04 <ferror@plt+0x3124>
  404cf8:	mov	x0, x19
  404cfc:	bl	401a30 <free@plt>
  404d00:	mov	x19, xzr
  404d04:	mov	x0, x19
  404d08:	ldr	x19, [sp, #16]
  404d0c:	ldp	x29, x30, [sp], #32
  404d10:	ret
  404d14:	stp	x29, x30, [sp, #-32]!
  404d18:	str	x19, [sp, #16]
  404d1c:	mov	x19, x0
  404d20:	mov	x29, sp
  404d24:	cbz	x0, 404d34 <ferror@plt+0x3154>
  404d28:	ldr	x0, [x19]
  404d2c:	cbz	x0, 404d34 <ferror@plt+0x3154>
  404d30:	bl	401960 <closedir@plt>
  404d34:	mov	x0, x19
  404d38:	ldr	x19, [sp, #16]
  404d3c:	ldp	x29, x30, [sp], #32
  404d40:	b	401a30 <free@plt>
  404d44:	ldrb	w8, [x0, #20]
  404d48:	cmp	x1, #0x0
  404d4c:	cset	w9, ne  // ne = any
  404d50:	str	x1, [x0, #8]
  404d54:	and	w8, w8, #0xfe
  404d58:	orr	w8, w8, w9
  404d5c:	strb	w8, [x0, #20]
  404d60:	ret
  404d64:	ldrb	w8, [x0, #20]
  404d68:	str	w1, [x0, #16]
  404d6c:	orr	w8, w8, #0x2
  404d70:	strb	w8, [x0, #20]
  404d74:	ret
  404d78:	stp	x29, x30, [sp, #-96]!
  404d7c:	stp	x28, x27, [sp, #16]
  404d80:	stp	x26, x25, [sp, #32]
  404d84:	stp	x24, x23, [sp, #48]
  404d88:	stp	x22, x21, [sp, #64]
  404d8c:	stp	x20, x19, [sp, #80]
  404d90:	mov	x29, sp
  404d94:	sub	sp, sp, #0x2, lsl #12
  404d98:	sub	sp, sp, #0x110
  404d9c:	mov	x21, x0
  404da0:	mov	w0, #0xffffffea            	// #-22
  404da4:	cbz	x21, 404f30 <ferror@plt+0x3350>
  404da8:	mov	x19, x1
  404dac:	cbz	x1, 404f30 <ferror@plt+0x3350>
  404db0:	str	wzr, [x19]
  404db4:	bl	401b70 <__errno_location@plt>
  404db8:	str	wzr, [x0]
  404dbc:	mov	x20, x0
  404dc0:	ldr	x0, [x21]
  404dc4:	bl	401940 <readdir@plt>
  404dc8:	cbz	x0, 404f20 <ferror@plt+0x3340>
  404dcc:	mov	x22, x0
  404dd0:	bl	401a10 <__ctype_b_loc@plt>
  404dd4:	adrp	x24, 405000 <ferror@plt+0x3420>
  404dd8:	adrp	x25, 405000 <ferror@plt+0x3420>
  404ddc:	adrp	x26, 405000 <ferror@plt+0x3420>
  404de0:	mov	x23, x0
  404de4:	add	x24, x24, #0xd32
  404de8:	add	x25, x25, #0x3ae
  404dec:	add	x26, x26, #0xd3a
  404df0:	b	404e2c <ferror@plt+0x324c>
  404df4:	ldr	x0, [x21]
  404df8:	bl	401ad0 <dirfd@plt>
  404dfc:	mov	w1, w0
  404e00:	mov	x3, sp
  404e04:	mov	w0, wzr
  404e08:	mov	x2, x22
  404e0c:	mov	w4, wzr
  404e10:	bl	401bd0 <__fxstatat@plt>
  404e14:	cbz	w0, 404ed4 <ferror@plt+0x32f4>
  404e18:	str	wzr, [x20]
  404e1c:	ldr	x0, [x21]
  404e20:	bl	401940 <readdir@plt>
  404e24:	mov	x22, x0
  404e28:	cbz	x0, 404f20 <ferror@plt+0x3340>
  404e2c:	ldr	x8, [x23]
  404e30:	ldrb	w9, [x22, #19]!
  404e34:	ldrh	w8, [x8, x9, lsl #1]
  404e38:	tbz	w8, #11, 404e18 <ferror@plt+0x3238>
  404e3c:	ldrb	w8, [x21, #20]
  404e40:	tbnz	w8, #1, 404df4 <ferror@plt+0x3214>
  404e44:	tbz	w8, #0, 404eec <ferror@plt+0x330c>
  404e48:	add	x0, sp, #0x108
  404e4c:	mov	w1, #0x2000                	// #8192
  404e50:	mov	x2, x24
  404e54:	mov	x3, x22
  404e58:	bl	401840 <snprintf@plt>
  404e5c:	ldr	x0, [x21]
  404e60:	bl	401ad0 <dirfd@plt>
  404e64:	add	x1, sp, #0x108
  404e68:	mov	w2, #0x80000               	// #524288
  404e6c:	bl	401b50 <openat@plt>
  404e70:	tbnz	w0, #31, 404e18 <ferror@plt+0x3238>
  404e74:	mov	x1, x25
  404e78:	bl	401910 <fdopen@plt>
  404e7c:	cbz	x0, 404e18 <ferror@plt+0x3238>
  404e80:	mov	x27, x0
  404e84:	add	x0, sp, #0x108
  404e88:	mov	w1, #0x2000                	// #8192
  404e8c:	mov	x2, x27
  404e90:	bl	401ba0 <fgets@plt>
  404e94:	mov	x28, x0
  404e98:	str	x0, [sp, #256]
  404e9c:	mov	x0, x27
  404ea0:	bl	401870 <fclose@plt>
  404ea4:	cbz	x28, 404e18 <ferror@plt+0x3238>
  404ea8:	add	x0, sp, #0x108
  404eac:	mov	x2, sp
  404eb0:	mov	x1, x26
  404eb4:	bl	401b20 <__isoc99_sscanf@plt>
  404eb8:	cmp	w0, #0x1
  404ebc:	b.ne	404e18 <ferror@plt+0x3238>  // b.any
  404ec0:	ldr	x1, [x21, #8]
  404ec4:	mov	x0, sp
  404ec8:	bl	4019f0 <strcmp@plt>
  404ecc:	cbnz	w0, 404e18 <ferror@plt+0x3238>
  404ed0:	b	404eec <ferror@plt+0x330c>
  404ed4:	ldr	w8, [x21, #16]
  404ed8:	ldr	w9, [sp, #24]
  404edc:	cmp	w8, w9
  404ee0:	b.ne	404e18 <ferror@plt+0x3238>  // b.any
  404ee4:	ldrb	w8, [x21, #20]
  404ee8:	tbnz	w8, #0, 404e48 <ferror@plt+0x3268>
  404eec:	add	x1, sp, #0x100
  404ef0:	mov	w2, #0xa                   	// #10
  404ef4:	mov	x0, x22
  404ef8:	str	xzr, [sp, #256]
  404efc:	str	wzr, [x20]
  404f00:	bl	401a20 <strtol@plt>
  404f04:	str	w0, [x19]
  404f08:	ldr	w8, [x20]
  404f0c:	cbz	w8, 404f54 <ferror@plt+0x3374>
  404f10:	cmp	w8, #0x0
  404f14:	mov	w9, #0xffffffff            	// #-1
  404f18:	csneg	w0, w9, w8, eq  // eq = none
  404f1c:	b	404f30 <ferror@plt+0x3350>
  404f20:	ldr	w8, [x20]
  404f24:	cmp	w8, #0x0
  404f28:	mov	w8, #0x1                   	// #1
  404f2c:	cneg	w0, w8, ne  // ne = any
  404f30:	add	sp, sp, #0x2, lsl #12
  404f34:	add	sp, sp, #0x110
  404f38:	ldp	x20, x19, [sp, #80]
  404f3c:	ldp	x22, x21, [sp, #64]
  404f40:	ldp	x24, x23, [sp, #48]
  404f44:	ldp	x26, x25, [sp, #32]
  404f48:	ldp	x28, x27, [sp, #16]
  404f4c:	ldp	x29, x30, [sp], #96
  404f50:	ret
  404f54:	ldr	x9, [sp, #256]
  404f58:	cmp	x22, x9
  404f5c:	b.eq	404f10 <ferror@plt+0x3330>  // b.none
  404f60:	cbz	x9, 404f6c <ferror@plt+0x338c>
  404f64:	ldrb	w9, [x9]
  404f68:	cbnz	w9, 404f10 <ferror@plt+0x3330>
  404f6c:	mov	w0, wzr
  404f70:	b	404f30 <ferror@plt+0x3350>
  404f74:	nop
  404f78:	stp	x29, x30, [sp, #-64]!
  404f7c:	mov	x29, sp
  404f80:	stp	x19, x20, [sp, #16]
  404f84:	adrp	x20, 416000 <ferror@plt+0x14420>
  404f88:	add	x20, x20, #0xdf0
  404f8c:	stp	x21, x22, [sp, #32]
  404f90:	adrp	x21, 416000 <ferror@plt+0x14420>
  404f94:	add	x21, x21, #0xde8
  404f98:	sub	x20, x20, x21
  404f9c:	mov	w22, w0
  404fa0:	stp	x23, x24, [sp, #48]
  404fa4:	mov	x23, x1
  404fa8:	mov	x24, x2
  404fac:	bl	401738 <memcpy@plt-0x38>
  404fb0:	cmp	xzr, x20, asr #3
  404fb4:	b.eq	404fe0 <ferror@plt+0x3400>  // b.none
  404fb8:	asr	x20, x20, #3
  404fbc:	mov	x19, #0x0                   	// #0
  404fc0:	ldr	x3, [x21, x19, lsl #3]
  404fc4:	mov	x2, x24
  404fc8:	add	x19, x19, #0x1
  404fcc:	mov	x1, x23
  404fd0:	mov	w0, w22
  404fd4:	blr	x3
  404fd8:	cmp	x20, x19
  404fdc:	b.ne	404fc0 <ferror@plt+0x33e0>  // b.any
  404fe0:	ldp	x19, x20, [sp, #16]
  404fe4:	ldp	x21, x22, [sp, #32]
  404fe8:	ldp	x23, x24, [sp, #48]
  404fec:	ldp	x29, x30, [sp], #64
  404ff0:	ret
  404ff4:	nop
  404ff8:	ret
  404ffc:	nop
  405000:	adrp	x2, 417000 <ferror@plt+0x15420>
  405004:	mov	x1, #0x0                   	// #0
  405008:	ldr	x2, [x2, #584]
  40500c:	b	401820 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405010 <.fini>:
  405010:	stp	x29, x30, [sp, #-16]!
  405014:	mov	x29, sp
  405018:	ldp	x29, x30, [sp], #16
  40501c:	ret
