// Seed: 3021434968
module module_0 #(
    parameter id_14 = 32'd98,
    parameter id_21 = 32'd86
) (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3 = (1);
  tri0  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  _id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  _id_21  ,  id_22  ;
  parameter [id_14 : -1] id_23 = 1;
  logic id_24 = id_21 + id_24 - id_20;
  genvar id_25;
  wire [id_21 : 1] id_26;
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_15 = 32'd63,
    parameter id_16 = 32'd21,
    parameter id_17 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15
);
  input wire _id_15;
  input logic [7:0] id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire _id_16 = -1 == id_2;
  supply0 [1 : id_16] _id_17 = id_14[id_15 : id_17] == 1;
  parameter id_18 = 1;
  supply1 id_19 = 1;
  assign id_1 = id_5;
  wire [-1 : -1] id_20 = id_10;
  logic id_21 = ((-1));
  logic [1 'b0 : 1] id_22;
  tri id_23 = 1 && -1;
  module_0 modCall_1 (
      id_23,
      id_10
  );
  wire id_24;
endmodule
