{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480215209572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480215209579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 20:53:29 2016 " "Processing started: Sat Nov 26 20:53:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480215209579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480215209579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix -c matrix " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrix -c matrix" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480215209579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1480215210246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/User/Desktop/matrix/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480215223860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480215223860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrix.sv" { { "Info" "ISGN_ENTITY_NAME" "1 matrix " "Found entity 1: matrix" {  } { { "matrix.sv" "" { Text "C:/Users/User/Desktop/matrix/matrix.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480215223892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480215223892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "C:/Users/User/Desktop/matrix/toplevel.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480215223895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480215223895 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(80) " "Verilog HDL warning at multiply_add.sv(80): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 80 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480215223897 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(81) " "Verilog HDL warning at multiply_add.sv(81): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480215223897 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(82) " "Verilog HDL warning at multiply_add.sv(82): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480215223897 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(83) " "Verilog HDL warning at multiply_add.sv(83): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 83 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480215223897 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(84) " "Verilog HDL warning at multiply_add.sv(84): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480215223897 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(85) " "Verilog HDL warning at multiply_add.sv(85): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480215223897 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(86) " "Verilog HDL warning at multiply_add.sv(86): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480215223897 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(87) " "Verilog HDL warning at multiply_add.sv(87): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480215223897 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(88) " "Verilog HDL warning at multiply_add.sv(88): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 88 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480215223897 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multiply_add.sv(89) " "Verilog HDL warning at multiply_add.sv(89): extended using \"x\" or \"z\"" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480215223897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply_add.sv 3 3 " "Found 3 design units, including 3 entities, in source file multiply_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_add " "Found entity 1: multiply_add" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480215223900 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_add_stage1 " "Found entity 2: mult_add_stage1" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480215223900 ""} { "Info" "ISGN_ENTITY_NAME" "3 mult_add_stage2 " "Found entity 3: mult_add_stage2" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480215223900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480215223900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtract.sv 2 2 " "Found 2 design units, including 2 entities, in source file subtract.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtract " "Found entity 1: subtract" {  } { { "subtract.sv" "" { Text "C:/Users/User/Desktop/matrix/subtract.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480215223903 ""} { "Info" "ISGN_ENTITY_NAME" "2 subtract2 " "Found entity 2: subtract2" {  } { { "subtract.sv" "" { Text "C:/Users/User/Desktop/matrix/subtract.sv" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480215223903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480215223903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_acc.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_acc " "Found entity 1: mult_acc" {  } { { "mult_acc.v" "" { Text "C:/Users/User/Desktop/matrix/mult_acc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480215223906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480215223906 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480215223958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiply_add multiply_add:multadd " "Elaborating entity \"multiply_add\" for hierarchy \"multiply_add:multadd\"" {  } { { "toplevel.sv" "multadd" { Text "C:/Users/User/Desktop/matrix/toplevel.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215223960 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage1_load multiply_add.sv(10) " "Verilog HDL or VHDL warning at multiply_add.sv(10): object \"stage1_load\" assigned a value but never read" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1480215223966 "|toplevel|multiply_add:multadd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage2_load multiply_add.sv(10) " "Verilog HDL or VHDL warning at multiply_add.sv(10): object \"stage2_load\" assigned a value but never read" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1480215223966 "|toplevel|multiply_add:multadd"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "multiply_add.sv(80) " "SystemVerilog warning at multiply_add.sv(80): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 80 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Quartus II" 0 -1 1480215223967 "|toplevel|multiply_add:multadd"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "multiply_add.sv(81) " "SystemVerilog warning at multiply_add.sv(81): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 81 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Quartus II" 0 -1 1480215223967 "|toplevel|multiply_add:multadd"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "multiply_add.sv(82) " "SystemVerilog warning at multiply_add.sv(82): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 82 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Quartus II" 0 -1 1480215223967 "|toplevel|multiply_add:multadd"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "multiply_add.sv(83) " "SystemVerilog warning at multiply_add.sv(83): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 83 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Quartus II" 0 -1 1480215223967 "|toplevel|multiply_add:multadd"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "multiply_add.sv(84) " "SystemVerilog warning at multiply_add.sv(84): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 84 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Quartus II" 0 -1 1480215223967 "|toplevel|multiply_add:multadd"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "multiply_add.sv(85) " "SystemVerilog warning at multiply_add.sv(85): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 85 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Quartus II" 0 -1 1480215223967 "|toplevel|multiply_add:multadd"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "multiply_add.sv(86) " "SystemVerilog warning at multiply_add.sv(86): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 86 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Quartus II" 0 -1 1480215223967 "|toplevel|multiply_add:multadd"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "multiply_add.sv(87) " "SystemVerilog warning at multiply_add.sv(87): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 87 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Quartus II" 0 -1 1480215223967 "|toplevel|multiply_add:multadd"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "multiply_add.sv(88) " "SystemVerilog warning at multiply_add.sv(88): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 88 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Quartus II" 0 -1 1480215223967 "|toplevel|multiply_add:multadd"}
{ "Warning" "WVRFX_SV_1013_UNCONVERTED" "multiply_add.sv(89) " "SystemVerilog warning at multiply_add.sv(89): automatically converting 4-state value to 2-state by replacing X and Z with 0" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 89 0 0 } }  } 0 10836 "SystemVerilog warning at %1!s!: automatically converting 4-state value to 2-state by replacing X and Z with 0" 0 0 "Quartus II" 0 -1 1480215223967 "|toplevel|multiply_add:multadd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix multiply_add:multadd\|matrix:matrix0 " "Elaborating entity \"matrix\" for hierarchy \"multiply_add:multadd\|matrix:matrix0\"" {  } { { "multiply_add.sv" "matrix0" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215223968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_stage1 multiply_add:multadd\|mult_add_stage1:mult_add1 " "Elaborating entity \"mult_add_stage1\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\"" {  } { { "multiply_add.sv" "mult_add1" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224003 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiply_add.sv(138) " "Verilog HDL Case Statement information at multiply_add.sv(138): all case item expressions in this case statement are onehot" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480215224024 "|toplevel|multiply_add:multadd|mult_add_stage1:mult_add1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract multiply_add:multadd\|mult_add_stage1:mult_add1\|subtract:subtract0 " "Elaborating entity \"subtract\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|subtract:subtract0\"" {  } { { "multiply_add.sv" "subtract0" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_acc multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0 " "Elaborating entity \"mult_acc\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\"" {  } { { "multiply_add.sv" "mult_acc0" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_accum multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component " "Elaborating entity \"altmult_accum\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\"" {  } { { "mult_acc.v" "altmult_accum_component" { Text "C:/Users/User/Desktop/matrix/mult_acc.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component " "Elaborated megafunction instantiation \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\"" {  } { { "mult_acc.v" "" { Text "C:/Users/User/Desktop/matrix/mult_acc.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480215224107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component " "Instantiated megafunction \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_aclr ACLR3 " "Parameter \"addnsub_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_pipeline_aclr ACLR3 " "Parameter \"addnsub_pipeline_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_pipeline_reg CLOCK0 " "Parameter \"addnsub_pipeline_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_reg CLOCK0 " "Parameter \"addnsub_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a ACLR3 " "Parameter \"input_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b ACLR3 " "Parameter \"input_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_reg_a CLOCK0 " "Parameter \"input_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_reg_b CLOCK0 " "Parameter \"input_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a DATAA " "Parameter \"input_source_a\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b DATAB " "Parameter \"input_source_b\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_accum " "Parameter \"lpm_type\" = \"altmult_accum\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr ACLR3 " "Parameter \"multiplier_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_reg CLOCK0 " "Parameter \"multiplier_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR3 " "Parameter \"output_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_reg CLOCK0 " "Parameter \"output_reg\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub PORT_UNUSED " "Parameter \"port_addnsub\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_aclr_a ACLR3 " "Parameter \"sign_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_aclr_b ACLR3 " "Parameter \"sign_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_aclr_a ACLR3 " "Parameter \"sign_pipeline_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_aclr_b ACLR3 " "Parameter \"sign_pipeline_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_reg_a CLOCK0 " "Parameter \"sign_pipeline_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_pipeline_reg_b CLOCK0 " "Parameter \"sign_pipeline_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_reg_a CLOCK0 " "Parameter \"sign_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sign_reg_b CLOCK0 " "Parameter \"sign_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224110 ""}  } { { "mult_acc.v" "" { Text "C:/Users/User/Desktop/matrix/mult_acc.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1480215224110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_accum_b6o2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_accum_b6o2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_accum_b6o2 " "Found entity 1: mult_accum_b6o2" {  } { { "db/mult_accum_b6o2.tdf" "" { Text "C:/Users/User/Desktop/matrix/db/mult_accum_b6o2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480215224159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480215224159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_accum_b6o2 multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated " "Elaborating entity \"mult_accum_b6o2\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\"" {  } { { "altmult_accum.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altmult_accum.tdf" 207 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_1a81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_1a81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_1a81 " "Found entity 1: ded_mult_1a81" {  } { { "db/ded_mult_1a81.tdf" "" { Text "C:/Users/User/Desktop/matrix/db/ded_mult_1a81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480215224173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480215224173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_1a81 multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|ded_mult_1a81:ded_mult1 " "Elaborating entity \"ded_mult_1a81\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|ded_mult_1a81:ded_mult1\"" {  } { { "db/mult_accum_b6o2.tdf" "ded_mult1" { Text "C:/Users/User/Desktop/matrix/db/mult_accum_b6o2.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/Users/User/Desktop/matrix/db/dffpipe_93c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480215224185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480215224185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|ded_mult_1a81:ded_mult1\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|ded_mult_1a81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_1a81.tdf" "pre_result" { Text "C:/Users/User/Desktop/matrix/db/ded_mult_1a81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/zaccum_p6k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/zaccum_p6k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 zaccum_p6k " "Found entity 1: zaccum_p6k" {  } { { "db/zaccum_p6k.tdf" "" { Text "C:/Users/User/Desktop/matrix/db/zaccum_p6k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480215224237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480215224237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zaccum_p6k multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|zaccum_p6k:zaccum2 " "Elaborating entity \"zaccum_p6k\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|zaccum_p6k:zaccum2\"" {  } { { "db/mult_accum_b6o2.tdf" "zaccum2" { Text "C:/Users/User/Desktop/matrix/db/mult_accum_b6o2.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/accum_rgk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/accum_rgk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 accum_rgk " "Found entity 1: accum_rgk" {  } { { "db/accum_rgk.tdf" "" { Text "C:/Users/User/Desktop/matrix/db/accum_rgk.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480215224284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480215224284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accum_rgk multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|zaccum_p6k:zaccum2\|accum_rgk:accum " "Elaborating entity \"accum_rgk\" for hierarchy \"multiply_add:multadd\|mult_add_stage1:mult_add1\|mult_acc:mult_acc0\|altmult_accum:altmult_accum_component\|mult_accum_b6o2:auto_generated\|zaccum_p6k:zaccum2\|accum_rgk:accum\"" {  } { { "db/zaccum_p6k.tdf" "accum" { Text "C:/Users/User/Desktop/matrix/db/zaccum_p6k.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215224284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_stage2 multiply_add:multadd\|mult_add_stage2:mult_add2 " "Elaborating entity \"mult_add_stage2\" for hierarchy \"multiply_add:multadd\|mult_add_stage2:mult_add2\"" {  } { { "multiply_add.sv" "mult_add2" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215227566 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiply_add.sv(363) " "Verilog HDL Case Statement information at multiply_add.sv(363): all case item expressions in this case statement are onehot" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 363 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480215227569 "|toplevel|multiply_add:multadd|mult_add_stage2:mult_add2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtract2 multiply_add:multadd\|mult_add_stage2:mult_add2\|subtract2:subtract02 " "Elaborating entity \"subtract2\" for hierarchy \"multiply_add:multadd\|mult_add_stage2:mult_add2\|subtract2:subtract02\"" {  } { { "multiply_add.sv" "subtract02" { Text "C:/Users/User/Desktop/matrix/multiply_add.sv" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480215227570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1480215402744 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3266 " "3266 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1480215669161 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/matrix/output_files/matrix.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/matrix/output_files/matrix.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1480215670333 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480215671938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480215671938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25942 " "Implemented 25942 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480215673381 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480215673381 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25557 " "Implemented 25557 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1480215673381 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "220 " "Implemented 220 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1480215673381 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480215673381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "901 " "Peak virtual memory: 901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480215673844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 21:01:13 2016 " "Processing ended: Sat Nov 26 21:01:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480215673844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:44 " "Elapsed time: 00:07:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480215673844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:55 " "Total CPU time (on all processors): 00:07:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480215673844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480215673844 ""}
