<stg><name>applyIIRFilter</name>


<trans_list>

<trans id="120" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln14"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %input_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_r

]]></Node>
<StgValue><ssdm name="input_r_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:7 %store_ln16 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %store_ln16 = store i32 %input_r_read, i32 %x

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln16 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %icmp_ln16 = icmp_ult  i4 %i_1, i4 11

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln16 = br i1 %icmp_ln16, void %for.end, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:1 %i_cast1 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %NUM_1_0_addr = getelementptr i23 %NUM_1_0, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="NUM_1_0_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="23" op_0_bw="4">
<![CDATA[
for.inc.split:5 %NUM_1_0_load = load i4 %NUM_1_0_addr

]]></Node>
<StgValue><ssdm name="NUM_1_0_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:11 %or_ln21 = or i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="or_ln21"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:12 %zext_ln21 = zext i4 %or_ln21

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
for.inc.split:13 %tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %or_ln21, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:14 %zext_ln22 = zext i5 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %delay_addr = getelementptr i32 %delay, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="delay_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:16 %or_ln23 = or i5 %tmp, i5 1

]]></Node>
<StgValue><ssdm name="or_ln23"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:17 %zext_ln23 = zext i5 %or_ln23

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %delay_addr_1 = getelementptr i32 %delay, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="delay_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:24 %delay_load = load i5 %delay_addr

]]></Node>
<StgValue><ssdm name="delay_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:26 %NUM_1_1_addr = getelementptr i2 %NUM_1_1, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="NUM_1_1_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="4">
<![CDATA[
for.inc.split:27 %NUM_1_1_load = load i4 %NUM_1_1_addr

]]></Node>
<StgValue><ssdm name="NUM_1_1_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:31 %delay_load_1 = load i5 %delay_addr_1

]]></Node>
<StgValue><ssdm name="delay_load_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:33 %NUM_1_2_addr = getelementptr i2 %NUM_1_2, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="NUM_1_2_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="4">
<![CDATA[
for.inc.split:34 %NUM_1_2_load = load i4 %NUM_1_2_addr

]]></Node>
<StgValue><ssdm name="NUM_1_2_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:38 %DEN_1_1_addr = getelementptr i32 %DEN_1_1, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="DEN_1_1_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:39 %DEN_1_1_load = load i4 %DEN_1_1_addr

]]></Node>
<StgValue><ssdm name="DEN_1_1_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="30" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:42 %DEN_1_2_addr = getelementptr i30 %DEN_1_2, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="DEN_1_2_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="30" op_0_bw="4">
<![CDATA[
for.inc.split:43 %DEN_1_2_load = load i4 %DEN_1_2_addr

]]></Node>
<StgValue><ssdm name="DEN_1_2_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:54 %add_ln16 = add i4 %i_1, i4 2

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:55 %store_ln16 = store i4 %add_ln16, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="49" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="23" op_0_bw="4">
<![CDATA[
for.inc.split:5 %NUM_1_0_load = load i4 %NUM_1_0_addr

]]></Node>
<StgValue><ssdm name="NUM_1_0_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:19 %NUM_1_0_addr_1 = getelementptr i23 %NUM_1_0, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="NUM_1_0_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="23" op_0_bw="4">
<![CDATA[
for.inc.split:20 %NUM_1_0_load_1 = load i4 %NUM_1_0_addr_1

]]></Node>
<StgValue><ssdm name="NUM_1_0_load_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:24 %delay_load = load i5 %delay_addr

]]></Node>
<StgValue><ssdm name="delay_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="4">
<![CDATA[
for.inc.split:27 %NUM_1_1_load = load i4 %NUM_1_1_addr

]]></Node>
<StgValue><ssdm name="NUM_1_1_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
for.inc.split:31 %delay_load_1 = load i5 %delay_addr_1

]]></Node>
<StgValue><ssdm name="delay_load_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="4">
<![CDATA[
for.inc.split:34 %NUM_1_2_load = load i4 %NUM_1_2_addr

]]></Node>
<StgValue><ssdm name="NUM_1_2_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="4">
<![CDATA[
for.inc.split:39 %DEN_1_1_load = load i4 %DEN_1_1_addr

]]></Node>
<StgValue><ssdm name="DEN_1_1_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="30" op_0_bw="4">
<![CDATA[
for.inc.split:43 %DEN_1_2_load = load i4 %DEN_1_2_addr

]]></Node>
<StgValue><ssdm name="DEN_1_2_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc.split:52 %store_ln30 = store i32 %delay_load, i5 %delay_addr_1

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:0 %x_load = load i32 %x

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="63" op_0_bw="32">
<![CDATA[
for.inc.split:3 %sext_ln18 = sext i32 %x_load

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="23">
<![CDATA[
for.inc.split:6 %sext_ln18_1 = sext i23 %NUM_1_0_load

]]></Node>
<StgValue><ssdm name="sext_ln18_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="63" op_0_bw="31">
<![CDATA[
for.inc.split:7 %zext_ln18 = zext i31 %sext_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:8 %mul_ln18 = mul i63 %zext_ln18, i63 %sext_ln18

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="23" op_0_bw="4">
<![CDATA[
for.inc.split:20 %NUM_1_0_load_1 = load i4 %NUM_1_0_addr_1

]]></Node>
<StgValue><ssdm name="NUM_1_0_load_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="63" op_0_bw="32">
<![CDATA[
for.inc.split:25 %sext_ln22 = sext i32 %delay_load

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="2">
<![CDATA[
for.inc.split:28 %sext_ln22_1 = sext i2 %NUM_1_1_load

]]></Node>
<StgValue><ssdm name="sext_ln22_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="63" op_0_bw="31">
<![CDATA[
for.inc.split:29 %zext_ln22_1 = zext i31 %sext_ln22_1

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:30 %mul_ln22 = mul i63 %zext_ln22_1, i63 %sext_ln22

]]></Node>
<StgValue><ssdm name="mul_ln22"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="69" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:8 %mul_ln18 = mul i63 %zext_ln18, i63 %sext_ln18

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:9 %y = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %mul_ln18, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:30 %mul_ln22 = mul i63 %zext_ln22_1, i63 %sext_ln22

]]></Node>
<StgValue><ssdm name="mul_ln22"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="63" op_0_bw="32">
<![CDATA[
for.inc.split:32 %sext_ln23 = sext i32 %delay_load_1

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="31" op_0_bw="2">
<![CDATA[
for.inc.split:35 %sext_ln23_1 = sext i2 %NUM_1_2_load

]]></Node>
<StgValue><ssdm name="sext_ln23_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="63" op_0_bw="31">
<![CDATA[
for.inc.split:36 %zext_ln23_1 = zext i31 %sext_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:37 %mul_ln23 = mul i63 %zext_ln23_1, i63 %sext_ln23

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="63" op_0_bw="32">
<![CDATA[
for.inc.split:40 %sext_ln24 = sext i32 %DEN_1_1_load

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:41 %mul_ln24 = mul i63 %sext_ln24, i63 %sext_ln22

]]></Node>
<StgValue><ssdm name="mul_ln24"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end:0 %x_load_1 = load i32 %x

]]></Node>
<StgValue><ssdm name="x_load_1"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32">
<![CDATA[
for.end:1 %ret_ln35 = ret i32 %x_load_1

]]></Node>
<StgValue><ssdm name="ret_ln35"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="63" op_0_bw="32">
<![CDATA[
for.inc.split:10 %sext_ln21 = sext i32 %y

]]></Node>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="23">
<![CDATA[
for.inc.split:21 %sext_ln21_1 = sext i23 %NUM_1_0_load_1

]]></Node>
<StgValue><ssdm name="sext_ln21_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="63" op_0_bw="31">
<![CDATA[
for.inc.split:22 %zext_ln21_1 = zext i31 %sext_ln21_1

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:23 %mul_ln21 = mul i63 %sext_ln21, i63 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="mul_ln21"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:37 %mul_ln23 = mul i63 %zext_ln23_1, i63 %sext_ln23

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:41 %mul_ln24 = mul i63 %sext_ln24, i63 %sext_ln22

]]></Node>
<StgValue><ssdm name="mul_ln24"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="31" op_0_bw="30">
<![CDATA[
for.inc.split:44 %sext_ln25 = sext i30 %DEN_1_2_load

]]></Node>
<StgValue><ssdm name="sext_ln25"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="63" op_0_bw="31">
<![CDATA[
for.inc.split:45 %zext_ln25 = zext i31 %sext_ln25

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:46 %mul_ln25 = mul i63 %zext_ln25, i63 %sext_ln23

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="87" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:23 %mul_ln21 = mul i63 %sext_ln21, i63 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="mul_ln21"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:46 %mul_ln25 = mul i63 %zext_ln25, i63 %sext_ln23

]]></Node>
<StgValue><ssdm name="mul_ln25"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:47 %add_ln23 = add i63 %mul_ln22, i63 %mul_ln23

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:48 %newFirst = sub i63 %add_ln23, i63 %mul_ln24

]]></Node>
<StgValue><ssdm name="newFirst"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="91" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:49 %newFirst4 = sub i63 %mul_ln21, i63 %mul_ln25

]]></Node>
<StgValue><ssdm name="newFirst4"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.split:50 %acc = add i63 %newFirst, i63 %newFirst4

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:51 %output = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %acc, i32 31, i32 62

]]></Node>
<StgValue><ssdm name="output"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:56 %store_ln16 = store i32 %output, i32 %x

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln15"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc.split:53 %store_ln31 = store i32 %output, i5 %delay_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:57 %br_ln16 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="121" name="input_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r"/></StgValue>
</port>
<port id="122" name="NUM_1_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="NUM_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="delay" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="delay"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="124" name="NUM_1_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="NUM_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="NUM_1_2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="NUM_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="DEN_1_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="DEN_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="127" name="DEN_1_2" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="DEN_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="129" from="StgValue_128" to="x" fromId="128" toId="11">
</dataflow>
<dataflow id="130" from="StgValue_128" to="i" fromId="128" toId="12">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="131" toId="13">
</dataflow>
<dataflow id="134" from="StgValue_133" to="specbitsmap_ln0" fromId="133" toId="13">
</dataflow>
<dataflow id="136" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln14" fromId="135" toId="14">
</dataflow>
<dataflow id="138" from="empty_1" to="spectopmodule_ln14" fromId="137" toId="14">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="131" toId="15">
</dataflow>
<dataflow id="140" from="input_r" to="specbitsmap_ln0" fromId="121" toId="15">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="141" toId="16">
</dataflow>
<dataflow id="143" from="input_r" to="specinterface_ln0" fromId="121" toId="16">
</dataflow>
<dataflow id="145" from="empty" to="specinterface_ln0" fromId="144" toId="16">
</dataflow>
<dataflow id="146" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="16">
</dataflow>
<dataflow id="147" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="16">
</dataflow>
<dataflow id="149" from="empty_0" to="specinterface_ln0" fromId="148" toId="16">
</dataflow>
<dataflow id="150" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="16">
</dataflow>
<dataflow id="151" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="16">
</dataflow>
<dataflow id="152" from="empty_0" to="specinterface_ln0" fromId="148" toId="16">
</dataflow>
<dataflow id="153" from="empty_0" to="specinterface_ln0" fromId="148" toId="16">
</dataflow>
<dataflow id="154" from="empty_0" to="specinterface_ln0" fromId="148" toId="16">
</dataflow>
<dataflow id="155" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="16">
</dataflow>
<dataflow id="156" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="16">
</dataflow>
<dataflow id="157" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="16">
</dataflow>
<dataflow id="158" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="16">
</dataflow>
<dataflow id="159" from="empty_0" to="specinterface_ln0" fromId="148" toId="16">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="148" toId="16">
</dataflow>
<dataflow id="162" from="StgValue_161" to="specinterface_ln0" fromId="161" toId="16">
</dataflow>
<dataflow id="163" from="StgValue_133" to="specinterface_ln0" fromId="133" toId="16">
</dataflow>
<dataflow id="165" from="_ssdm_op_Read.ap_auto.i32" to="input_r_read" fromId="164" toId="17">
</dataflow>
<dataflow id="166" from="input_r" to="input_r_read" fromId="121" toId="17">
</dataflow>
<dataflow id="168" from="StgValue_167" to="store_ln16" fromId="167" toId="18">
</dataflow>
<dataflow id="169" from="i" to="store_ln16" fromId="12" toId="18">
</dataflow>
<dataflow id="170" from="input_r_read" to="store_ln16" fromId="17" toId="19">
</dataflow>
<dataflow id="171" from="x" to="store_ln16" fromId="11" toId="19">
</dataflow>
<dataflow id="172" from="i" to="i_1" fromId="12" toId="21">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="173" toId="22">
</dataflow>
<dataflow id="175" from="StgValue_161" to="specpipeline_ln0" fromId="161" toId="22">
</dataflow>
<dataflow id="176" from="StgValue_133" to="specpipeline_ln0" fromId="133" toId="22">
</dataflow>
<dataflow id="177" from="StgValue_128" to="specpipeline_ln0" fromId="128" toId="22">
</dataflow>
<dataflow id="178" from="StgValue_133" to="specpipeline_ln0" fromId="133" toId="22">
</dataflow>
<dataflow id="180" from="p_str" to="specpipeline_ln0" fromId="179" toId="22">
</dataflow>
<dataflow id="181" from="i_1" to="icmp_ln16" fromId="21" toId="23">
</dataflow>
<dataflow id="183" from="StgValue_182" to="icmp_ln16" fromId="182" toId="23">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="184" toId="24">
</dataflow>
<dataflow id="187" from="StgValue_186" to="empty" fromId="186" toId="24">
</dataflow>
<dataflow id="188" from="StgValue_186" to="empty" fromId="186" toId="24">
</dataflow>
<dataflow id="189" from="StgValue_186" to="empty" fromId="186" toId="24">
</dataflow>
<dataflow id="190" from="icmp_ln16" to="br_ln16" fromId="23" toId="25">
</dataflow>
<dataflow id="191" from="i_1" to="i_cast1" fromId="21" toId="26">
</dataflow>
<dataflow id="192" from="NUM_1_0" to="NUM_1_0_addr" fromId="122" toId="27">
</dataflow>
<dataflow id="194" from="StgValue_193" to="NUM_1_0_addr" fromId="193" toId="27">
</dataflow>
<dataflow id="195" from="i_cast1" to="NUM_1_0_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="196" from="NUM_1_0_addr" to="NUM_1_0_load" fromId="27" toId="28">
</dataflow>
<dataflow id="197" from="i_1" to="or_ln21" fromId="21" toId="29">
</dataflow>
<dataflow id="199" from="StgValue_198" to="or_ln21" fromId="198" toId="29">
</dataflow>
<dataflow id="200" from="or_ln21" to="zext_ln21" fromId="29" toId="30">
</dataflow>
<dataflow id="202" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp" fromId="201" toId="31">
</dataflow>
<dataflow id="203" from="or_ln21" to="tmp" fromId="29" toId="31">
</dataflow>
<dataflow id="205" from="StgValue_204" to="tmp" fromId="204" toId="31">
</dataflow>
<dataflow id="206" from="tmp" to="zext_ln22" fromId="31" toId="32">
</dataflow>
<dataflow id="207" from="delay" to="delay_addr" fromId="123" toId="33">
</dataflow>
<dataflow id="208" from="StgValue_193" to="delay_addr" fromId="193" toId="33">
</dataflow>
<dataflow id="209" from="zext_ln22" to="delay_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="210" from="tmp" to="or_ln23" fromId="31" toId="34">
</dataflow>
<dataflow id="212" from="StgValue_211" to="or_ln23" fromId="211" toId="34">
</dataflow>
<dataflow id="213" from="or_ln23" to="zext_ln23" fromId="34" toId="35">
</dataflow>
<dataflow id="214" from="delay" to="delay_addr_1" fromId="123" toId="36">
</dataflow>
<dataflow id="215" from="StgValue_193" to="delay_addr_1" fromId="193" toId="36">
</dataflow>
<dataflow id="216" from="zext_ln23" to="delay_addr_1" fromId="35" toId="36">
</dataflow>
<dataflow id="217" from="delay_addr" to="delay_load" fromId="33" toId="37">
</dataflow>
<dataflow id="218" from="NUM_1_1" to="NUM_1_1_addr" fromId="124" toId="38">
</dataflow>
<dataflow id="219" from="StgValue_193" to="NUM_1_1_addr" fromId="193" toId="38">
</dataflow>
<dataflow id="220" from="zext_ln21" to="NUM_1_1_addr" fromId="30" toId="38">
</dataflow>
<dataflow id="221" from="NUM_1_1_addr" to="NUM_1_1_load" fromId="38" toId="39">
</dataflow>
<dataflow id="222" from="delay_addr_1" to="delay_load_1" fromId="36" toId="40">
</dataflow>
<dataflow id="223" from="NUM_1_2" to="NUM_1_2_addr" fromId="125" toId="41">
</dataflow>
<dataflow id="224" from="StgValue_193" to="NUM_1_2_addr" fromId="193" toId="41">
</dataflow>
<dataflow id="225" from="zext_ln21" to="NUM_1_2_addr" fromId="30" toId="41">
</dataflow>
<dataflow id="226" from="NUM_1_2_addr" to="NUM_1_2_load" fromId="41" toId="42">
</dataflow>
<dataflow id="227" from="DEN_1_1" to="DEN_1_1_addr" fromId="126" toId="43">
</dataflow>
<dataflow id="228" from="StgValue_193" to="DEN_1_1_addr" fromId="193" toId="43">
</dataflow>
<dataflow id="229" from="zext_ln21" to="DEN_1_1_addr" fromId="30" toId="43">
</dataflow>
<dataflow id="230" from="DEN_1_1_addr" to="DEN_1_1_load" fromId="43" toId="44">
</dataflow>
<dataflow id="231" from="DEN_1_2" to="DEN_1_2_addr" fromId="127" toId="45">
</dataflow>
<dataflow id="232" from="StgValue_193" to="DEN_1_2_addr" fromId="193" toId="45">
</dataflow>
<dataflow id="233" from="zext_ln21" to="DEN_1_2_addr" fromId="30" toId="45">
</dataflow>
<dataflow id="234" from="DEN_1_2_addr" to="DEN_1_2_load" fromId="45" toId="46">
</dataflow>
<dataflow id="235" from="i_1" to="add_ln16" fromId="21" toId="47">
</dataflow>
<dataflow id="237" from="StgValue_236" to="add_ln16" fromId="236" toId="47">
</dataflow>
<dataflow id="238" from="add_ln16" to="store_ln16" fromId="47" toId="48">
</dataflow>
<dataflow id="239" from="i" to="store_ln16" fromId="12" toId="48">
</dataflow>
<dataflow id="240" from="NUM_1_0_addr" to="NUM_1_0_load" fromId="27" toId="49">
</dataflow>
<dataflow id="241" from="NUM_1_0" to="NUM_1_0_addr_1" fromId="122" toId="50">
</dataflow>
<dataflow id="242" from="StgValue_193" to="NUM_1_0_addr_1" fromId="193" toId="50">
</dataflow>
<dataflow id="243" from="zext_ln21" to="NUM_1_0_addr_1" fromId="30" toId="50">
</dataflow>
<dataflow id="244" from="NUM_1_0_addr_1" to="NUM_1_0_load_1" fromId="50" toId="51">
</dataflow>
<dataflow id="245" from="delay_addr" to="delay_load" fromId="33" toId="52">
</dataflow>
<dataflow id="246" from="NUM_1_1_addr" to="NUM_1_1_load" fromId="38" toId="53">
</dataflow>
<dataflow id="247" from="delay_addr_1" to="delay_load_1" fromId="36" toId="54">
</dataflow>
<dataflow id="248" from="NUM_1_2_addr" to="NUM_1_2_load" fromId="41" toId="55">
</dataflow>
<dataflow id="249" from="DEN_1_1_addr" to="DEN_1_1_load" fromId="43" toId="56">
</dataflow>
<dataflow id="250" from="DEN_1_2_addr" to="DEN_1_2_load" fromId="45" toId="57">
</dataflow>
<dataflow id="251" from="delay_load" to="store_ln30" fromId="52" toId="58">
</dataflow>
<dataflow id="252" from="delay_addr_1" to="store_ln30" fromId="36" toId="58">
</dataflow>
<dataflow id="253" from="x" to="x_load" fromId="11" toId="59">
</dataflow>
<dataflow id="254" from="x_load" to="sext_ln18" fromId="59" toId="60">
</dataflow>
<dataflow id="255" from="NUM_1_0_load" to="sext_ln18_1" fromId="49" toId="61">
</dataflow>
<dataflow id="256" from="sext_ln18_1" to="zext_ln18" fromId="61" toId="62">
</dataflow>
<dataflow id="257" from="zext_ln18" to="mul_ln18" fromId="62" toId="63">
</dataflow>
<dataflow id="258" from="sext_ln18" to="mul_ln18" fromId="60" toId="63">
</dataflow>
<dataflow id="259" from="NUM_1_0_addr_1" to="NUM_1_0_load_1" fromId="50" toId="64">
</dataflow>
<dataflow id="260" from="delay_load" to="sext_ln22" fromId="52" toId="65">
</dataflow>
<dataflow id="261" from="NUM_1_1_load" to="sext_ln22_1" fromId="53" toId="66">
</dataflow>
<dataflow id="262" from="sext_ln22_1" to="zext_ln22_1" fromId="66" toId="67">
</dataflow>
<dataflow id="263" from="zext_ln22_1" to="mul_ln22" fromId="67" toId="68">
</dataflow>
<dataflow id="264" from="sext_ln22" to="mul_ln22" fromId="65" toId="68">
</dataflow>
<dataflow id="265" from="zext_ln18" to="mul_ln18" fromId="62" toId="69">
</dataflow>
<dataflow id="266" from="sext_ln18" to="mul_ln18" fromId="60" toId="69">
</dataflow>
<dataflow id="268" from="_ssdm_op_PartSelect.i32.i63.i32.i32" to="y" fromId="267" toId="70">
</dataflow>
<dataflow id="269" from="mul_ln18" to="y" fromId="69" toId="70">
</dataflow>
<dataflow id="271" from="StgValue_270" to="y" fromId="270" toId="70">
</dataflow>
<dataflow id="273" from="StgValue_272" to="y" fromId="272" toId="70">
</dataflow>
<dataflow id="274" from="zext_ln22_1" to="mul_ln22" fromId="67" toId="71">
</dataflow>
<dataflow id="275" from="sext_ln22" to="mul_ln22" fromId="65" toId="71">
</dataflow>
<dataflow id="276" from="delay_load_1" to="sext_ln23" fromId="54" toId="72">
</dataflow>
<dataflow id="277" from="NUM_1_2_load" to="sext_ln23_1" fromId="55" toId="73">
</dataflow>
<dataflow id="278" from="sext_ln23_1" to="zext_ln23_1" fromId="73" toId="74">
</dataflow>
<dataflow id="279" from="zext_ln23_1" to="mul_ln23" fromId="74" toId="75">
</dataflow>
<dataflow id="280" from="sext_ln23" to="mul_ln23" fromId="72" toId="75">
</dataflow>
<dataflow id="281" from="DEN_1_1_load" to="sext_ln24" fromId="56" toId="76">
</dataflow>
<dataflow id="282" from="sext_ln24" to="mul_ln24" fromId="76" toId="77">
</dataflow>
<dataflow id="283" from="sext_ln22" to="mul_ln24" fromId="65" toId="77">
</dataflow>
<dataflow id="284" from="y" to="sext_ln21" fromId="70" toId="78">
</dataflow>
<dataflow id="285" from="NUM_1_0_load_1" to="sext_ln21_1" fromId="64" toId="79">
</dataflow>
<dataflow id="286" from="sext_ln21_1" to="zext_ln21_1" fromId="79" toId="80">
</dataflow>
<dataflow id="287" from="sext_ln21" to="mul_ln21" fromId="78" toId="81">
</dataflow>
<dataflow id="288" from="zext_ln21_1" to="mul_ln21" fromId="80" toId="81">
</dataflow>
<dataflow id="289" from="zext_ln23_1" to="mul_ln23" fromId="74" toId="82">
</dataflow>
<dataflow id="290" from="sext_ln23" to="mul_ln23" fromId="72" toId="82">
</dataflow>
<dataflow id="291" from="sext_ln24" to="mul_ln24" fromId="76" toId="83">
</dataflow>
<dataflow id="292" from="sext_ln22" to="mul_ln24" fromId="65" toId="83">
</dataflow>
<dataflow id="293" from="DEN_1_2_load" to="sext_ln25" fromId="57" toId="84">
</dataflow>
<dataflow id="294" from="sext_ln25" to="zext_ln25" fromId="84" toId="85">
</dataflow>
<dataflow id="295" from="zext_ln25" to="mul_ln25" fromId="85" toId="86">
</dataflow>
<dataflow id="296" from="sext_ln23" to="mul_ln25" fromId="72" toId="86">
</dataflow>
<dataflow id="297" from="sext_ln21" to="mul_ln21" fromId="78" toId="87">
</dataflow>
<dataflow id="298" from="zext_ln21_1" to="mul_ln21" fromId="80" toId="87">
</dataflow>
<dataflow id="299" from="zext_ln25" to="mul_ln25" fromId="85" toId="88">
</dataflow>
<dataflow id="300" from="sext_ln23" to="mul_ln25" fromId="72" toId="88">
</dataflow>
<dataflow id="301" from="mul_ln22" to="add_ln23" fromId="71" toId="89">
</dataflow>
<dataflow id="302" from="mul_ln23" to="add_ln23" fromId="82" toId="89">
</dataflow>
<dataflow id="303" from="add_ln23" to="newFirst" fromId="89" toId="90">
</dataflow>
<dataflow id="304" from="mul_ln24" to="newFirst" fromId="83" toId="90">
</dataflow>
<dataflow id="305" from="mul_ln21" to="newFirst4" fromId="87" toId="91">
</dataflow>
<dataflow id="306" from="mul_ln25" to="newFirst4" fromId="88" toId="91">
</dataflow>
<dataflow id="307" from="newFirst" to="acc" fromId="90" toId="92">
</dataflow>
<dataflow id="308" from="newFirst4" to="acc" fromId="91" toId="92">
</dataflow>
<dataflow id="309" from="_ssdm_op_PartSelect.i32.i63.i32.i32" to="output" fromId="267" toId="93">
</dataflow>
<dataflow id="310" from="acc" to="output" fromId="92" toId="93">
</dataflow>
<dataflow id="311" from="StgValue_270" to="output" fromId="270" toId="93">
</dataflow>
<dataflow id="312" from="StgValue_272" to="output" fromId="272" toId="93">
</dataflow>
<dataflow id="313" from="output" to="store_ln16" fromId="93" toId="94">
</dataflow>
<dataflow id="314" from="x" to="store_ln16" fromId="11" toId="94">
</dataflow>
<dataflow id="316" from="_ssdm_op_SpecLoopName" to="specloopname_ln15" fromId="315" toId="95">
</dataflow>
<dataflow id="318" from="empty_2" to="specloopname_ln15" fromId="317" toId="95">
</dataflow>
<dataflow id="319" from="output" to="store_ln31" fromId="93" toId="96">
</dataflow>
<dataflow id="320" from="delay_addr" to="store_ln31" fromId="33" toId="96">
</dataflow>
<dataflow id="321" from="x" to="x_load_1" fromId="11" toId="98">
</dataflow>
<dataflow id="322" from="x_load_1" to="ret_ln35" fromId="98" toId="99">
</dataflow>
<dataflow id="323" from="icmp_ln16" to="StgValue_2" fromId="23" toId="2">
</dataflow>
<dataflow id="324" from="icmp_ln16" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="325" from="icmp_ln16" to="StgValue_4" fromId="23" toId="4">
</dataflow>
<dataflow id="326" from="icmp_ln16" to="StgValue_5" fromId="23" toId="5">
</dataflow>
</dataflows>


</stg>
