<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>NANO: The Fundamental Science of Ultra-High Density Logic Circuitry</AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>08/01/2005</AwardEffectiveDate>
<AwardExpirationDate>07/31/2008</AwardExpirationDate>
<AwardTotalIntnAmount>370000.00</AwardTotalIntnAmount>
<AwardAmount>370000</AwardAmount>
<AwardInstrument>
<Value>Continuing Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Mitra Basu</SignBlockName>
<PO_EMAI>mbasu@nsf.gov</PO_EMAI>
<PO_PHON>7032928649</PO_PHON>
</ProgramOfficer>
<AbstractNarration>Project Summary In 2004,the 90 nm node for CMOS-based Si integrated circuits was commercialized.90&lt;br/&gt;nm refers to the 'half-pitch ' between the most closely spaced metal lines the actual pitch of those lines is 180 nm..Assuming that the current scaling trends continue,technology nodes within the 10-15 nm range would be commercialized around the timeframe 2020 or so.It has previously not been possible to even explore circuitry at these dimensions,since no patterning method for creating such ultra-high density semiconductor circuitry existed.However,the SNAP (superlattice nanowire pattern transfer)method has been recently demonstrated as capable of producing relatively large scale,highly conducting Si nanowire circuits at these dimensions.&lt;br/&gt;The work proposed herewill utilize these circuits,and will focus on addressing some of the most fundamental,chemical,and materials issues that are associated with scaling semiconductor computational circuitry to near molecular dimensions.The intellectual merit of this work will be to establish whether or not it is even possible to scale CMOS circuitry to such extremes.The broader impact is that,regardless of what computational paradigm follows the current one,a high levelof manufacturing perfection at the atomic scale is likely to be necessary.&lt;br/&gt;The work described in this proposal will lay much of the foundation for achieving such perfection.&lt;br/&gt;In the spirit of the RFA,certain approaches described here require manufacturing at a near atomic level of&lt;br/&gt;control,although parallel fabrication approaches for achieving such perfection are proposed,rather than atom by atom assembly approaches.Also,in the spirit of the RFA,architectural approaches for novel omputational schemes,such as those that can take advantage of highly regular circuit structures,or that can bridge length scales from the nano-scale of the logic circuits to the sub-micron scale of standard lithography,will be exploited.&lt;br/&gt;In fabricating and utilizing ultra-dense silicon circuitry,several chemical and materials issues become im-&lt;br/&gt;portant.For example, as Si wire widths are reduced to a few nm,the role that surface states play in the conductivity characteristics of the nanowires becomes increasingly important.Since oxide passivation of Si reduces the mobility of charge carriers near the surface,we want to replace the oxide with an atomically perfect (and very thin)surface passivant.We propose to explore the use of methyl termination of Si(111)for applications to these circuits,an alternative that has been demonstrated to be air-stable with atomically complete passivation that dramatically reduces the surface charge carrier recombination velocities.&lt;br/&gt;Silicon conductors with a thin,high-k gate dielectrics and metal gate electrodes are envisioned to become&lt;br/&gt;important by decade 's end.Equally important for more extreme scaling,will be low-k dielectrics that serve to electronically isolate one nanowire from its nearest neighbor,so that the field-gating can be localized to individual nanowires within a high density logic circuit.These issues will be addressed by combining theoretical modeling to determine effective dielectric constants of ultra-thin materials and molecular films with experimental studies incorporating atomic-layer deposition of high-k gate dielectrics (i.e.HfO2)coupled with the incorporating low-k dielectrics for separating the Si nanowire conductors.&lt;br/&gt;Finally,ultra-high density patterning methods will likely be limited in terms of the physical complexity&lt;br/&gt;achievable in a circuit design.This requires the incorporation of novel approaches for bridging the length scales between the sub-micron world of lithography and the nanometer world of ultra-high density circuits.It also requires novel architectural concepts to take advantage of highly-or quasi-regular patterning methods.Architectural approaches that solve these issues will provide a driver for much of the fundamental science described herein.</AbstractNarration>
<MinAmdLetterDate>07/27/2005</MinAmdLetterDate>
<MaxAmdLetterDate>05/11/2007</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.070</CFDA_NUM>
<NSF_PAR_USE_FLAG>0</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>0524490</AwardID>
<Investigator>
<FirstName>Nathan</FirstName>
<LastName>Lewis</LastName>
<PI_MID_INIT>S</PI_MID_INIT>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Nathan S Lewis</PI_FULL_NAME>
<EmailAddress>nslewis@its.caltech.edu</EmailAddress>
<PI_PHON>6263956335</PI_PHON>
<NSF_ID>000440927</NSF_ID>
<StartDate>07/27/2005</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>James</FirstName>
<LastName>Heath</LastName>
<PI_MID_INIT>R</PI_MID_INIT>
<PI_SUFX_NAME/>
<PI_FULL_NAME>James R Heath</PI_FULL_NAME>
<EmailAddress>heath@caltech.edu</EmailAddress>
<PI_PHON>6263956079</PI_PHON>
<NSF_ID>000312622</NSF_ID>
<StartDate>07/27/2005</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>William</FirstName>
<LastName>Goddard</LastName>
<PI_MID_INIT>A</PI_MID_INIT>
<PI_SUFX_NAME>III</PI_SUFX_NAME>
<PI_FULL_NAME>William A Goddard</PI_FULL_NAME>
<EmailAddress>wag@caltech.edu</EmailAddress>
<PI_PHON>6263953093</PI_PHON>
<NSF_ID>000449671</NSF_ID>
<StartDate>07/27/2005</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>California Institute of Technology</Name>
<CityName>PASADENA</CityName>
<CountyName>LOS ANGELES</CountyName>
<ZipCode>911250600</ZipCode>
<PhoneNumber>6263956219</PhoneNumber>
<StreetAddress>1200 E California Blvd</StreetAddress>
<StreetAddress2><![CDATA[Mail Code 273-6]]></StreetAddress2>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<StateCode>CA</StateCode>
<CONGRESSDISTRICT>27</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>CA27</CONGRESS_DISTRICT_ORG>
<ORG_DUNS_NUM>009584210</ORG_DUNS_NUM>
<ORG_LGL_BUS_NAME>CALIFORNIA INSTITUTE OF TECHNOLOGY</ORG_LGL_BUS_NAME>
<ORG_PRNT_DUNS_NUM>009584210</ORG_PRNT_DUNS_NUM>
</Institution>
<Performance_Institution>
<Name><![CDATA[California Institute of Technology]]></Name>
<CityName>PASADENA</CityName>
<CountyName>LOS ANGELES</CountyName>
<StateCode>CA</StateCode>
<ZipCode>911250600</ZipCode>
<StreetAddress><![CDATA[1200 E California Blvd]]></StreetAddress>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>27</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>CA27</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>1954</Code>
<Text>QUANTUM CALCULATIONS</Text>
</ProgramElement>
<ProgramElement>
<Code>7353</Code>
<Text>EMERGING MODELS &amp; TECHNOLOGIES</Text>
</ProgramElement>
<ProgramReference>
<Code>9184</Code>
<Text>BIOTECHNOLOGY - INFRASTRUCTURE</Text>
</ProgramReference>
<ProgramReference>
<Code>BIOT</Code>
<Text>BIOTECHNOLOGY</Text>
</ProgramReference>
<Appropriation>
<Code>0105</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>490100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0106</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>490100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0107</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>490100</APP_SYMB_ID>
</Appropriation>
<FUND_OBLG>2005~170000</FUND_OBLG>
<FUND_OBLG>2006~100000</FUND_OBLG>
<FUND_OBLG>2007~100000</FUND_OBLG>
</Award>
</rootTag>
