Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/nick/Quartus/InformA_Mic_I2S_64/soc_system.qsys --block-symbol-file --output-directory=/home/nick/Quartus/InformA_Mic_I2S_64/soc_system --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading InformA_Mic_I2S_64/soc_system.qsys
Progress: Reading input file
Progress: Adding CIC_collector_0 [CIC_collector 1.0]
Progress: Parameterizing module CIC_collector_0
Progress: Adding VersionID [altera_avalon_pio 18.0]
Progress: Parameterizing module VersionID
Progress: Adding button_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding led_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module led_pio
Progress: Adding onchip_memory2_adc_a [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_adc_a
Progress: Adding pll_0 [altera_pll 18.0]
Progress: Parameterizing module pll_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: soc_system.CIC_collector_0.clock_100M: Interface has no signals
Info: soc_system.VersionID: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.hps_0: hps_0.h2f_gp must be exported, or connected to a matching conduit.
Warning: soc_system.sysid_qsys: sysid_qsys.control_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/nick/Quartus/InformA_Mic_I2S_64/soc_system.qsys --synthesis=VERILOG --output-directory=/home/nick/Quartus/InformA_Mic_I2S_64/soc_system/synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading InformA_Mic_I2S_64/soc_system.qsys
Progress: Reading input file
Progress: Adding CIC_collector_0 [CIC_collector 1.0]
Progress: Parameterizing module CIC_collector_0
Progress: Adding VersionID [altera_avalon_pio 18.0]
Progress: Parameterizing module VersionID
Progress: Adding button_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 18.0]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding hps_0 [altera_hps 18.0]
Progress: Parameterizing module hps_0
Progress: Adding led_pio [altera_avalon_pio 18.0]
Progress: Parameterizing module led_pio
Progress: Adding onchip_memory2_adc_a [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_adc_a
Progress: Adding pll_0 [altera_pll 18.0]
Progress: Parameterizing module pll_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: soc_system.CIC_collector_0.clock_100M: Interface has no signals
Info: soc_system.VersionID: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: soc_system.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: soc_system.pll_0: Able to implement PLL with user settings
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: soc_system.hps_0: hps_0.h2f_gp must be exported, or connected to a matching conduit.
Warning: soc_system.sysid_qsys: sysid_qsys.control_slave must be connected to an Avalon-MM master
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master CIC_collector_0.avalon_master and slave onchip_memory2_adc_a.s2 because the master has address signal 17 bit wide, but the slave is 15 bit wide.
Info: Interconnect is inserted between master CIC_collector_0.avalon_master and slave onchip_memory2_adc_a.s2 because the master has waitrequest_n signal 1 bit wide, but the slave is 0 bit wide.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Warning: soc_system: "No matching role found for pll_0:outclk1:outclk_1 (clk)"
Info: CIC_collector_0: "soc_system" instantiated CIC_collector "CIC_collector_0"
Info: VersionID: Starting RTL generation for module 'soc_system_VersionID'
Info: VersionID:   Generation command is [exec /home/nick/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/nick/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/nick/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/nick/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/nick/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/nick/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nick/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/nick/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_VersionID --dir=/tmp/alt9270_1993065255994045174.dir/0003_VersionID_gen/ --quartus_dir=/home/nick/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt9270_1993065255994045174.dir/0003_VersionID_gen//soc_system_VersionID_component_configuration.pl  --do_build_sim=0  ]
Info: VersionID: Done RTL generation for module 'soc_system_VersionID'
Info: VersionID: "soc_system" instantiated altera_avalon_pio "VersionID"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec /home/nick/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/nick/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/nick/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/nick/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/nick/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/nick/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nick/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/nick/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt9270_1993065255994045174.dir/0004_button_pio_gen/ --quartus_dir=/home/nick/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt9270_1993065255994045174.dir/0004_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec /home/nick/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/nick/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/nick/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/nick/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/nick/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/nick/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nick/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/nick/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt9270_1993065255994045174.dir/0005_dipsw_pio_gen/ --quartus_dir=/home/nick/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt9270_1993065255994045174.dir/0005_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec /home/nick/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/nick/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/nick/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/nick/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/nick/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/nick/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nick/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/nick/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt9270_1993065255994045174.dir/0006_led_pio_gen/ --quartus_dir=/home/nick/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt9270_1993065255994045174.dir/0006_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: onchip_memory2_adc_a: Starting RTL generation for module 'soc_system_onchip_memory2_adc_a'
Info: onchip_memory2_adc_a:   Generation command is [exec /home/nick/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /home/nick/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /home/nick/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /home/nick/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /home/nick/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /home/nick/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/nick/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/nick/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_adc_a --dir=/tmp/alt9270_1993065255994045174.dir/0007_onchip_memory2_adc_a_gen/ --quartus_dir=/home/nick/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt9270_1993065255994045174.dir/0007_onchip_memory2_adc_a_gen//soc_system_onchip_memory2_adc_a_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_adc_a: Done RTL generation for module 'soc_system_onchip_memory2_adc_a'
Info: onchip_memory2_adc_a: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_adc_a"
Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: CIC_collector_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CIC_collector_0_avalon_master_translator"
Info: onchip_memory2_adc_a_s2_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_adc_a_s2_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_1" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: onchip_memory2_adc_a_s1_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "onchip_memory2_adc_a_s1_agent"
Info: onchip_memory2_adc_a_s1_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "onchip_memory2_adc_a_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file /home/nick/Quartus/InformA_Mic_I2S_64/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: onchip_memory2_adc_a_s1_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "onchip_memory2_adc_a_s1_burst_adapter"
Info: Reusing file /home/nick/Quartus/InformA_Mic_I2S_64/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/nick/Quartus/InformA_Mic_I2S_64/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/nick/Quartus/InformA_Mic_I2S_64/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: onchip_memory2_adc_a_s1_rsp_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "onchip_memory2_adc_a_s1_rsp_width_adapter"
Info: Reusing file /home/nick/Quartus/InformA_Mic_I2S_64/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/nick/Quartus/InformA_Mic_I2S_64/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/nick/Quartus/InformA_Mic_I2S_64/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/nick/Quartus/InformA_Mic_I2S_64/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 44 modules, 104 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
