{
  "module_name": "tda1997x_regs.h",
  "hash_id": "bc7aafdb3405c0208307b2e72cbb529795b0a297c36442f6912210ec192caa44",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/tda1997x_regs.h",
  "human_readable_source": " \n \n\n \n#define REG_VERSION\t\t0x0000\n#define REG_INPUT_SEL\t\t0x0001\n#define REG_SVC_MODE\t\t0x0002\n#define REG_HPD_MAN_CTRL\t0x0003\n#define REG_RT_MAN_CTRL\t\t0x0004\n#define REG_STANDBY_SOFT_RST\t0x000A\n#define REG_HDMI_SOFT_RST\t0x000B\n#define REG_HDMI_INFO_RST\t0x000C\n#define REG_INT_FLG_CLR_TOP\t0x000E\n#define REG_INT_FLG_CLR_SUS\t0x000F\n#define REG_INT_FLG_CLR_DDC\t0x0010\n#define REG_INT_FLG_CLR_RATE\t0x0011\n#define REG_INT_FLG_CLR_MODE\t0x0012\n#define REG_INT_FLG_CLR_INFO\t0x0013\n#define REG_INT_FLG_CLR_AUDIO\t0x0014\n#define REG_INT_FLG_CLR_HDCP\t0x0015\n#define REG_INT_FLG_CLR_AFE\t0x0016\n#define REG_INT_MASK_TOP\t0x0017\n#define REG_INT_MASK_SUS\t0x0018\n#define REG_INT_MASK_DDC\t0x0019\n#define REG_INT_MASK_RATE\t0x001A\n#define REG_INT_MASK_MODE\t0x001B\n#define REG_INT_MASK_INFO\t0x001C\n#define REG_INT_MASK_AUDIO\t0x001D\n#define REG_INT_MASK_HDCP\t0x001E\n#define REG_INT_MASK_AFE\t0x001F\n#define REG_DETECT_5V\t\t0x0020\n#define REG_SUS_STATUS\t\t0x0021\n#define REG_V_PER\t\t0x0022\n#define REG_H_PER\t\t0x0025\n#define REG_HS_WIDTH\t\t0x0027\n#define REG_FMT_H_TOT\t\t0x0029\n#define REG_FMT_H_ACT\t\t0x002b\n#define REG_FMT_H_FRONT\t\t0x002d\n#define REG_FMT_H_SYNC\t\t0x002f\n#define REG_FMT_H_BACK\t\t0x0031\n#define REG_FMT_V_TOT\t\t0x0033\n#define REG_FMT_V_ACT\t\t0x0035\n#define REG_FMT_V_FRONT_F1\t0x0037\n#define REG_FMT_V_FRONT_F2\t0x0038\n#define REG_FMT_V_SYNC\t\t0x0039\n#define REG_FMT_V_BACK_F1\t0x003a\n#define REG_FMT_V_BACK_F2\t0x003b\n#define REG_FMT_DE_ACT\t\t0x003c\n#define REG_RATE_CTRL\t\t0x0040\n#define REG_CLK_MIN_RATE\t0x0043\n#define REG_CLK_MAX_RATE\t0x0046\n#define REG_CLK_A_STATUS\t0x0049\n#define REG_CLK_A_RATE\t\t0x004A\n#define REG_DRIFT_CLK_A_REG\t0x004D\n#define REG_CLK_B_STATUS\t0x004E\n#define REG_CLK_B_RATE\t\t0x004F\n#define REG_DRIFT_CLK_B_REG\t0x0052\n#define REG_HDCP_CTRL\t\t0x0060\n#define REG_HDCP_KDS\t\t0x0061\n#define REG_HDCP_BCAPS\t\t0x0063\n#define REG_HDCP_KEY_CTRL\t0x0064\n#define REG_INFO_CTRL\t\t0x0076\n#define REG_INFO_EXCEED\t\t0x0077\n#define REG_PIX_REPEAT\t\t0x007B\n#define REG_AUDIO_PATH\t\t0x007C\n#define REG_AUDCFG\t\t0x007D\n#define REG_AUDIO_OUT_ENABLE\t0x007E\n#define REG_AUDIO_OUT_HIZ\t0x007F\n#define REG_VDP_CTRL\t\t0x0080\n#define REG_VDP_MATRIX\t\t0x0081\n#define REG_VHREF_CTRL\t\t0x00A0\n#define REG_PXCNT_PR\t\t0x00A2\n#define REG_PXCNT_NPIX\t\t0x00A4\n#define REG_LCNT_PR\t\t0x00A6\n#define REG_LCNT_NLIN\t\t0x00A8\n#define REG_HREF_S\t\t0x00AA\n#define REG_HREF_E\t\t0x00AC\n#define REG_HS_S\t\t0x00AE\n#define REG_HS_E\t\t0x00B0\n#define REG_VREF_F1_S\t\t0x00B2\n#define REG_VREF_F1_WIDTH\t0x00B4\n#define REG_VREF_F2_S\t\t0x00B5\n#define REG_VREF_F2_WIDTH\t0x00B7\n#define REG_VS_F1_LINE_S\t0x00B8\n#define REG_VS_F1_LINE_WIDTH\t0x00BA\n#define REG_VS_F2_LINE_S\t0x00BB\n#define REG_VS_F2_LINE_WIDTH\t0x00BD\n#define REG_VS_F1_PIX_S\t\t0x00BE\n#define REG_VS_F1_PIX_E\t\t0x00C0\n#define REG_VS_F2_PIX_S\t\t0x00C2\n#define REG_VS_F2_PIX_E\t\t0x00C4\n#define REG_FREF_F1_S\t\t0x00C6\n#define REG_FREF_F2_S\t\t0x00C8\n#define REG_FDW_S\t\t0x00ca\n#define REG_FDW_E\t\t0x00cc\n#define REG_BLK_GY\t\t0x00da\n#define REG_BLK_BU\t\t0x00dc\n#define REG_BLK_RV\t\t0x00de\n#define REG_FILTERS_CTRL\t0x00e0\n#define REG_DITHERING_CTRL\t0x00E9\n#define REG_OF\t\t\t0x00EA\n#define REG_PCLK\t\t0x00EB\n#define REG_HS_HREF\t\t0x00EC\n#define REG_VS_VREF\t\t0x00ED\n#define REG_DE_FREF\t\t0x00EE\n#define REG_VP35_32_CTRL\t0x00EF\n#define REG_VP31_28_CTRL\t0x00F0\n#define REG_VP27_24_CTRL\t0x00F1\n#define REG_VP23_20_CTRL\t0x00F2\n#define REG_VP19_16_CTRL\t0x00F3\n#define REG_VP15_12_CTRL\t0x00F4\n#define REG_VP11_08_CTRL\t0x00F5\n#define REG_VP07_04_CTRL\t0x00F6\n#define REG_VP03_00_CTRL\t0x00F7\n#define REG_CURPAGE_00H\t\t0xFF\n\n#define MASK_VPER\t\t0x3fffff\n#define MASK_VPER_SYNC_POS\t0x800000\n#define MASK_VHREF\t\t0x3fff\n#define MASK_HPER\t\t0x0fff\n#define MASK_HPER_SYNC_POS\t0x8000\n#define MASK_HSWIDTH\t\t0x03ff\n#define MASK_HSWIDTH_INTERLACED\t0x8000\n\n \n#define DETECT_UTIL\t\tBIT(7)\t \n#define DETECT_HPD\t\tBIT(6)\t \n#define DETECT_5V_SEL\t\tBIT(2)\t \n#define DETECT_5V_B\t\tBIT(1)\t \n#define DETECT_5V_A\t\tBIT(0)\t \n\n \n#define INPUT_SEL_RST_FMT\tBIT(7)\t \n#define INPUT_SEL_RST_VDP\tBIT(2)\t \n#define INPUT_SEL_OUT_MODE\tBIT(1)\t \n#define INPUT_SEL_B\t\tBIT(0)\t \n\n \n#define SVC_MODE_CLK2_MASK\t0xc0\n#define SVC_MODE_CLK2_SHIFT\t6\n#define SVC_MODE_CLK2_XTL\t0L\n#define SVC_MODE_CLK2_XTLDIV2\t1L\n#define SVC_MODE_CLK2_HDMIX2\t3L\n#define SVC_MODE_CLK1_MASK\t0x30\n#define SVC_MODE_CLK1_SHIFT\t4\n#define SVC_MODE_CLK1_XTAL\t0L\n#define SVC_MODE_CLK1_XTLDIV2\t1L\n#define SVC_MODE_CLK1_HDMI\t3L\n#define SVC_MODE_RAMP\t\tBIT(3)\t \n#define SVC_MODE_PAL\t\tBIT(2)\t \n#define SVC_MODE_INT_PROG\tBIT(1)\t \n#define SVC_MODE_SM_ON\t\tBIT(0)\t \n\n \n#define HPD_MAN_CTRL_HPD_PULSE\tBIT(7)\t \n#define HPD_MAN_CTRL_5VEN\tBIT(2)\t \n#define HPD_MAN_CTRL_HPD_B\tBIT(1)\t \n#define HPD_MAN_CTRL_HPD_A\tBIT(0)\t \n\n \n#define RT_MAN_CTRL_RT_AUTO\tBIT(7)\n#define RT_MAN_CTRL_RT\t\tBIT(6)\n#define RT_MAN_CTRL_RT_B\tBIT(1)\t \n#define RT_MAN_CTRL_RT_A\tBIT(0)\t \n\n \n#define VDP_CTRL_COMPDEL_BP\tBIT(5)\t \n#define VDP_CTRL_FORMATTER_BP\tBIT(4)\t \n#define VDP_CTRL_PREFILTER_BP\tBIT(1)\t \n#define VDP_CTRL_MATRIX_BP\tBIT(0)\t \n\n \n#define VHREF_INT_DET\t\tBIT(7)\t \n#define VHREF_VSYNC_MASK\t0x60\n#define VHREF_VSYNC_SHIFT\t6\n#define VHREF_VSYNC_AUTO\t0L\n#define VHREF_VSYNC_FDW\t\t1L\n#define VHREF_VSYNC_EVEN\t2L\n#define VHREF_VSYNC_ODD\t\t3L\n#define VHREF_STD_DET_MASK\t0x18\n#define VHREF_STD_DET_SHIFT\t3\n#define VHREF_STD_DET_PAL\t0L\n#define VHREF_STD_DET_NTSC\t1L\n#define VHREF_STD_DET_AUTO\t2L\n#define VHREF_STD_DET_OFF\t3L\n#define VHREF_VREF_SRC_STD\tBIT(2)\t \n#define VHREF_HREF_SRC_STD\tBIT(1)\t \n#define VHREF_HSYNC_SEL_HS\tBIT(0)\t \n\n \n#define AUDIO_OUT_ENABLE_ACLK\tBIT(5)\n#define AUDIO_OUT_ENABLE_WS\tBIT(4)\n#define AUDIO_OUT_ENABLE_AP3\tBIT(3)\n#define AUDIO_OUT_ENABLE_AP2\tBIT(2)\n#define AUDIO_OUT_ENABLE_AP1\tBIT(1)\n#define AUDIO_OUT_ENABLE_AP0\tBIT(0)\n\n \n#define FILTERS_CTRL_BU_MASK\t0x0c\n#define FILTERS_CTRL_BU_SHIFT\t2\n#define FILTERS_CTRL_RV_MASK\t0x03\n#define FILTERS_CTRL_RV_SHIFT\t0\n#define FILTERS_CTRL_OFF\t0L\t \n#define FILTERS_CTRL_2TAP\t1L\t \n#define FILTERS_CTRL_7TAP\t2L\t \n#define FILTERS_CTRL_2_7TAP\t3L\t \n\n \n#define PCLK_DELAY_MASK\t\t0x70\n#define PCLK_DELAY_SHIFT\t4\t \n#define PCLK_INV_SHIFT\t\t2\n#define PCLK_SEL_MASK\t\t0x03\t \n#define PCLK_SEL_SHIFT\t\t0\n#define PCLK_SEL_X1\t\t0L\n#define PCLK_SEL_X2\t\t1L\n#define PCLK_SEL_DIV2\t\t2L\n#define PCLK_SEL_DIV4\t\t3L\n\n \n#define PIX_REPEAT_MASK_UP_SEL\t0x30\n#define PIX_REPEAT_MASK_REP\t0x0f\n#define PIX_REPEAT_SHIFT\t4\n#define PIX_REPEAT_CHROMA\t1\n\n \n#define REG_HDMI_FLAGS\t\t0x0100\n#define REG_DEEP_COLOR_MODE\t0x0101\n#define REG_AUDIO_FLAGS\t\t0x0108\n#define REG_AUDIO_FREQ\t\t0x0109\n#define REG_ACP_PACKET_TYPE\t0x0141\n#define REG_ISRC1_PACKET_TYPE\t0x0161\n#define REG_ISRC2_PACKET_TYPE\t0x0181\n#define REG_GBD_PACKET_TYPE\t0x01a1\n\n \n#define HDMI_FLAGS_AUDIO\tBIT(7)\t \n#define HDMI_FLAGS_HDMI\t\tBIT(6)\t \n#define HDMI_FLAGS_EESS\t\tBIT(5)\t \n#define HDMI_FLAGS_HDCP\t\tBIT(4)\t \n#define HDMI_FLAGS_AVMUTE\tBIT(3)\t \n#define HDMI_FLAGS_AUD_LAYOUT\tBIT(2)\t \n#define HDMI_FLAGS_AUD_FIFO_OF\tBIT(1)\t \n#define HDMI_FLAGS_AUD_FIFO_LOW\tBIT(0)\t \n\n \n#define REG_CLK_CFG\t\t0x1200\n#define REG_CLK_OUT_CFG\t\t0x1201\n#define REG_CFG1\t\t0x1202\n#define REG_CFG2\t\t0x1203\n#define REG_WDL_CFG\t\t0x1210\n#define REG_DELOCK_DELAY\t0x1212\n#define REG_PON_OVR_EN\t\t0x12A0\n#define REG_PON_CBIAS\t\t0x12A1\n#define REG_PON_RESCAL\t\t0x12A2\n#define REG_PON_RES\t\t0x12A3\n#define REG_PON_CLK\t\t0x12A4\n#define REG_PON_PLL\t\t0x12A5\n#define REG_PON_EQ\t\t0x12A6\n#define REG_PON_DES\t\t0x12A7\n#define REG_PON_OUT\t\t0x12A8\n#define REG_PON_MUX\t\t0x12A9\n#define REG_MODE_REC_CFG1\t0x12F8\n#define REG_MODE_REC_CFG2\t0x12F9\n#define REG_MODE_REC_STS\t0x12FA\n#define REG_AUDIO_LAYOUT\t0x12D0\n\n#define PON_EN\t\t\t1\n#define PON_DIS\t\t\t0\n\n \n#define CLK_CFG_INV_OUT_CLK\tBIT(7)\n#define CLK_CFG_INV_BUS_CLK\tBIT(6)\n#define CLK_CFG_SEL_ACLK_EN\tBIT(1)\n#define CLK_CFG_SEL_ACLK\tBIT(0)\n#define CLK_CFG_DIS\t\t0\n\n \n#define REG_DEEP_COLOR_CTRL\t0x1300\n#define REG_CGU_DBG_SEL\t\t0x1305\n#define REG_HDCP_DDC_ADDR\t0x1310\n#define REG_HDCP_KIDX\t\t0x1316\n#define REG_DEEP_PLL7_BYP\t0x1347\n#define REG_HDCP_DE_CTRL\t0x1370\n#define REG_HDCP_EP_FILT_CTRL\t0x1371\n#define REG_HDMI_CTRL\t\t0x1377\n#define REG_HMTP_CTRL\t\t0x137a\n#define REG_TIMER_D\t\t0x13CF\n#define REG_SUS_SET_RGB0\t0x13E1\n#define REG_SUS_SET_RGB1\t0x13E2\n#define REG_SUS_SET_RGB2\t0x13E3\n#define REG_SUS_SET_RGB3\t0x13E4\n#define REG_SUS_SET_RGB4\t0x13E5\n#define REG_MAN_SUS_HDMI_SEL\t0x13E8\n#define REG_MAN_HDMI_SET\t0x13E9\n#define REG_SUS_CLOCK_GOOD\t0x13EF\n\n \n#define HDCP_DE_MODE_MASK\t0xc0\t \n#define HDCP_DE_MODE_SHIFT\t6\n#define HDCP_DE_REGEN_EN\tBIT(5)\t \n#define HDCP_DE_FILTER_MASK\t0x18\t \n#define HDCP_DE_FILTER_SHIFT\t3\n#define HDCP_DE_COMP_MASK\t0x07\t \n#define HDCP_DE_COMP_MIXED\t6L\n#define HDCP_DE_COMP_OR\t\t5L\n#define HDCP_DE_COMP_AND\t4L\n#define HDCP_DE_COMP_CH3\t3L\n#define HDCP_DE_COMP_CH2\t2L\n#define HDCP_DE_COMP_CH1\t1L\n#define HDCP_DE_COMP_CH0\t0L\n\n \n#define HDCP_EP_FIL_CTL_MASK\t0x30\n#define HDCP_EP_FIL_CTL_SHIFT\t4\n#define HDCP_EP_FIL_VS_MASK\t0x0c\n#define HDCP_EP_FIL_VS_SHIFT\t2\n#define HDCP_EP_FIL_HS_MASK\t0x03\n#define HDCP_EP_FIL_HS_SHIFT\t0\n\n \n#define HDMI_CTRL_MUTE_MASK\t0x0c\n#define HDMI_CTRL_MUTE_SHIFT\t2\n#define HDMI_CTRL_MUTE_AUTO\t0L\n#define HDMI_CTRL_MUTE_OFF\t1L\n#define HDMI_CTRL_MUTE_ON\t2L\n#define HDMI_CTRL_HDCP_MASK\t0x03\n#define HDMI_CTRL_HDCP_SHIFT\t0\n#define HDMI_CTRL_HDCP_EESS\t2L\n#define HDMI_CTRL_HDCP_OESS\t1L\n#define HDMI_CTRL_HDCP_AUTO\t0L\n\n \n#define CGU_DBG_CLK_SEL_MASK\t0x18\n#define CGU_DBG_CLK_SEL_SHIFT\t3\n#define CGU_DBG_XO_FRO_SEL\tBIT(2)\n#define CGU_DBG_VDP_CLK_SEL\tBIT(1)\n#define CGU_DBG_PIX_CLK_SEL\tBIT(0)\n\n \n#define MAN_DIS_OUT_BUF\t\tBIT(7)\n#define MAN_DIS_ANA_PATH\tBIT(6)\n#define MAN_DIS_HDCP\t\tBIT(5)\n#define MAN_DIS_TMDS_ENC\tBIT(4)\n#define MAN_DIS_TMDS_FLOW\tBIT(3)\n#define MAN_RST_HDCP\t\tBIT(2)\n#define MAN_RST_TMDS_ENC\tBIT(1)\n#define MAN_RST_TMDS_FLOW\tBIT(0)\n\n \n#define REG_FIFO_LATENCY_VAL\t0x1403\n#define REG_AUDIO_CLOCK\t\t0x1411\n#define REG_TEST_NCTS_CTRL\t0x1415\n#define REG_TEST_AUDIO_FREQ\t0x1426\n#define REG_TEST_MODE\t\t0x1437\n\n \n#define AUDIO_CLOCK_PLL_PD\tBIT(7)\t \n#define AUDIO_CLOCK_SEL_MASK\t0x7f\n#define AUDIO_CLOCK_SEL_16FS\t0L\t \n#define AUDIO_CLOCK_SEL_32FS\t1L\t \n#define AUDIO_CLOCK_SEL_64FS\t2L\t \n#define AUDIO_CLOCK_SEL_128FS\t3L\t \n#define AUDIO_CLOCK_SEL_256FS\t4L\t \n#define AUDIO_CLOCK_SEL_512FS\t5L\t \n\n \n#define REG_EDID_IN_BYTE0\t0x2000  \n#define REG_EDID_IN_VERSION\t0x2080\n#define REG_EDID_ENABLE\t\t0x2081\n#define REG_HPD_POWER\t\t0x2084\n#define REG_HPD_AUTO_CTRL\t0x2085\n#define REG_HPD_DURATION\t0x2086\n#define REG_RX_HPD_HEAC\t\t0x2087\n\n \n#define EDID_ENABLE_NACK_OFF\tBIT(7)\n#define EDID_ENABLE_EDID_ONLY\tBIT(6)\n#define EDID_ENABLE_B_EN\tBIT(1)\n#define EDID_ENABLE_A_EN\tBIT(0)\n\n \n#define HPD_POWER_BP_MASK\t0x0c\n#define HPD_POWER_BP_SHIFT\t2\n#define HPD_POWER_BP_LOW\t0L\n#define HPD_POWER_BP_HIGH\t1L\n#define HPD_POWER_EDID_ONLY\tBIT(1)\n\n \n#define HPD_AUTO_READ_EDID\tBIT(7)\n#define HPD_AUTO_HPD_F3TECH\tBIT(5)\n#define HPD_AUTO_HP_OTHER\tBIT(4)\n#define HPD_AUTO_HPD_UNSEL\tBIT(3)\n#define HPD_AUTO_HPD_ALL_CH\tBIT(2)\n#define HPD_AUTO_HPD_PRV_CH\tBIT(1)\n#define HPD_AUTO_HPD_NEW_CH\tBIT(0)\n\n \n#define REG_EDID_IN_BYTE128\t0x2100  \n#define REG_EDID_IN_SPA_SUB\t0x2180\n#define REG_EDID_IN_SPA_AB_A\t0x2181\n#define REG_EDID_IN_SPA_CD_A\t0x2182\n#define REG_EDID_IN_CKSUM_A\t0x2183\n#define REG_EDID_IN_SPA_AB_B\t0x2184\n#define REG_EDID_IN_SPA_CD_B\t0x2185\n#define REG_EDID_IN_CKSUM_B\t0x2186\n\n \n#define REG_RT_AUTO_CTRL\t0x3000\n#define REG_EQ_MAN_CTRL0\t0x3001\n#define REG_EQ_MAN_CTRL1\t0x3002\n#define REG_OUTPUT_CFG\t\t0x3003\n#define REG_MUTE_CTRL\t\t0x3004\n#define REG_SLAVE_ADDR\t\t0x3005\n#define REG_CMTP_REG6\t\t0x3006\n#define REG_CMTP_REG7\t\t0x3007\n#define REG_CMTP_REG8\t\t0x3008\n#define REG_CMTP_REG9\t\t0x3009\n#define REG_CMTP_REGA\t\t0x300A\n#define REG_CMTP_REGB\t\t0x300B\n#define REG_CMTP_REGC\t\t0x300C\n#define REG_CMTP_REGD\t\t0x300D\n#define REG_CMTP_REGE\t\t0x300E\n#define REG_CMTP_REGF\t\t0x300F\n#define REG_CMTP_REG10\t\t0x3010\n#define REG_CMTP_REG11\t\t0x3011\n\n \n#define REG_PWR_CONTROL\t\t0x80F4\n#define REG_OSC_DIVIDER\t\t0x80F5\n#define REG_EN_OSC_PERIOD_LSB\t0x80F8\n#define REG_CONTROL\t\t0x80FF\n\n \n#define INTERRUPT_AFE\t\tBIT(7)  \n#define INTERRUPT_HDCP\t\tBIT(6)  \n#define INTERRUPT_AUDIO\t\tBIT(5)  \n#define INTERRUPT_INFO\t\tBIT(4)  \n#define INTERRUPT_MODE\t\tBIT(3)  \n#define INTERRUPT_RATE\t\tBIT(2)  \n#define INTERRUPT_DDC\t\tBIT(1)  \n#define INTERRUPT_SUS\t\tBIT(0)  \n\n \n#define MASK_HDCP_MTP\t\tBIT(7)  \n#define MASK_HDCP_DLMTP\t\tBIT(4)  \n#define MASK_HDCP_DLRAM\t\tBIT(3)  \n#define MASK_HDCP_ENC\t\tBIT(2)  \n#define MASK_STATE_C5\t\tBIT(1)  \n#define MASK_AKSV\t\tBIT(0)  \n\n \n#define MASK_RATE_B_DRIFT\tBIT(7)  \n#define MASK_RATE_B_ST\t\tBIT(6)  \n#define MASK_RATE_B_ACT\t\tBIT(5)  \n#define MASK_RATE_B_PST\t\tBIT(4)  \n#define MASK_RATE_A_DRIFT\tBIT(3)  \n#define MASK_RATE_A_ST\t\tBIT(2)  \n#define MASK_RATE_A_ACT\t\tBIT(1)  \n#define MASK_RATE_A_PST\t\tBIT(0)  \n\n \n#define MASK_MPT\t\tBIT(7)  \n#define MASK_FMT\t\tBIT(5)  \n#define MASK_RT_PULSE\t\tBIT(4)  \n#define MASK_SUS_END\t\tBIT(3)  \n#define MASK_SUS_ACT\t\tBIT(2)  \n#define MASK_SUS_CH\t\tBIT(1)  \n#define MASK_SUS_ST\t\tBIT(0)  \n\n \n#define MASK_EDID_MTP\t\tBIT(7)  \n#define MASK_DDC_ERR\t\tBIT(6)  \n#define MASK_DDC_CMD_DONE\tBIT(5)  \n#define MASK_READ_DONE\t\tBIT(4)  \n#define MASK_RX_DDC_SW\t\tBIT(3)  \n#define MASK_HDCP_DDC_SW\tBIT(2)  \n#define MASK_HDP_PULSE_END\tBIT(1)  \n#define MASK_DET_5V\t\tBIT(0)  \n\n \n#define MASK_HDMI_FLG\t\tBIT(7)  \n#define MASK_GAMUT\t\tBIT(6)  \n#define MASK_ISRC2\t\tBIT(5)  \n#define MASK_ISRC1\t\tBIT(4)  \n#define MASK_ACP\t\tBIT(3)  \n#define MASK_DC_NO_GCP\t\tBIT(2)  \n#define MASK_DC_PHASE\t\tBIT(1)  \n#define MASK_DC_MODE\t\tBIT(0)  \n\n \n#define MASK_MPS_IF\t\tBIT(6)  \n#define MASK_AUD_IF\t\tBIT(5)  \n#define MASK_SPD_IF\t\tBIT(4)  \n#define MASK_AVI_IF\t\tBIT(3)  \n#define MASK_VS_IF_OTHER_BK2\tBIT(2)  \n#define MASK_VS_IF_OTHER_BK1\tBIT(1)  \n#define MASK_VS_IF_HDMI\t\tBIT(0)  \n\n \n#define MASK_AUDIO_FREQ_FLG\tBIT(5)  \n#define MASK_AUDIO_FLG\t\tBIT(4)  \n#define MASK_MUTE_FLG\t\tBIT(3)  \n#define MASK_CH_STATE\t\tBIT(2)  \n#define MASK_UNMUTE_FIFO\tBIT(1)  \n#define MASK_ERROR_FIFO_PT\tBIT(0)  \n\n \n#define MASK_AFE_WDL_UNLOCKED\tBIT(7)  \n#define MASK_AFE_GAIN_DONE\tBIT(6)  \n#define MASK_AFE_OFFSET_DONE\tBIT(5)  \n#define MASK_AFE_ACTIVITY_DET\tBIT(4)  \n#define MASK_AFE_PLL_LOCK\tBIT(3)  \n#define MASK_AFE_TRMCAL_DONE\tBIT(2)  \n#define MASK_AFE_ASU_STATE\tBIT(1)  \n#define MASK_AFE_ASU_READY\tBIT(0)  \n\n \n#define AUDCFG_CLK_INVERT\tBIT(7)\t \n#define AUDCFG_TEST_TONE\tBIT(6)\t \n#define AUDCFG_BUS_SHIFT\t5\n#define AUDCFG_BUS_I2S\t\t0L\n#define AUDCFG_BUS_SPDIF\t1L\n#define AUDCFG_I2SW_SHIFT\t4\n#define AUDCFG_I2SW_16\t\t0L\n#define AUDCFG_I2SW_32\t\t1L\n#define AUDCFG_AUTO_MUTE_EN\tBIT(3)\t \n#define AUDCFG_HBR_SHIFT\t2\n#define AUDCFG_HBR_STRAIGHT\t0L\t \n#define AUDCFG_HBR_DEMUX\t1L\t \n#define AUDCFG_TYPE_MASK\t0x03\n#define AUDCFG_TYPE_SHIFT\t0\n#define AUDCFG_TYPE_DST\t\t3L\t \n#define AUDCFG_TYPE_OBA\t\t2L\t \n#define AUDCFG_TYPE_HBR\t\t1L\t \n#define AUDCFG_TYPE_PCM\t\t0L\t \n\n \n#define OF_VP_ENABLE\t\tBIT(7)\t \n#define OF_BLK\t\t\tBIT(4)\t \n#define OF_TRC\t\t\tBIT(3)\t \n#define OF_FMT_MASK\t\t0x3\n#define OF_FMT_444\t\t0L\t \n#define OF_FMT_422_SMPT\t\t1L\t \n#define OF_FMT_422_CCIR\t\t2L\t \n\n \n#define HS_HREF_DELAY_MASK\t0xf0\n#define HS_HREF_DELAY_SHIFT\t4\t \n#define HS_HREF_PXQ_SHIFT\t3\t \n#define HS_HREF_INV_SHIFT\t2\t \n#define HS_HREF_SEL_MASK\t0x03\n#define HS_HREF_SEL_SHIFT\t0\n#define HS_HREF_SEL_HS_VHREF\t0L\t \n#define HS_HREF_SEL_HREF_VHREF\t1L\t \n#define HS_HREF_SEL_HREF_HDMI\t2L\t \n#define HS_HREF_SEL_NONE\t3L\t \n\n \n#define VS_VREF_DELAY_MASK\t0xf0\n#define VS_VREF_DELAY_SHIFT\t4\t \n#define VS_VREF_INV_SHIFT\t2\t \n#define VS_VREF_SEL_MASK\t0x03\n#define VS_VREF_SEL_SHIFT\t0\n#define VS_VREF_SEL_VS_VHREF\t0L\t \n#define VS_VREF_SEL_VREF_VHREF\t1L\t \n#define VS_VREF_SEL_VREF_HDMI\t2L\t \n#define VS_VREF_SEL_NONE\t3L\t \n\n \n#define DE_FREF_DELAY_MASK\t0xf0\n#define DE_FREF_DELAY_SHIFT\t4\t \n#define DE_FREF_DE_PXQ_SHIFT\t3\t \n#define DE_FREF_INV_SHIFT\t2\t \n#define DE_FREF_SEL_MASK\t0x03\n#define DE_FREF_SEL_SHIFT\t0\n#define DE_FREF_SEL_DE_VHREF\t0L\t \n#define DE_FREF_SEL_FREF_VHREF\t1L\t \n#define DE_FREF_SEL_FREF_HDMI\t2L\t \n#define DE_FREF_SEL_NONE\t3L\t \n\n \n#define RESET_DC\t\tBIT(7)\t \n#define RESET_HDCP\t\tBIT(6)\t \n#define RESET_KSV\t\tBIT(5)\t \n#define RESET_SCFG\t\tBIT(4)\t \n#define RESET_HCFG\t\tBIT(3)\t \n#define RESET_PA\t\tBIT(2)\t \n#define RESET_EP\t\tBIT(1)\t \n#define RESET_TMDS\t\tBIT(0)\t \n\n \n#define NACK_HDCP\t\tBIT(7)\t \n#define RESET_FIFO\t\tBIT(4)\t \n#define RESET_GAMUT\t\tBIT(3)\t \n#define RESET_AI\t\tBIT(2)\t \n#define RESET_IF\t\tBIT(1)\t \n#define RESET_AUDIO\t\tBIT(0)\t \n\n \n#define HDCP_HDMI\t\tBIT(7)\t \n#define HDCP_REPEATER\t\tBIT(6)\t \n#define HDCP_READY\t\tBIT(5)\t \n#define HDCP_FAST\t\tBIT(4)\t \n#define HDCP_11\t\t\tBIT(1)\t \n#define HDCP_FAST_REAUTH\tBIT(0)\t \n\n \n#define AUDIO_LAYOUT_SP_FLAG\tBIT(2)\t \n#define AUDIO_LAYOUT_MANUAL\tBIT(1)\t \n#define AUDIO_LAYOUT_LAYOUT1\tBIT(0)   \n\n \n#define MASK_SUS_STATUS\t\t0x1F\n#define LAST_STATE_REACHED\t0x1B\n#define MASK_CLK_STABLE\t\t0x04\n#define MASK_CLK_ACTIVE\t\t0x02\n#define MASK_SUS_STATE\t\t0x10\n#define MASK_SR_FIFO_FIFO_CTRL\t0x30\n#define MASK_AUDIO_FLAG\t\t0x10\n\n \n#define RATE_REFTIM_ENABLE\t0x01\n#define CLK_MIN_RATE\t\t0x0057e4\n#define CLK_MAX_RATE\t\t0x0395f8\n#define WDL_CFG_VAL\t\t0x82\n#define DC_FILTER_VAL\t\t0x31\n\n \n#define VS_HDMI_IF_UPDATE\t0x0200\n#define VS_HDMI_IF\t\t0x0201\n#define VS_BK1_IF_UPDATE\t0x0220\n#define VS_BK1_IF\t\t0x0221\n#define VS_BK2_IF_UPDATE\t0x0240\n#define VS_BK2_IF\t\t0x0241\n#define AVI_IF_UPDATE\t\t0x0260\n#define AVI_IF\t\t\t0x0261\n#define SPD_IF_UPDATE\t\t0x0280\n#define SPD_IF\t\t\t0x0281\n#define AUD_IF_UPDATE\t\t0x02a0\n#define AUD_IF\t\t\t0x02a1\n#define MPS_IF_UPDATE\t\t0x02c0\n#define MPS_IF\t\t\t0x02c1\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}