\section{F\+S\+MC}
\label{group__FSMC}\index{F\+S\+MC@{F\+S\+MC}}


F\+S\+MC driver modules.  


\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Exported\+\_\+\+Constants}
\item 
\textbf{ F\+S\+M\+C\+\_\+\+Private\+\_\+\+Functions}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Timing parameters For N\+O\+R/\+S\+R\+AM Banks. \end{DoxyCompactList}\item 
struct \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em F\+S\+MC N\+O\+R/\+S\+R\+AM Init structure definition. \end{DoxyCompactList}\item 
struct \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Timing parameters For F\+S\+MC N\+A\+ND and P\+C\+C\+A\+RD Banks. \end{DoxyCompactList}\item 
struct \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em F\+S\+MC N\+A\+ND Init structure definition. \end{DoxyCompactList}\item 
struct \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}
\begin{DoxyCompactList}\small\item\em F\+S\+MC P\+C\+C\+A\+RD Init structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ B\+C\+R\+\_\+\+M\+B\+K\+E\+N\+\_\+\+S\+ET}~((uint32\+\_\+t)0x00000001)
\item 
\#define \textbf{ B\+C\+R\+\_\+\+M\+B\+K\+E\+N\+\_\+\+R\+E\+S\+ET}~((uint32\+\_\+t)0x000\+F\+F\+F\+F\+E)
\item 
\#define \textbf{ B\+C\+R\+\_\+\+F\+A\+C\+C\+E\+N\+\_\+\+S\+ET}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ P\+C\+R\+\_\+\+P\+B\+K\+E\+N\+\_\+\+S\+ET}~((uint32\+\_\+t)0x00000004)
\item 
\#define \textbf{ P\+C\+R\+\_\+\+P\+B\+K\+E\+N\+\_\+\+R\+E\+S\+ET}~((uint32\+\_\+t)0x000\+F\+F\+F\+F\+B)
\item 
\#define \textbf{ P\+C\+R\+\_\+\+E\+C\+C\+E\+N\+\_\+\+S\+ET}~((uint32\+\_\+t)0x00000040)
\item 
\#define \textbf{ P\+C\+R\+\_\+\+E\+C\+C\+E\+N\+\_\+\+R\+E\+S\+ET}~((uint32\+\_\+t)0x000\+F\+F\+F\+B\+F)
\item 
\#define \textbf{ P\+C\+R\+\_\+\+M\+E\+M\+O\+R\+Y\+T\+Y\+P\+E\+\_\+\+N\+A\+ND}~((uint32\+\_\+t)0x00000008)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+De\+Init} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank)
\begin{DoxyCompactList}\small\item\em Deinitializes the F\+S\+MC N\+O\+R/\+S\+R\+AM Banks registers to their default reset values. \end{DoxyCompactList}\item 
void \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init} (\textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the F\+S\+MC N\+O\+R/\+S\+R\+AM Banks according to the specified parameters in the F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init} (\textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Cmd} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified N\+O\+R/\+S\+R\+AM Memory Bank. \end{DoxyCompactList}\item 
void \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+De\+Init} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank)
\begin{DoxyCompactList}\small\item\em Deinitializes the F\+S\+MC N\+A\+ND Banks registers to their default reset values. \end{DoxyCompactList}\item 
void \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init} (\textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the F\+S\+MC N\+A\+ND Banks according to the specified parameters in the F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Struct\+Init} (\textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Cmd} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified N\+A\+ND Memory Bank. \end{DoxyCompactList}\item 
void \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+E\+C\+C\+Cmd} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the F\+S\+MC N\+A\+ND E\+CC feature. \end{DoxyCompactList}\item 
uint32\+\_\+t \textbf{ F\+S\+M\+C\+\_\+\+Get\+E\+CC} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank)
\begin{DoxyCompactList}\small\item\em Returns the error correction code register value. \end{DoxyCompactList}\item 
void \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+De\+Init} (void)
\begin{DoxyCompactList}\small\item\em Deinitializes the F\+S\+MC P\+C\+C\+A\+RD Bank registers to their default reset values. \end{DoxyCompactList}\item 
void \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init} (\textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the F\+S\+MC P\+C\+C\+A\+RD Bank according to the specified parameters in the F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct. \end{DoxyCompactList}\item 
void \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init} (\textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def} $\ast$F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Cmd} (\textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the P\+C\+C\+A\+RD Memory Bank. \end{DoxyCompactList}\item 
void \textbf{ F\+S\+M\+C\+\_\+\+I\+T\+Config} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+IT, \textbf{ Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified F\+S\+MC interrupts. \end{DoxyCompactList}\item 
\textbf{ Flag\+Status} \textbf{ F\+S\+M\+C\+\_\+\+Get\+Flag\+Status} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified F\+S\+MC flag is set or not. \end{DoxyCompactList}\item 
void \textbf{ F\+S\+M\+C\+\_\+\+Clear\+Flag} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+F\+L\+AG)
\begin{DoxyCompactList}\small\item\em Clears the F\+S\+MC\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\textbf{ I\+T\+Status} \textbf{ F\+S\+M\+C\+\_\+\+Get\+I\+T\+Status} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified F\+S\+MC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \textbf{ F\+S\+M\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit} (uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank, uint32\+\_\+t F\+S\+M\+C\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the F\+S\+MC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+S\+MC driver modules. 



\subsection{Macro Definition Documentation}
\mbox{\label{group__FSMC_ga298d32354d8909737fa2db42cec1d343}} 
\index{F\+S\+MC@{F\+S\+MC}!B\+C\+R\+\_\+\+F\+A\+C\+C\+E\+N\+\_\+\+S\+ET@{B\+C\+R\+\_\+\+F\+A\+C\+C\+E\+N\+\_\+\+S\+ET}}
\index{B\+C\+R\+\_\+\+F\+A\+C\+C\+E\+N\+\_\+\+S\+ET@{B\+C\+R\+\_\+\+F\+A\+C\+C\+E\+N\+\_\+\+S\+ET}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{B\+C\+R\+\_\+\+F\+A\+C\+C\+E\+N\+\_\+\+S\+ET}
{\footnotesize\ttfamily \#define B\+C\+R\+\_\+\+F\+A\+C\+C\+E\+N\+\_\+\+S\+ET~((uint32\+\_\+t)0x00000040)}



Definition at line \textbf{ 49} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.

\mbox{\label{group__FSMC_ga6190926e03187065960cdbe9353632be}} 
\index{F\+S\+MC@{F\+S\+MC}!B\+C\+R\+\_\+\+M\+B\+K\+E\+N\+\_\+\+R\+E\+S\+ET@{B\+C\+R\+\_\+\+M\+B\+K\+E\+N\+\_\+\+R\+E\+S\+ET}}
\index{B\+C\+R\+\_\+\+M\+B\+K\+E\+N\+\_\+\+R\+E\+S\+ET@{B\+C\+R\+\_\+\+M\+B\+K\+E\+N\+\_\+\+R\+E\+S\+ET}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{B\+C\+R\+\_\+\+M\+B\+K\+E\+N\+\_\+\+R\+E\+S\+ET}
{\footnotesize\ttfamily \#define B\+C\+R\+\_\+\+M\+B\+K\+E\+N\+\_\+\+R\+E\+S\+ET~((uint32\+\_\+t)0x000\+F\+F\+F\+F\+E)}



Definition at line \textbf{ 48} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.

\mbox{\label{group__FSMC_ga74722cb031b5a30c066e627474507e1e}} 
\index{F\+S\+MC@{F\+S\+MC}!B\+C\+R\+\_\+\+M\+B\+K\+E\+N\+\_\+\+S\+ET@{B\+C\+R\+\_\+\+M\+B\+K\+E\+N\+\_\+\+S\+ET}}
\index{B\+C\+R\+\_\+\+M\+B\+K\+E\+N\+\_\+\+S\+ET@{B\+C\+R\+\_\+\+M\+B\+K\+E\+N\+\_\+\+S\+ET}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{B\+C\+R\+\_\+\+M\+B\+K\+E\+N\+\_\+\+S\+ET}
{\footnotesize\ttfamily \#define B\+C\+R\+\_\+\+M\+B\+K\+E\+N\+\_\+\+S\+ET~((uint32\+\_\+t)0x00000001)}



Definition at line \textbf{ 47} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.

\mbox{\label{group__FSMC_ga5d750aba62d7faea82ce2b133f3ba84e}} 
\index{F\+S\+MC@{F\+S\+MC}!P\+C\+R\+\_\+\+E\+C\+C\+E\+N\+\_\+\+R\+E\+S\+ET@{P\+C\+R\+\_\+\+E\+C\+C\+E\+N\+\_\+\+R\+E\+S\+ET}}
\index{P\+C\+R\+\_\+\+E\+C\+C\+E\+N\+\_\+\+R\+E\+S\+ET@{P\+C\+R\+\_\+\+E\+C\+C\+E\+N\+\_\+\+R\+E\+S\+ET}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{P\+C\+R\+\_\+\+E\+C\+C\+E\+N\+\_\+\+R\+E\+S\+ET}
{\footnotesize\ttfamily \#define P\+C\+R\+\_\+\+E\+C\+C\+E\+N\+\_\+\+R\+E\+S\+ET~((uint32\+\_\+t)0x000\+F\+F\+F\+B\+F)}



Definition at line \textbf{ 55} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.

\mbox{\label{group__FSMC_ga77fb3dbb94b45bf205281a3b8c7c57db}} 
\index{F\+S\+MC@{F\+S\+MC}!P\+C\+R\+\_\+\+E\+C\+C\+E\+N\+\_\+\+S\+ET@{P\+C\+R\+\_\+\+E\+C\+C\+E\+N\+\_\+\+S\+ET}}
\index{P\+C\+R\+\_\+\+E\+C\+C\+E\+N\+\_\+\+S\+ET@{P\+C\+R\+\_\+\+E\+C\+C\+E\+N\+\_\+\+S\+ET}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{P\+C\+R\+\_\+\+E\+C\+C\+E\+N\+\_\+\+S\+ET}
{\footnotesize\ttfamily \#define P\+C\+R\+\_\+\+E\+C\+C\+E\+N\+\_\+\+S\+ET~((uint32\+\_\+t)0x00000040)}



Definition at line \textbf{ 54} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.

\mbox{\label{group__FSMC_gaf02a07b484782f398b0684f0f0372f2f}} 
\index{F\+S\+MC@{F\+S\+MC}!P\+C\+R\+\_\+\+M\+E\+M\+O\+R\+Y\+T\+Y\+P\+E\+\_\+\+N\+A\+ND@{P\+C\+R\+\_\+\+M\+E\+M\+O\+R\+Y\+T\+Y\+P\+E\+\_\+\+N\+A\+ND}}
\index{P\+C\+R\+\_\+\+M\+E\+M\+O\+R\+Y\+T\+Y\+P\+E\+\_\+\+N\+A\+ND@{P\+C\+R\+\_\+\+M\+E\+M\+O\+R\+Y\+T\+Y\+P\+E\+\_\+\+N\+A\+ND}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{P\+C\+R\+\_\+\+M\+E\+M\+O\+R\+Y\+T\+Y\+P\+E\+\_\+\+N\+A\+ND}
{\footnotesize\ttfamily \#define P\+C\+R\+\_\+\+M\+E\+M\+O\+R\+Y\+T\+Y\+P\+E\+\_\+\+N\+A\+ND~((uint32\+\_\+t)0x00000008)}



Definition at line \textbf{ 56} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.

\mbox{\label{group__FSMC_ga3c5233208c7403c4ab1751912519fb2b}} 
\index{F\+S\+MC@{F\+S\+MC}!P\+C\+R\+\_\+\+P\+B\+K\+E\+N\+\_\+\+R\+E\+S\+ET@{P\+C\+R\+\_\+\+P\+B\+K\+E\+N\+\_\+\+R\+E\+S\+ET}}
\index{P\+C\+R\+\_\+\+P\+B\+K\+E\+N\+\_\+\+R\+E\+S\+ET@{P\+C\+R\+\_\+\+P\+B\+K\+E\+N\+\_\+\+R\+E\+S\+ET}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{P\+C\+R\+\_\+\+P\+B\+K\+E\+N\+\_\+\+R\+E\+S\+ET}
{\footnotesize\ttfamily \#define P\+C\+R\+\_\+\+P\+B\+K\+E\+N\+\_\+\+R\+E\+S\+ET~((uint32\+\_\+t)0x000\+F\+F\+F\+F\+B)}



Definition at line \textbf{ 53} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.

\mbox{\label{group__FSMC_ga99ff48346c662edaacb98c754dbe8ce1}} 
\index{F\+S\+MC@{F\+S\+MC}!P\+C\+R\+\_\+\+P\+B\+K\+E\+N\+\_\+\+S\+ET@{P\+C\+R\+\_\+\+P\+B\+K\+E\+N\+\_\+\+S\+ET}}
\index{P\+C\+R\+\_\+\+P\+B\+K\+E\+N\+\_\+\+S\+ET@{P\+C\+R\+\_\+\+P\+B\+K\+E\+N\+\_\+\+S\+ET}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{P\+C\+R\+\_\+\+P\+B\+K\+E\+N\+\_\+\+S\+ET}
{\footnotesize\ttfamily \#define P\+C\+R\+\_\+\+P\+B\+K\+E\+N\+\_\+\+S\+ET~((uint32\+\_\+t)0x00000004)}



Definition at line \textbf{ 52} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.



\subsection{Function Documentation}
\mbox{\label{group__FSMC_ga697618f2de0ad9a8a82461ddbebd5264}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+Clear\+Flag@{F\+S\+M\+C\+\_\+\+Clear\+Flag}}
\index{F\+S\+M\+C\+\_\+\+Clear\+Flag@{F\+S\+M\+C\+\_\+\+Clear\+Flag}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+Clear\+Flag()}
{\footnotesize\ttfamily void F\+S\+M\+C\+\_\+\+Clear\+Flag (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{F\+S\+M\+C\+\_\+\+Bank,  }\item[{uint32\+\_\+t}]{F\+S\+M\+C\+\_\+\+F\+L\+AG }\end{DoxyParamCaption})}



Clears the F\+S\+MC\textquotesingle{}s pending flags. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+Bank} & specifies the F\+S\+MC Bank to be used This parameter can be one of the following values\+: \begin{DoxyItemize}
\item F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank2 N\+A\+ND \item F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank3 N\+A\+ND \item F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+P\+C\+C\+A\+RD\+: F\+S\+MC Bank4 P\+C\+C\+A\+RD \end{DoxyItemize}
\\
\hline
{\em F\+S\+M\+C\+\_\+\+F\+L\+AG} & specifies the flag to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item F\+S\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+Rising\+Edge\+: Rising edge detection Flag. \item F\+S\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+Level\+: Level detection Flag. \item F\+S\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+Falling\+Edge\+: Falling edge detection Flag. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 859} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.


\begin{DoxyCode}
00860 \{
00861  \textcolor{comment}{/* Check the parameters */}
00862   assert_param(IS_FSMC_GETFLAG_BANK(FSMC\_Bank));
00863   assert_param(IS_FSMC_CLEAR_FLAG(FSMC\_FLAG)) ;
00864     
00865   \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank2_NAND)
00866   \{
00867     FSMC_Bank2->SR2 &= ~FSMC\_FLAG; 
00868   \}  
00869   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank3_NAND)
00870   \{
00871     FSMC_Bank3->SR3 &= ~FSMC\_FLAG;
00872   \}
00873   \textcolor{comment}{/* FSMC\_Bank4\_PCCARD*/}
00874   \textcolor{keywordflow}{else}
00875   \{
00876     FSMC_Bank4->SR4 &= ~FSMC\_FLAG;
00877   \}
00878 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_gad9387e7674b8a376256a3378649e004e}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit@{F\+S\+M\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit}}
\index{F\+S\+M\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit@{F\+S\+M\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit()}
{\footnotesize\ttfamily void F\+S\+M\+C\+\_\+\+Clear\+I\+T\+Pending\+Bit (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{F\+S\+M\+C\+\_\+\+Bank,  }\item[{uint32\+\_\+t}]{F\+S\+M\+C\+\_\+\+IT }\end{DoxyParamCaption})}



Clears the F\+S\+MC\textquotesingle{}s interrupt pending bits. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+Bank} & specifies the F\+S\+MC Bank to be used This parameter can be one of the following values\+: \begin{DoxyItemize}
\item F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank2 N\+A\+ND \item F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank3 N\+A\+ND \item F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+P\+C\+C\+A\+RD\+: F\+S\+MC Bank4 P\+C\+C\+A\+RD \end{DoxyItemize}
\\
\hline
{\em F\+S\+M\+C\+\_\+\+IT} & specifies the interrupt pending bit to clear. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+Rising\+Edge\+: Rising edge detection interrupt. \item F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+Level\+: Level edge detection interrupt. \item F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+Falling\+Edge\+: Falling edge detection interrupt. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 945} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.


\begin{DoxyCode}
00946 \{
00947   \textcolor{comment}{/* Check the parameters */}
00948   assert_param(IS_FSMC_IT_BANK(FSMC\_Bank));
00949   assert_param(IS_FSMC_IT(FSMC\_IT));
00950     
00951   \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank2_NAND)
00952   \{
00953     FSMC_Bank2->SR2 &= ~(FSMC\_IT >> 3); 
00954   \}  
00955   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank3_NAND)
00956   \{
00957     FSMC_Bank3->SR3 &= ~(FSMC\_IT >> 3);
00958   \}
00959   \textcolor{comment}{/* FSMC\_Bank4\_PCCARD*/}
00960   \textcolor{keywordflow}{else}
00961   \{
00962     FSMC_Bank4->SR4 &= ~(FSMC\_IT >> 3);
00963   \}
00964 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_gaad6d4f5b5a41684ce053fea55bdb98d8}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+Get\+E\+CC@{F\+S\+M\+C\+\_\+\+Get\+E\+CC}}
\index{F\+S\+M\+C\+\_\+\+Get\+E\+CC@{F\+S\+M\+C\+\_\+\+Get\+E\+CC}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+Get\+E\+C\+C()}
{\footnotesize\ttfamily uint32\+\_\+t F\+S\+M\+C\+\_\+\+Get\+E\+CC (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{F\+S\+M\+C\+\_\+\+Bank }\end{DoxyParamCaption})}



Returns the error correction code register value. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+Bank} & specifies the F\+S\+MC Bank to be used This parameter can be one of the following values\+: \begin{DoxyItemize}
\item F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank2 N\+A\+ND \item F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank3 N\+A\+ND \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & Error Correction Code (E\+CC) value. \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 543} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.


\begin{DoxyCode}
00544 \{
00545   uint32\_t eccval = 0x00000000;
00546   
00547   \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank2_NAND)
00548   \{
00549     \textcolor{comment}{/* Get the ECCR2 register value */}
00550     eccval = FSMC_Bank2->ECCR2;
00551   \}
00552   \textcolor{keywordflow}{else}
00553   \{
00554     \textcolor{comment}{/* Get the ECCR3 register value */}
00555     eccval = FSMC_Bank3->ECCR3;
00556   \}
00557   \textcolor{comment}{/* Return the error correction code value */}
00558   \textcolor{keywordflow}{return}(eccval);
00559 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_gae00355115b078f483f0771057bb849c4}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+Get\+Flag\+Status@{F\+S\+M\+C\+\_\+\+Get\+Flag\+Status}}
\index{F\+S\+M\+C\+\_\+\+Get\+Flag\+Status@{F\+S\+M\+C\+\_\+\+Get\+Flag\+Status}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+Get\+Flag\+Status()}
{\footnotesize\ttfamily \textbf{ Flag\+Status} F\+S\+M\+C\+\_\+\+Get\+Flag\+Status (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{F\+S\+M\+C\+\_\+\+Bank,  }\item[{uint32\+\_\+t}]{F\+S\+M\+C\+\_\+\+F\+L\+AG }\end{DoxyParamCaption})}



Checks whether the specified F\+S\+MC flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+Bank} & specifies the F\+S\+MC Bank to be used This parameter can be one of the following values\+: \begin{DoxyItemize}
\item F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank2 N\+A\+ND \item F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank3 N\+A\+ND \item F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+P\+C\+C\+A\+RD\+: F\+S\+MC Bank4 P\+C\+C\+A\+RD \end{DoxyItemize}
\\
\hline
{\em F\+S\+M\+C\+\_\+\+F\+L\+AG} & specifies the flag to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item F\+S\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+Rising\+Edge\+: Rising edge detection Flag. \item F\+S\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+Level\+: Level detection Flag. \item F\+S\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+Falling\+Edge\+: Falling edge detection Flag. \item F\+S\+M\+C\+\_\+\+F\+L\+A\+G\+\_\+\+F\+E\+M\+PT\+: Fifo empty Flag. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of F\+S\+M\+C\+\_\+\+F\+L\+AG (S\+ET or R\+E\+S\+ET). \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 809} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.



References \textbf{ R\+E\+S\+ET}, and \textbf{ S\+ET}.


\begin{DoxyCode}
00810 \{
00811   FlagStatus bitstatus = RESET;
00812   uint32\_t tmpsr = 0x00000000;
00813   
00814   \textcolor{comment}{/* Check the parameters */}
00815   assert_param(IS_FSMC_GETFLAG_BANK(FSMC\_Bank));
00816   assert_param(IS_FSMC_GET_FLAG(FSMC\_FLAG));
00817   
00818   \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank2_NAND)
00819   \{
00820     tmpsr = FSMC_Bank2->SR2;
00821   \}  
00822   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank3_NAND)
00823   \{
00824     tmpsr = FSMC_Bank3->SR3;
00825   \}
00826   \textcolor{comment}{/* FSMC\_Bank4\_PCCARD*/}
00827   \textcolor{keywordflow}{else}
00828   \{
00829     tmpsr = FSMC_Bank4->SR4;
00830   \} 
00831   
00832   \textcolor{comment}{/* Get the flag status */}
00833   \textcolor{keywordflow}{if} ((tmpsr & FSMC\_FLAG) != (uint16\_t)RESET )
00834   \{
00835     bitstatus = SET;
00836   \}
00837   \textcolor{keywordflow}{else}
00838   \{
00839     bitstatus = RESET;
00840   \}
00841   \textcolor{comment}{/* Return the flag status */}
00842   \textcolor{keywordflow}{return} bitstatus;
00843 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_ga7fce9ca889d33cd8b8b7413875dd4d73}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+Get\+I\+T\+Status@{F\+S\+M\+C\+\_\+\+Get\+I\+T\+Status}}
\index{F\+S\+M\+C\+\_\+\+Get\+I\+T\+Status@{F\+S\+M\+C\+\_\+\+Get\+I\+T\+Status}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+Get\+I\+T\+Status()}
{\footnotesize\ttfamily \textbf{ I\+T\+Status} F\+S\+M\+C\+\_\+\+Get\+I\+T\+Status (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{F\+S\+M\+C\+\_\+\+Bank,  }\item[{uint32\+\_\+t}]{F\+S\+M\+C\+\_\+\+IT }\end{DoxyParamCaption})}



Checks whether the specified F\+S\+MC interrupt has occurred or not. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+Bank} & specifies the F\+S\+MC Bank to be used This parameter can be one of the following values\+: \begin{DoxyItemize}
\item F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank2 N\+A\+ND \item F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank3 N\+A\+ND \item F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+P\+C\+C\+A\+RD\+: F\+S\+MC Bank4 P\+C\+C\+A\+RD \end{DoxyItemize}
\\
\hline
{\em F\+S\+M\+C\+\_\+\+IT} & specifies the F\+S\+MC interrupt source to check. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+Rising\+Edge\+: Rising edge detection interrupt. \item F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+Level\+: Level edge detection interrupt. \item F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+Falling\+Edge\+: Falling edge detection interrupt. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of F\+S\+M\+C\+\_\+\+IT (S\+ET or R\+E\+S\+ET). \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 894} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.



References \textbf{ R\+E\+S\+ET}, and \textbf{ S\+ET}.


\begin{DoxyCode}
00895 \{
00896   ITStatus bitstatus = RESET;
00897   uint32\_t tmpsr = 0x0, itstatus = 0x0, itenable = 0x0; 
00898   
00899   \textcolor{comment}{/* Check the parameters */}
00900   assert_param(IS_FSMC_IT_BANK(FSMC\_Bank));
00901   assert_param(IS_FSMC_GET_IT(FSMC\_IT));
00902   
00903   \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank2_NAND)
00904   \{
00905     tmpsr = FSMC_Bank2->SR2;
00906   \}  
00907   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank3_NAND)
00908   \{
00909     tmpsr = FSMC_Bank3->SR3;
00910   \}
00911   \textcolor{comment}{/* FSMC\_Bank4\_PCCARD*/}
00912   \textcolor{keywordflow}{else}
00913   \{
00914     tmpsr = FSMC_Bank4->SR4;
00915   \} 
00916   
00917   itstatus = tmpsr & FSMC\_IT;
00918   
00919   itenable = tmpsr & (FSMC\_IT >> 3);
00920   \textcolor{keywordflow}{if} ((itstatus != (uint32\_t)RESET)  && (itenable != (uint32\_t)RESET))
00921   \{
00922     bitstatus = SET;
00923   \}
00924   \textcolor{keywordflow}{else}
00925   \{
00926     bitstatus = RESET;
00927   \}
00928   \textcolor{keywordflow}{return} bitstatus; 
00929 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_ga217027ae3cd213b9076b6a1be197064c}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+I\+T\+Config@{F\+S\+M\+C\+\_\+\+I\+T\+Config}}
\index{F\+S\+M\+C\+\_\+\+I\+T\+Config@{F\+S\+M\+C\+\_\+\+I\+T\+Config}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+I\+T\+Config()}
{\footnotesize\ttfamily void F\+S\+M\+C\+\_\+\+I\+T\+Config (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{F\+S\+M\+C\+\_\+\+Bank,  }\item[{uint32\+\_\+t}]{F\+S\+M\+C\+\_\+\+IT,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified F\+S\+MC interrupts. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+Bank} & specifies the F\+S\+MC Bank to be used This parameter can be one of the following values\+: \begin{DoxyItemize}
\item F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank2 N\+A\+ND \item F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank3 N\+A\+ND \item F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+P\+C\+C\+A\+RD\+: F\+S\+MC Bank4 P\+C\+C\+A\+RD \end{DoxyItemize}
\\
\hline
{\em F\+S\+M\+C\+\_\+\+IT} & specifies the F\+S\+MC interrupt sources to be enabled or disabled. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+Rising\+Edge\+: Rising edge detection interrupt. \item F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+Level\+: Level edge detection interrupt. \item F\+S\+M\+C\+\_\+\+I\+T\+\_\+\+Falling\+Edge\+: Falling edge detection interrupt. \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified F\+S\+MC interrupts. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 749} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
00750 \{
00751   assert_param(IS_FSMC_IT_BANK(FSMC\_Bank));
00752   assert_param(IS_FSMC_IT(FSMC\_IT));    
00753   assert_param(IS_FUNCTIONAL_STATE(NewState));
00754   
00755   \textcolor{keywordflow}{if} (NewState != DISABLE)
00756   \{
00757     \textcolor{comment}{/* Enable the selected FSMC\_Bank2 interrupts */}
00758     \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank2_NAND)
00759     \{
00760       FSMC_Bank2->SR2 |= FSMC\_IT;
00761     \}
00762     \textcolor{comment}{/* Enable the selected FSMC\_Bank3 interrupts */}
00763     \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (FSMC\_Bank == FSMC_Bank3_NAND)
00764     \{
00765       FSMC_Bank3->SR3 |= FSMC\_IT;
00766     \}
00767     \textcolor{comment}{/* Enable the selected FSMC\_Bank4 interrupts */}
00768     \textcolor{keywordflow}{else}
00769     \{
00770       FSMC_Bank4->SR4 |= FSMC\_IT;    
00771     \}
00772   \}
00773   \textcolor{keywordflow}{else}
00774   \{
00775     \textcolor{comment}{/* Disable the selected FSMC\_Bank2 interrupts */}
00776     \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank2_NAND)
00777     \{
00778       
00779       FSMC_Bank2->SR2 &= (uint32\_t)~FSMC\_IT;
00780     \}
00781     \textcolor{comment}{/* Disable the selected FSMC\_Bank3 interrupts */}
00782     \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (FSMC\_Bank == FSMC_Bank3_NAND)
00783     \{
00784       FSMC_Bank3->SR3 &= (uint32\_t)~FSMC\_IT;
00785     \}
00786     \textcolor{comment}{/* Disable the selected FSMC\_Bank4 interrupts */}
00787     \textcolor{keywordflow}{else}
00788     \{
00789       FSMC_Bank4->SR4 &= (uint32\_t)~FSMC\_IT;    
00790     \}
00791   \}
00792 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_ga33ec7c39ea4d42e92c72c6e517d8235c}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Cmd@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Cmd}}
\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Cmd@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Cmd}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Cmd()}
{\footnotesize\ttfamily void F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{F\+S\+M\+C\+\_\+\+Bank,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified N\+A\+ND Memory Bank. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+Bank} & specifies the F\+S\+MC Bank to be used This parameter can be one of the following values\+: \begin{DoxyItemize}
\item F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank2 N\+A\+ND \item F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank3 N\+A\+ND \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the F\+S\+M\+C\+\_\+\+Bank. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 464} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
00465 \{
00466   assert_param(IS_FSMC_NAND_BANK(FSMC\_Bank));
00467   assert_param(IS_FUNCTIONAL_STATE(NewState));
00468   
00469   \textcolor{keywordflow}{if} (NewState != DISABLE)
00470   \{
00471     \textcolor{comment}{/* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */}
00472     \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank2_NAND)
00473     \{
00474       FSMC_Bank2->PCR2 |= PCR_PBKEN_SET;
00475     \}
00476     \textcolor{keywordflow}{else}
00477     \{
00478       FSMC_Bank3->PCR3 |= PCR_PBKEN_SET;
00479     \}
00480   \}
00481   \textcolor{keywordflow}{else}
00482   \{
00483     \textcolor{comment}{/* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */}
00484     \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank2_NAND)
00485     \{
00486       FSMC_Bank2->PCR2 &= PCR_PBKEN_RESET;
00487     \}
00488     \textcolor{keywordflow}{else}
00489     \{
00490       FSMC_Bank3->PCR3 &= PCR_PBKEN_RESET;
00491     \}
00492   \}
00493 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_gafb749503293474a68555961bd8f120e1}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+De\+Init@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+De\+Init}}
\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+De\+Init@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+De\+Init}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+De\+Init()}
{\footnotesize\ttfamily void F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+De\+Init (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{F\+S\+M\+C\+\_\+\+Bank }\end{DoxyParamCaption})}



Deinitializes the F\+S\+MC N\+A\+ND Banks registers to their default reset values. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+Bank} & specifies the F\+S\+MC Bank to be used This parameter can be one of the following values\+: \begin{DoxyItemize}
\item F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank2 N\+A\+ND \item F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank3 N\+A\+ND \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 339} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.


\begin{DoxyCode}
00340 \{
00341   \textcolor{comment}{/* Check the parameter */}
00342   assert_param(IS_FSMC_NAND_BANK(FSMC\_Bank));
00343   
00344   \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank2_NAND)
00345   \{
00346     \textcolor{comment}{/* Set the FSMC\_Bank2 registers to their reset values */}
00347     FSMC_Bank2->PCR2 = 0x00000018;
00348     FSMC_Bank2->SR2 = 0x00000040;
00349     FSMC_Bank2->PMEM2 = 0xFCFCFCFC;
00350     FSMC_Bank2->PATT2 = 0xFCFCFCFC;  
00351   \}
00352   \textcolor{comment}{/* FSMC\_Bank3\_NAND */}  
00353   \textcolor{keywordflow}{else}
00354   \{
00355     \textcolor{comment}{/* Set the FSMC\_Bank3 registers to their reset values */}
00356     FSMC_Bank3->PCR3 = 0x00000018;
00357     FSMC_Bank3->SR3 = 0x00000040;
00358     FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
00359     FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
00360   \}  
00361 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_ga5800301fc39bbe998a18ebd9ff191cdc}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+E\+C\+C\+Cmd@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+E\+C\+C\+Cmd}}
\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+E\+C\+C\+Cmd@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+E\+C\+C\+Cmd}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+E\+C\+C\+Cmd()}
{\footnotesize\ttfamily void F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+E\+C\+C\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{F\+S\+M\+C\+\_\+\+Bank,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the F\+S\+MC N\+A\+ND E\+CC feature. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+Bank} & specifies the F\+S\+MC Bank to be used This parameter can be one of the following values\+: \begin{DoxyItemize}
\item F\+S\+M\+C\+\_\+\+Bank2\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank2 N\+A\+ND \item F\+S\+M\+C\+\_\+\+Bank3\+\_\+\+N\+A\+ND\+: F\+S\+MC Bank3 N\+A\+ND \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the F\+S\+MC N\+A\+ND E\+CC feature. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 504} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
00505 \{
00506   assert_param(IS_FSMC_NAND_BANK(FSMC\_Bank));
00507   assert_param(IS_FUNCTIONAL_STATE(NewState));
00508   
00509   \textcolor{keywordflow}{if} (NewState != DISABLE)
00510   \{
00511     \textcolor{comment}{/* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */}
00512     \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank2_NAND)
00513     \{
00514       FSMC_Bank2->PCR2 |= PCR_ECCEN_SET;
00515     \}
00516     \textcolor{keywordflow}{else}
00517     \{
00518       FSMC_Bank3->PCR3 |= PCR_ECCEN_SET;
00519     \}
00520   \}
00521   \textcolor{keywordflow}{else}
00522   \{
00523     \textcolor{comment}{/* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */}
00524     \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank2_NAND)
00525     \{
00526       FSMC_Bank2->PCR2 &= PCR_ECCEN_RESET;
00527     \}
00528     \textcolor{keywordflow}{else}
00529     \{
00530       FSMC_Bank3->PCR3 &= PCR_ECCEN_RESET;
00531     \}
00532   \}
00533 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_ga9f81ccc4e126c11f1eb33077b1a68e6f}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init}}
\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init()}
{\footnotesize\ttfamily void F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init (\begin{DoxyParamCaption}\item[{\textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def} $\ast$}]{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the F\+S\+MC N\+A\+ND Banks according to the specified parameters in the F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct} & \+: pointer to a \doxyref{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}{p.}{structFSMC__NANDInitTypeDef} structure that contains the configuration information for the F\+S\+MC N\+A\+ND specified Banks. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 370} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.



References \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Bank}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+E\+CC}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Waitfeature}, and \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}.


\begin{DoxyCode}
00371 \{
00372   uint32\_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; 
00373     
00374   \textcolor{comment}{/* Check the parameters */}
00375   assert_param( IS_FSMC_NAND_BANK(FSMC\_NANDInitStruct->FSMC_Bank));
00376   assert_param( IS_FSMC_WAIT_FEATURE(FSMC\_NANDInitStruct->FSMC_Waitfeature));
00377   assert_param( IS_FSMC_MEMORY_WIDTH(FSMC\_NANDInitStruct->FSMC_MemoryDataWidth));
00378   assert_param( IS_FSMC_ECC_STATE(FSMC\_NANDInitStruct->FSMC_ECC));
00379   assert_param( IS_FSMC_ECCPAGE_SIZE(FSMC\_NANDInitStruct->FSMC_ECCPageSize));
00380   assert_param( IS_FSMC_TCLR_TIME(FSMC\_NANDInitStruct->FSMC_TCLRSetupTime));
00381   assert_param( IS_FSMC_TAR_TIME(FSMC\_NANDInitStruct->FSMC_TARSetupTime));
00382   assert_param(IS_FSMC_SETUP_TIME(FSMC\_NANDInitStruct->
      FSMC_CommonSpaceTimingStruct->FSMC_SetupTime));
00383   assert_param(IS_FSMC_WAIT_TIME(FSMC\_NANDInitStruct->
      FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime));
00384   assert_param(IS_FSMC_HOLD_TIME(FSMC\_NANDInitStruct->
      FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime));
00385   assert_param(IS_FSMC_HIZ_TIME(FSMC\_NANDInitStruct->
      FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime));
00386   assert_param(IS_FSMC_SETUP_TIME(FSMC\_NANDInitStruct->
      FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime));
00387   assert_param(IS_FSMC_WAIT_TIME(FSMC\_NANDInitStruct->
      FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
00388   assert_param(IS_FSMC_HOLD_TIME(FSMC\_NANDInitStruct->
      FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
00389   assert_param(IS_FSMC_HIZ_TIME(FSMC\_NANDInitStruct->
      FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
00390   
00391   \textcolor{comment}{/* Set the tmppcr value according to FSMC\_NANDInitStruct parameters */}
00392   tmppcr = (uint32\_t)FSMC\_NANDInitStruct->FSMC_Waitfeature |
00393             PCR_MEMORYTYPE_NAND |
00394             FSMC\_NANDInitStruct->FSMC_MemoryDataWidth |
00395             FSMC\_NANDInitStruct->FSMC_ECC |
00396             FSMC\_NANDInitStruct->FSMC_ECCPageSize |
00397             (FSMC\_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
00398             (FSMC\_NANDInitStruct->FSMC_TARSetupTime << 13);
00399             
00400   \textcolor{comment}{/* Set tmppmem value according to FSMC\_CommonSpaceTimingStructure parameters */}
00401   tmppmem = (uint32\_t)FSMC\_NANDInitStruct->FSMC_CommonSpaceTimingStruct->
      FSMC_SetupTime |
00402             (FSMC\_NANDInitStruct->FSMC_CommonSpaceTimingStruct->
      FSMC_WaitSetupTime << 8) |
00403             (FSMC\_NANDInitStruct->FSMC_CommonSpaceTimingStruct->
      FSMC_HoldSetupTime << 16)|
00404             (FSMC\_NANDInitStruct->FSMC_CommonSpaceTimingStruct->
      FSMC_HiZSetupTime << 24); 
00405             
00406   \textcolor{comment}{/* Set tmppatt value according to FSMC\_AttributeSpaceTimingStructure parameters */}
00407   tmppatt = (uint32\_t)FSMC\_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->
      FSMC_SetupTime |
00408             (FSMC\_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->
      FSMC_WaitSetupTime << 8) |
00409             (FSMC\_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->
      FSMC_HoldSetupTime << 16)|
00410             (FSMC\_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->
      FSMC_HiZSetupTime << 24);
00411   
00412   \textcolor{keywordflow}{if}(FSMC\_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
00413   \{
00414     \textcolor{comment}{/* FSMC\_Bank2\_NAND registers configuration */}
00415     FSMC_Bank2->PCR2 = tmppcr;
00416     FSMC_Bank2->PMEM2 = tmppmem;
00417     FSMC_Bank2->PATT2 = tmppatt;
00418   \}
00419   \textcolor{keywordflow}{else}
00420   \{
00421     \textcolor{comment}{/* FSMC\_Bank3\_NAND registers configuration */}
00422     FSMC_Bank3->PCR3 = tmppcr;
00423     FSMC_Bank3->PMEM3 = tmppmem;
00424     FSMC_Bank3->PATT3 = tmppatt;
00425   \}
00426 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_ga8283ad94ad8e83d49d5b77d1c7e17862}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Struct\+Init@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Struct\+Init}}
\index{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Struct\+Init@{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Struct\+Init}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Struct\+Init()}
{\footnotesize\ttfamily void F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Struct\+Init (\begin{DoxyParamCaption}\item[{\textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def} $\ast$}]{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct }\end{DoxyParamCaption})}



Fills each F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct member with its default value. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Struct} & pointer to a \doxyref{F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def}{p.}{structFSMC__NANDInitTypeDef} structure which will be initialized. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 435} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.



References \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Bank}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+E\+CC}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+E\+C\+C\+Page\+Size}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Waitfeature}, and \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}.


\begin{DoxyCode}
00436 \{ 
00437   \textcolor{comment}{/* Reset NAND Init structure parameters values */}
00438   FSMC\_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
00439   FSMC\_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
00440   FSMC\_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
00441   FSMC\_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
00442   FSMC\_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
00443   FSMC\_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
00444   FSMC\_NANDInitStruct->FSMC_TARSetupTime = 0x0;
00445   FSMC\_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
00446   FSMC\_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
00447   FSMC\_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
00448   FSMC\_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
00449   FSMC\_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
00450   FSMC\_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
00451   FSMC\_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
00452   FSMC\_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;     
00453 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_gaf943f0f2680168d3a95a3c2c9f3eca2a}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Cmd@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Cmd}}
\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Cmd@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Cmd}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Cmd()}
{\footnotesize\ttfamily void F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{F\+S\+M\+C\+\_\+\+Bank,  }\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the specified N\+O\+R/\+S\+R\+AM Memory Bank. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+Bank} & specifies the F\+S\+MC Bank to be used This parameter can be one of the following values\+: \begin{DoxyItemize}
\item F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+N\+O\+R\+S\+R\+A\+M1\+: F\+S\+MC Bank1 N\+O\+R/\+S\+R\+A\+M1 \item F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+N\+O\+R\+S\+R\+A\+M2\+: F\+S\+MC Bank1 N\+O\+R/\+S\+R\+A\+M2 \item F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+N\+O\+R\+S\+R\+A\+M3\+: F\+S\+MC Bank1 N\+O\+R/\+S\+R\+A\+M3 \item F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+N\+O\+R\+S\+R\+A\+M4\+: F\+S\+MC Bank1 N\+O\+R/\+S\+R\+A\+M4 \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the F\+S\+M\+C\+\_\+\+Bank. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 268} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
00269 \{
00270   assert_param(IS_FSMC_NORSRAM_BANK(FSMC\_Bank));
00271   assert_param(IS_FUNCTIONAL_STATE(NewState));
00272   
00273   \textcolor{keywordflow}{if} (NewState != DISABLE)
00274   \{
00275     \textcolor{comment}{/* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */}
00276     FSMC_Bank1->BTCR[FSMC\_Bank] |= BCR_MBKEN_SET;
00277   \}
00278   \textcolor{keywordflow}{else}
00279   \{
00280     \textcolor{comment}{/* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */}
00281     FSMC_Bank1->BTCR[FSMC\_Bank] &= BCR_MBKEN_RESET;
00282   \}
00283 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_gaab3e6648e8a584e73785361ac960eded}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+De\+Init@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+De\+Init}}
\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+De\+Init@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+De\+Init}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+De\+Init()}
{\footnotesize\ttfamily void F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+De\+Init (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{F\+S\+M\+C\+\_\+\+Bank }\end{DoxyParamCaption})}



Deinitializes the F\+S\+MC N\+O\+R/\+S\+R\+AM Banks registers to their default reset values. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+Bank} & specifies the F\+S\+MC Bank to be used This parameter can be one of the following values\+: \begin{DoxyItemize}
\item F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+N\+O\+R\+S\+R\+A\+M1\+: F\+S\+MC Bank1 N\+O\+R/\+S\+R\+A\+M1 \item F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+N\+O\+R\+S\+R\+A\+M2\+: F\+S\+MC Bank1 N\+O\+R/\+S\+R\+A\+M2 \item F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+N\+O\+R\+S\+R\+A\+M3\+: F\+S\+MC Bank1 N\+O\+R/\+S\+R\+A\+M3 \item F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+N\+O\+R\+S\+R\+A\+M4\+: F\+S\+MC Bank1 N\+O\+R/\+S\+R\+A\+M4 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 116} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.


\begin{DoxyCode}
00117 \{
00118   \textcolor{comment}{/* Check the parameter */}
00119   assert_param(IS_FSMC_NORSRAM_BANK(FSMC\_Bank));
00120   
00121   \textcolor{comment}{/* FSMC\_Bank1\_NORSRAM1 */}
00122   \textcolor{keywordflow}{if}(FSMC\_Bank == FSMC_Bank1_NORSRAM1)
00123   \{
00124     FSMC_Bank1->BTCR[FSMC\_Bank] = 0x000030DB;    
00125   \}
00126   \textcolor{comment}{/* FSMC\_Bank1\_NORSRAM2,  FSMC\_Bank1\_NORSRAM3 or FSMC\_Bank1\_NORSRAM4 */}
00127   \textcolor{keywordflow}{else}
00128   \{   
00129     FSMC_Bank1->BTCR[FSMC\_Bank] = 0x000030D2; 
00130   \}
00131   FSMC_Bank1->BTCR[FSMC\_Bank + 1] = 0x0FFFFFFF;
00132   FSMC_Bank1E->BWTR[FSMC\_Bank] = 0x0FFFFFFF;  
00133 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_ga9c27816e8b17394c9ee1ce9298917b4a}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init}}
\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init()}
{\footnotesize\ttfamily void F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init (\begin{DoxyParamCaption}\item[{\textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def} $\ast$}]{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the F\+S\+MC N\+O\+R/\+S\+R\+AM Banks according to the specified parameters in the F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct} & \+: pointer to a \doxyref{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}{p.}{structFSMC__NORSRAMInitTypeDef} structure that contains the configuration information for the F\+S\+MC N\+O\+R/\+S\+R\+AM specified Banks. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 143} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.



References \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Extended\+Mode}, and \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Memory\+Type}.


\begin{DoxyCode}
00144 \{ 
00145   \textcolor{comment}{/* Check the parameters */}
00146   assert_param(IS_FSMC_NORSRAM_BANK(FSMC\_NORSRAMInitStruct->FSMC_Bank));
00147   assert_param(IS_FSMC_MUX(FSMC\_NORSRAMInitStruct->FSMC_DataAddressMux));
00148   assert_param(IS_FSMC_MEMORY(FSMC\_NORSRAMInitStruct->FSMC_MemoryType));
00149   assert_param(IS_FSMC_MEMORY_WIDTH(FSMC\_NORSRAMInitStruct->FSMC_MemoryDataWidth));
00150   assert_param(IS_FSMC_BURSTMODE(FSMC\_NORSRAMInitStruct->FSMC_BurstAccessMode));
00151   assert_param(IS_FSMC_ASYNWAIT(FSMC\_NORSRAMInitStruct->FSMC_AsynchronousWait));
00152   assert_param(IS_FSMC_WAIT_POLARITY(FSMC\_NORSRAMInitStruct->
      FSMC_WaitSignalPolarity));
00153   assert_param(IS_FSMC_WRAP_MODE(FSMC\_NORSRAMInitStruct->FSMC_WrapMode));
00154   assert_param(IS_FSMC_WAIT_SIGNAL_ACTIVE(FSMC\_NORSRAMInitStruct->
      FSMC_WaitSignalActive));
00155   assert_param(IS_FSMC_WRITE_OPERATION(FSMC\_NORSRAMInitStruct->
      FSMC_WriteOperation));
00156   assert_param(IS_FSMC_WAITE_SIGNAL(FSMC\_NORSRAMInitStruct->FSMC_WaitSignal));
00157   assert_param(IS_FSMC_EXTENDED_MODE(FSMC\_NORSRAMInitStruct->FSMC_ExtendedMode));
00158   assert_param(IS_FSMC_WRITE_BURST(FSMC\_NORSRAMInitStruct->FSMC_WriteBurst));  
00159   assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC\_NORSRAMInitStruct->
      FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime));
00160   assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC\_NORSRAMInitStruct->
      FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime));
00161   assert_param(IS_FSMC_DATASETUP_TIME(FSMC\_NORSRAMInitStruct->
      FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime));
00162   assert_param(IS_FSMC_TURNAROUND_TIME(FSMC\_NORSRAMInitStruct->
      FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration));
00163   assert_param(IS_FSMC_CLK_DIV(FSMC\_NORSRAMInitStruct->
      FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
00164   assert_param(IS_FSMC_DATA_LATENCY(FSMC\_NORSRAMInitStruct->
      FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
00165   assert_param(IS_FSMC_ACCESS_MODE(FSMC\_NORSRAMInitStruct->
      FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
00166   
00167   \textcolor{comment}{/* Bank1 NOR/SRAM control register configuration */} 
00168   FSMC_Bank1->BTCR[FSMC\_NORSRAMInitStruct->FSMC_Bank] = 
00169             (uint32\_t)FSMC\_NORSRAMInitStruct->FSMC_DataAddressMux |
00170             FSMC\_NORSRAMInitStruct->FSMC_MemoryType |
00171             FSMC\_NORSRAMInitStruct->FSMC_MemoryDataWidth |
00172             FSMC\_NORSRAMInitStruct->FSMC_BurstAccessMode |
00173             FSMC\_NORSRAMInitStruct->FSMC_AsynchronousWait |
00174             FSMC\_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
00175             FSMC\_NORSRAMInitStruct->FSMC_WrapMode |
00176             FSMC\_NORSRAMInitStruct->FSMC_WaitSignalActive |
00177             FSMC\_NORSRAMInitStruct->FSMC_WriteOperation |
00178             FSMC\_NORSRAMInitStruct->FSMC_WaitSignal |
00179             FSMC\_NORSRAMInitStruct->FSMC_ExtendedMode |
00180             FSMC\_NORSRAMInitStruct->FSMC_WriteBurst;
00181   \textcolor{keywordflow}{if}(FSMC\_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
00182   \{
00183     FSMC_Bank1->BTCR[FSMC\_NORSRAMInitStruct->FSMC_Bank] |= (uint32\_t)
      BCR_FACCEN_SET;
00184   \}
00185   \textcolor{comment}{/* Bank1 NOR/SRAM timing register configuration */}
00186   FSMC_Bank1->BTCR[FSMC\_NORSRAMInitStruct->FSMC_Bank+1] = 
00187             (uint32\_t)FSMC\_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->
      FSMC_AddressSetupTime |
00188             (FSMC\_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->
      FSMC_AddressHoldTime << 4) |
00189             (FSMC\_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->
      FSMC_DataSetupTime << 8) |
00190             (FSMC\_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->
      FSMC_BusTurnAroundDuration << 16) |
00191             (FSMC\_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->
      FSMC_CLKDivision << 20) |
00192             (FSMC\_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->
      FSMC_DataLatency << 24) |
00193              FSMC\_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
00194             
00195     
00196   \textcolor{comment}{/* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */}
00197   \textcolor{keywordflow}{if}(FSMC\_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
00198   \{
00199     assert_param(IS_FSMC_ADDRESS_SETUP_TIME(FSMC\_NORSRAMInitStruct->
      FSMC_WriteTimingStruct->FSMC_AddressSetupTime));
00200     assert_param(IS_FSMC_ADDRESS_HOLD_TIME(FSMC\_NORSRAMInitStruct->
      FSMC_WriteTimingStruct->FSMC_AddressHoldTime));
00201     assert_param(IS_FSMC_DATASETUP_TIME(FSMC\_NORSRAMInitStruct->
      FSMC_WriteTimingStruct->FSMC_DataSetupTime));
00202     assert_param(IS_FSMC_CLK_DIV(FSMC\_NORSRAMInitStruct->FSMC_WriteTimingStruct->
      FSMC_CLKDivision));
00203     assert_param(IS_FSMC_DATA_LATENCY(FSMC\_NORSRAMInitStruct->
      FSMC_WriteTimingStruct->FSMC_DataLatency));
00204     assert_param(IS_FSMC_ACCESS_MODE(FSMC\_NORSRAMInitStruct->
      FSMC_WriteTimingStruct->FSMC_AccessMode));
00205     FSMC_Bank1E->BWTR[FSMC\_NORSRAMInitStruct->FSMC_Bank] = 
00206               (uint32\_t)FSMC\_NORSRAMInitStruct->FSMC_WriteTimingStruct->
      FSMC_AddressSetupTime |
00207               (FSMC\_NORSRAMInitStruct->FSMC_WriteTimingStruct->
      FSMC_AddressHoldTime << 4 )|
00208               (FSMC\_NORSRAMInitStruct->FSMC_WriteTimingStruct->
      FSMC_DataSetupTime << 8) |
00209               (FSMC\_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
00210               (FSMC\_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
00211                FSMC\_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
00212   \}
00213   \textcolor{keywordflow}{else}
00214   \{
00215     FSMC_Bank1E->BWTR[FSMC\_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
00216   \}
00217 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_gaf33e6dfc34f62d16a0cb416de9e83d28}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init}}
\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init()}
{\footnotesize\ttfamily void F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Struct\+Init (\begin{DoxyParamCaption}\item[{\textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def} $\ast$}]{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct }\end{DoxyParamCaption})}



Fills each F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct member with its default value. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Struct} & pointer to a \doxyref{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}{p.}{structFSMC__NORSRAMInitTypeDef} structure which will be initialized. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 225} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.



References \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Access\+Mode}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Address\+Hold\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Address\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Asynchronous\+Wait}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Bank}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+C\+L\+K\+Division}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Data\+Address\+Mux}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Data\+Latency}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Data\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Extended\+Mode}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Memory\+Type}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Read\+Write\+Timing\+Struct}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wait\+Signal}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wrap\+Mode}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Write\+Burst}, \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Write\+Operation}, and \textbf{ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Write\+Timing\+Struct}.


\begin{DoxyCode}
00226 \{  
00227   \textcolor{comment}{/* Reset NOR/SRAM Init structure parameters values */}
00228   FSMC\_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
00229   FSMC\_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
00230   FSMC\_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
00231   FSMC\_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
00232   FSMC\_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
00233   FSMC\_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
00234   FSMC\_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
00235   FSMC\_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
00236   FSMC\_NORSRAMInitStruct->FSMC_WaitSignalActive = 
      FSMC_WaitSignalActive_BeforeWaitState;
00237   FSMC\_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
00238   FSMC\_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
00239   FSMC\_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
00240   FSMC\_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
00241   FSMC\_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
00242   FSMC\_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
00243   FSMC\_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
00244   FSMC\_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
00245   FSMC\_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
00246   FSMC\_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
00247   FSMC\_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = 
      FSMC_AccessMode_A; 
00248   FSMC\_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
00249   FSMC\_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
00250   FSMC\_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
00251   FSMC\_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
00252   FSMC\_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
00253   FSMC\_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
00254   FSMC\_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = 
      FSMC_AccessMode_A;
00255 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_ga2d410151ceb3428c6a1bf374a0472cde}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Cmd@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Cmd}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Cmd@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Cmd}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Cmd()}
{\footnotesize\ttfamily void F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Cmd (\begin{DoxyParamCaption}\item[{\textbf{ Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the P\+C\+C\+A\+RD Memory Bank. 


\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the P\+C\+C\+A\+RD Memory Bank. This parameter can be\+: E\+N\+A\+B\+LE or D\+I\+S\+A\+B\+LE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 702} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.



References \textbf{ D\+I\+S\+A\+B\+LE}.


\begin{DoxyCode}
00703 \{
00704   assert_param(IS_FUNCTIONAL_STATE(NewState));
00705   
00706   \textcolor{keywordflow}{if} (NewState != DISABLE)
00707   \{
00708     \textcolor{comment}{/* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */}
00709     FSMC_Bank4->PCR4 |= PCR_PBKEN_SET;
00710   \}
00711   \textcolor{keywordflow}{else}
00712   \{
00713     \textcolor{comment}{/* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */}
00714     FSMC_Bank4->PCR4 &= PCR_PBKEN_RESET;
00715   \}
00716 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_ga2f53ccf3a4f3c80a5a56fb47ccd47ccd}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+De\+Init@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+De\+Init}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+De\+Init@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+De\+Init}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+De\+Init()}
{\footnotesize\ttfamily void F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+De\+Init (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



Deinitializes the F\+S\+MC P\+C\+C\+A\+RD Bank registers to their default reset values. 


\begin{DoxyParams}{Parameters}
{\em None} & \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 607} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.


\begin{DoxyCode}
00608 \{
00609   \textcolor{comment}{/* Set the FSMC\_Bank4 registers to their reset values */}
00610   FSMC_Bank4->PCR4 = 0x00000018; 
00611   FSMC_Bank4->SR4 = 0x00000000; 
00612   FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
00613   FSMC_Bank4->PATT4 = 0xFCFCFCFC;
00614   FSMC_Bank4->PIO4 = 0xFCFCFCFC;
00615 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_gacee1351363e7700a296faa1734a910aa}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init()}
{\footnotesize\ttfamily void F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init (\begin{DoxyParamCaption}\item[{\textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def} $\ast$}]{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct }\end{DoxyParamCaption})}



Initializes the F\+S\+MC P\+C\+C\+A\+RD Bank according to the specified parameters in the F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct} & \+: pointer to a \doxyref{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}{p.}{structFSMC__PCCARDInitTypeDef} structure that contains the configuration information for the F\+S\+MC P\+C\+C\+A\+RD Bank. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 624} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.


\begin{DoxyCode}
00625 \{
00626   \textcolor{comment}{/* Check the parameters */}
00627   assert_param(IS_FSMC_WAIT_FEATURE(FSMC\_PCCARDInitStruct->FSMC_Waitfeature));
00628   assert_param(IS_FSMC_TCLR_TIME(FSMC\_PCCARDInitStruct->FSMC_TCLRSetupTime));
00629   assert_param(IS_FSMC_TAR_TIME(FSMC\_PCCARDInitStruct->FSMC_TARSetupTime));
00630  
00631   assert_param(IS_FSMC_SETUP_TIME(FSMC\_PCCARDInitStruct->
      FSMC_CommonSpaceTimingStruct->FSMC_SetupTime));
00632   assert_param(IS_FSMC_WAIT_TIME(FSMC\_PCCARDInitStruct->
      FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime));
00633   assert_param(IS_FSMC_HOLD_TIME(FSMC\_PCCARDInitStruct->
      FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime));
00634   assert_param(IS_FSMC_HIZ_TIME(FSMC\_PCCARDInitStruct->
      FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime));
00635   
00636   assert_param(IS_FSMC_SETUP_TIME(FSMC\_PCCARDInitStruct->
      FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime));
00637   assert_param(IS_FSMC_WAIT_TIME(FSMC\_PCCARDInitStruct->
      FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
00638   assert_param(IS_FSMC_HOLD_TIME(FSMC\_PCCARDInitStruct->
      FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
00639   assert_param(IS_FSMC_HIZ_TIME(FSMC\_PCCARDInitStruct->
      FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
00640   assert_param(IS_FSMC_SETUP_TIME(FSMC\_PCCARDInitStruct->
      FSMC_IOSpaceTimingStruct->FSMC_SetupTime));
00641   assert_param(IS_FSMC_WAIT_TIME(FSMC\_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->
      FSMC_WaitSetupTime));
00642   assert_param(IS_FSMC_HOLD_TIME(FSMC\_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->
      FSMC_HoldSetupTime));
00643   assert_param(IS_FSMC_HIZ_TIME(FSMC\_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->
      FSMC_HiZSetupTime));
00644   
00645   \textcolor{comment}{/* Set the PCR4 register value according to FSMC\_PCCARDInitStruct parameters */}
00646   FSMC_Bank4->PCR4 = (uint32\_t)FSMC\_PCCARDInitStruct->FSMC_Waitfeature |
00647                      FSMC_MemoryDataWidth_16b |  
00648                      (FSMC\_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
00649                      (FSMC\_PCCARDInitStruct->FSMC_TARSetupTime << 13);
00650             
00651   \textcolor{comment}{/* Set PMEM4 register value according to FSMC\_CommonSpaceTimingStructure parameters */}
00652   FSMC_Bank4->PMEM4 = (uint32\_t)FSMC\_PCCARDInitStruct->
      FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
00653                       (FSMC\_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->
      FSMC_WaitSetupTime << 8) |
00654                       (FSMC\_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->
      FSMC_HoldSetupTime << 16)|
00655                       (FSMC\_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->
      FSMC_HiZSetupTime << 24); 
00656             
00657   \textcolor{comment}{/* Set PATT4 register value according to FSMC\_AttributeSpaceTimingStructure parameters */}
00658   FSMC_Bank4->PATT4 = (uint32\_t)FSMC\_PCCARDInitStruct->
      FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
00659                       (FSMC\_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->
      FSMC_WaitSetupTime << 8) |
00660                       (FSMC\_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->
      FSMC_HoldSetupTime << 16)|
00661                       (FSMC\_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->
      FSMC_HiZSetupTime << 24);   
00662             
00663   \textcolor{comment}{/* Set PIO4 register value according to FSMC\_IOSpaceTimingStructure parameters */}
00664   FSMC_Bank4->PIO4 = (uint32\_t)FSMC\_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->
      FSMC_SetupTime |
00665                      (FSMC\_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->
      FSMC_WaitSetupTime << 8) |
00666                      (FSMC\_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->
      FSMC_HoldSetupTime << 16)|
00667                      (FSMC\_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->
      FSMC_HiZSetupTime << 24);             
00668 \}
\end{DoxyCode}
\mbox{\label{group__FSMC_ga7a64ba0e0545b3f1913c9d1d28c05e62}} 
\index{F\+S\+MC@{F\+S\+MC}!F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init}}
\index{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init@{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init}!F\+S\+MC@{F\+S\+MC}}
\subsubsection{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init()}
{\footnotesize\ttfamily void F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Struct\+Init (\begin{DoxyParamCaption}\item[{\textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def} $\ast$}]{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct }\end{DoxyParamCaption})}



Fills each F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct member with its default value. 


\begin{DoxyParams}{Parameters}
{\em F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Struct} & pointer to a \doxyref{F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def}{p.}{structFSMC__PCCARDInitTypeDef} structure which will be initialized. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}


Definition at line \textbf{ 676} of file \textbf{ stm32f4xx\+\_\+fsmc.\+c}.



References \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Attribute\+Space\+Timing\+Struct}, \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Common\+Space\+Timing\+Struct}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Hi\+Z\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Hold\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+I\+O\+Space\+Timing\+Struct}, \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+T\+A\+R\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+T\+C\+L\+R\+Setup\+Time}, \textbf{ F\+S\+M\+C\+\_\+\+P\+C\+C\+A\+R\+D\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Waitfeature}, and \textbf{ F\+S\+M\+C\+\_\+\+N\+A\+N\+D\+\_\+\+P\+C\+C\+A\+R\+D\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wait\+Setup\+Time}.


\begin{DoxyCode}
00677 \{
00678   \textcolor{comment}{/* Reset PCCARD Init structure parameters values */}
00679   FSMC\_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
00680   FSMC\_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
00681   FSMC\_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
00682   FSMC\_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
00683   FSMC\_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
00684   FSMC\_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
00685   FSMC\_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
00686   FSMC\_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
00687   FSMC\_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
00688   FSMC\_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
00689   FSMC\_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC; 
00690   FSMC\_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
00691   FSMC\_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
00692   FSMC\_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
00693   FSMC\_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
00694 \}
\end{DoxyCode}
