"use strict";(globalThis.webpackChunksemiconductor_docs=globalThis.webpackChunksemiconductor_docs||[]).push([[9330],{2073(e,n,t){t.d(n,{A:()=>i});var a=t(6540);const i=function({pdfLink:e,pdfSize:n,title:t,description:i}){if(!e)return null;const o=e.startsWith("http"),r=(e=>{if(!e)return null;try{const n=new URL(e,o?void 0:window.location.origin);return n.pathname.split("/").pop()}catch{return e.split("/").pop()}})(e);return a.createElement("div",{className:"pdf-download-card"},a.createElement("div",{className:"pdf-download-card__header"},a.createElement("div",{className:"pdf-download-card__icon"},"\ud83d\udce5"),a.createElement("div",{className:"pdf-download-card__title"},a.createElement("h3",null,"\u4e0b\u8f7d\u5b8c\u6574PDF"),t&&a.createElement("p",{className:"pdf-download-card__doc-title"},t))),a.createElement("div",{className:"pdf-download-card__info"},a.createElement("div",{className:"pdf-download-card__meta"},a.createElement("span",{className:"pdf-download-card__label"},"\u6587\u4ef6\u5927\u5c0f:"),a.createElement("span",{className:"pdf-download-card__value"},"string"==typeof(s=n)?s:s<1048576?`${(s/1024).toFixed(1)}KB`:`${(s/1024/1024).toFixed(1)}MB`)),i&&a.createElement("div",{className:"pdf-download-card__description"},i),o&&a.createElement("div",{className:"pdf-download-card__notice"},a.createElement("span",{className:"pdf-download-card__notice-icon"},"\u2139\ufe0f"),a.createElement("span",null,"\u6b64\u6587\u4ef6\u6258\u7ba1\u5728GitHub Releases\uff0c\u53ef\u80fd\u9700\u8981GitHub\u8d26\u53f7"))),a.createElement("div",{className:"pdf-download-card__actions"},a.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--primary",download:o?void 0:r,target:o?"_blank":void 0,rel:o?"noopener noreferrer":void 0},a.createElement("span",{className:"pdf-download-card__button-icon"},"\u2b07\ufe0f"),"\u4e0b\u8f7dPDF"),o&&a.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--secondary",target:"_blank",rel:"noopener noreferrer"},a.createElement("span",{className:"pdf-download-card__button-icon"},"\ud83d\udd17"),"\u5728\u65b0\u7a97\u53e3\u6253\u5f00")));var s}},3522(e,n,t){t.r(n),t.d(n,{assets:()=>l,contentTitle:()=>r,default:()=>h,frontMatter:()=>o,metadata:()=>s,toc:()=>c});var a=t(8168),i=(t(6540),t(5680));t(2073);const o={title:"M41-1101 - \xa9 SEMI 2000, 20018...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"M41-1101 - \xa9 SEMI 2000, 20018...",sidebar_position:1060,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-106.pdf",chapter:106,page_count:50}},r=void 0,s={unversionedId:"standards/semi/semi-chapter-106",id:"standards/semi/semi-chapter-106",title:"M41-1101 - \xa9 SEMI 2000, 20018...",description:"SEMI\u6807\u51c6\u6587\u6863",source:"@site/docs/standards/semi/semi-chapter-106.md",sourceDirName:"standards/semi",slug:"/standards/semi/semi-chapter-106",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-106",draft:!1,editUrl:"https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-106.md",tags:[{label:"SEMI",permalink:"/semiconductor-docs/docs/tags/semi"},{label:"Standard",permalink:"/semiconductor-docs/docs/tags/standard"}],version:"current",sidebarPosition:1060,frontMatter:{title:"M41-1101 - \xa9 SEMI 2000, 20018...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"M41-1101 - \xa9 SEMI 2000, 20018...",sidebar_position:1060,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-106.pdf",chapter:106,page_count:50}}},l={},c=[],d={toc:c};function h({components:e,...n}){return(0,i.yg)("wrapper",(0,a.A)({},d,n,{components:e,mdxType:"MDXLayout"}),(0,i.yg)("p",null,'PdfDownloadCard\npdfLink="/pdfs/semi/106.pdf"\npdfSize="1.54MB"\ntitle="M41-1101 - \xa9 SEMI 2000, 20018..."\ndescription="SEMI\u6807\u51c6\u6587\u6863\uff0c\u517150\u9875"\n/'),(0,i.yg)("h1",{id:"\u6587\u6863\u6807\u9898"},"\u6587\u6863\u6807\u9898"),(0,i.yg)("p",null,"SEMI M41-1101 \xa9 SEMI 2000, 20018\nTable 4  Silicon-on-Insulator (SOI) Specifications for Medium Voltage (150\u2013250V) Power Device\nParameters (Units)ValueASTM Test Method or\nMeasurement Procedure\nAcceptance\nWafer(Overall)\nDiameter (mm)125, 150, 200F613-93Note A\nThickness (\u03bcm)(Value of regular silicon\nwafer) + (SOI thickness) +\n(Box thickness)\nF533-96, F1530-94Note A\nTotal Thickness Variation (\u03bcm)Note CF1530-94Note C\nLTV (\u03bcm)Note CF1530-94Note C\nWarp (\u03bcm)\n\u2264 100 (Note B, C, G)\nF1390-92Note C, or Certified by\nWafer Manufactures\nNon-SOI Edge Area (mm)\n\u2264 3 (Note C)\nOptical MetrologyNote C, or Certified by\nWafer Manufactures\nEdge Profile/Edge Profile\nSurface Finish\nNote CF928-93Note C, or Certified by\nWafer Manufactures\nTop Silicon Film\nThickness (\u03bcm)2\u201310Note D\n(F399-88)\nNote C, E,\nMust be measured on each\nwafer\nSurface OrientationNote CX-ray Diffraction\n(F26-87a)\nNote C, or Certified by\nWafer Manufactures\nResistivity (ohm-cm)Note CF43-93, F84-93,\nF1527-94\nNote C, or Certified by\nWafer Manufactures\nConductivity TypeNote CF42-93Note C, or Certified by\nWafer Manufactures\nOxygen Concentration (/cm\n3\n)Note CF1188-93a,\nF1619-95\nNote C, or Certified by\nWafer Manufactures\nCarbon Concentration (/cm\n3\n)Note CF1391-93Note C, or Certified by\nWafer Manufactures\nSurface Cleanliness: Metal\nContamination (/cm\n2\n)\nNote A, CAAS, ICP-MS,\nTXRF (F1526-95),\nSIMS (F1617-98)\nNote A, C\nSurface Cleanliness: Particle\nDensity (/wafer)\nNote A, CLight Scattering\nTomography (F1620-96)\n(SEMI M34)\nNote A, C\nSurface Roughness (nm)Note A, CAFM\n(SEMI M34)\nNote A, C\nCarrier Lifetime (\u03bcsec)Note C\u03bc-PCD Method\n(F1535-94)\nNote C\nCrystalline Alignment of Top\nSilicon Film to Base Wafer(\xb0)\nNote CX-ray Diffraction\n(F847-94)\nNote C\nSurface Feature\n(Haze, Scratch, etc)\nNoneF154-94, F523-93, F1726-97Must be measured on each\nwafer\nOSF Density (/cm\n2\n)Note COptical Metrology\n(F1727-97)\nNote C, or Certified by\nWafer Manufactures\nBuried Oxide (BOX)\nThickness (\u03bcm)0.5\u20133Ellipsometry (F576-95)\nor\nReflective Spectroscopy\n(SEMI M34)\nTolerance is \xb1 5%;\nNote C, or Certified by\nWafer Manufactures"),(0,i.yg)("p",null,"SEMI M41-1101 \xa9 SEMI2000, 20019\nParameters (Units)ValueASTM Test Method or\nMeasurement Procedure\nAcceptance\nLocation of Bonded InterfaceLower Surface, or\nInside Oxide\nTEMCertified by Wafer\nManufactures\nVoid Density (/cm\n2\n)NoneScanning Acoustic\nTomography, Optical Defect\nInspection\nNote C\nOxide Defect Density (/cm\n2\n)Note CI-V on Capacitor,\nCu Decoration\n(SEMI M34)\nNote C\nDielectric Breakdown Voltage\n(V)\nNote CI-V on CapacitorNote C\nInterface States (/cm\n2\n)Note C, HC-V TechniqueNote C\nFixed Charge Density (/cm\n2\n)Note C, HC-V Technique\n(F1153-92)\nNote C\nBonding Strength (kg/cm\n2\n)Note CTensile StrengthNote C, or Certified by\nWafer Manufactures\nBase Silicon Wafer\nSurface OrientationNote CF26-87aNote C\nResistivity (ohm-cm)Note CF43-93, F84-93,\nF1527-94\nNote C\nConductivity TypeNote CF42-93Note C\nFiducial Axis Orientation\n(Flat/Notch)\nNote CF671-90, F1152-93Note C\nTo-be-bonded Surface\nCleanliness: Metals (/cm\n2\n)\nNote CAAS, ICP-MS,\nTXRF (F1526-95),\nSIMS (F1617-98)\nNote C\nBack Surface FinishNote COptical MetrologyNote C\nTable 5  Silicon-on-Insulator (SOI) Specifications for High Voltage (500\u2013600V) Power Device\nParameters (Units)ValueASTM Test Method or\nMeasurement Procedure\nAcceptance\nWafer(Overall)\nDiameter (mm)125, 150, 200F613-93Note A\nThickness (\u03bcm)(Value of regular silicon\nwafer) + (SOI thickness) +\n(Box thickness)\nF533-96, F1530-94Note A\nTotal Thickness Variation (\u03bcm)Note CF1530-94Note C\nLTV (\u03bcm)Note CF1530-94Note C\nWarp (\u03bcm)\n\u2264 100 (Note B,C,G)\nF1390-92Note C, or Certified by\nWafer Manufactures\nNon-SOI Edge Area (mm)\n\u2264 3 (Note C)\nOptical MetrologyNote C, or Certified by\nWafer Manufactures\nEdge Profile / Edge Profile\nSurface Finish\nNote CF928-93Note C, or Certified by\nWafer Manufactures\nTop Silicon Film\nThickness (\u03bcm)3\u201317Note D\n(F399-88)\nNote C, E,\nMust be measured on each\nwafer\nSurface OrientationNote CX-ray Diffraction\n(F26-87a)\nNote C, or Certified by\nWafer Manufactures"),(0,i.yg)("p",null,"SEMI M41-1101 \xa9 SEMI 2000, 200110\nParameters (Units)ValueASTM Test Method or\nMeasurement Procedure\nAcceptance\nResistivity (ohm-cm)Note CF43-93, F84-93,\nF1527-94\nNote C, or Certified by\nWafer Manufactures\nConductivity TypeNote CF42-93Note C, or Certified by\nWafer Manufactures\nOxygen Concentration (/cm\n3\n)Note CF1188-93a,\nF1619-95\nNote C, or Certified by\nWafer Manufactures\nCarbon Concentration (/cm\n3\n)Note CF1391-93Note C, or Certified by\nWafer Manufactures\nSurface Cleanliness: Metal\nContamination (/cm\n2\n)\nNote A, CAAS, ICP-MS,\nTXRF (F1526-95),\nSIMS (F1617-98)\nNote A, C\nSurface Cleanliness: Particle\nDensity (/wafer)\nNote A, CLight Scattering\nTomography (F1620-96)\n(SEMI M34)\nNote A, C\nSurface Roughness (nm)Note A, CAFM\n(SEMI M34)\nNote A, C\nCarrier Lifetime (\u03bcsec)Note C\u03bc-PCD Method\n(F1535-94)\nNote C\nCrystalline Alignment of Top\nSilicon Film to Base Wafer (\no\n)\nNote CX-ray Diffraction\n(F847-94)\nNote C\nSurface Feature\n(Haze, Scratch, etc)\nNoneF154-94, F523-93, F1726-\n97\nMust be measured on each\nwafer\nOSF Density (/cm\n2\n)Note COptical Metrology\n(F1727-97)\nNote C, or Certified by\nWafer Manufactures\nBuried Oxide (BOX)\nThickness (\u03bcm)3\u20135Ellipsometry (F576-95)\nor\nReflective Spectroscopy\n(SEMI M34)\nTolerance is \xb1 5%;\nNote C, or Certified by\nWafer Manufactures\nLocation of Bonded InterfaceInside Oxide\n(Lower Surface)\nTEMCertified by Wafer\nManufactures\nVoid Density (/cm\n2\n)NoneScanning Acoustic\nTomography, Optical Defect\nInspection\nNote C\nOxide Defect Density (/cm\n2\n)Note CI-V on Capacitor,\nCu Decoration\n(SEMI M34)\nNote C\nDielectric Breakdown Voltage\n(V)\nNote CI-V on CapacitorNote C\nInterface States (/cm\n2\n)Note C, HC\u2013V TechniqueNote C\nFixed Charge Density (/cm\n2\n)Note C, HC\u2013V Technique (F1153-92)Note C\nBonding Strength (kg/cm\n2\n)Note CTensile StrengthNote C, or Certified by\nWafer Manufactures\nBase Silicon Wafer\nSurface OrientationNote CF26-87aNote C\nResistivity (ohm-cm)Note CF43-93, F84-93, F1527-94Note C\nConductivity TypeNote CF42-93Note C\nFiducial Axis Orientation\n(Flat/Notch)\nNote CF671-90, F1152-93Note C"),(0,i.yg)("p",null,"SEMI M41-1101 \xa9 SEMI2000, 200111\nParameters (Units)ValueASTM Test Method or\nMeasurement Procedure\nAcceptance\nTo-be-bonded Surface\nCleanliness: Metals  (/cm\n2\n)\nNote CAAS, ICP-MS,\nTXRF (F1526-95),\nSIMS (F1617-98)\nNote C\nBack Surface FinishNote COptical MetrologyNote C\nNote A: Same as the standard of regular silicon wafer\nNote B: The value is of 150 mm wafers, and is determined according to wafer diameter.\nNote C: To be determined by negotiation between wafer users and suppliers\nNote D: Reflective spectroscopy or FT-IR is recommended for top silicon film of less than several \u03bcm (about 7 \u03bcm), and FT-IR for  top  silicon\nfilm of more than several \u03bcm (about 7 \u03bcm).\nNote E: Tolerance of \xb1 0.5 \u03bcm is recommended for top silicon film of less than several \u03bcm (about 7 \u03bcm), and \xb1 1.0 \u03bcm for top silicon  film  of\nmore than several \u03bcm (about 7 \u03bcm).\nNote F: The value is without the compensation method by backside oxide.\nNote G: The value is with the compensation method by backside oxide.\nNote H: This item can be neglected if the bonding interface is between BOX and base wafer.\n7  Sampling Plan\n7. 1  Unless  otherwise  specified,  ASTM  Practice  E  122\nshall  be  used.    When  so  specified,  appropriate  sample\nsizes shall be selected from each lot in accordance with\nANSI/ASQC Z1.4.  Each quality characteristic shall be\nassigned   an   acceptable   quality   level   (AQL)   of   lot\ntolerance percent defective (LTPD) value in accordance\nwith  ANSI/ASQC  Z1.4  definitions  for  critical,  major,\nand minor classifications.  If desired and so specified in\nthe  contact  or  order,  each  of  these  classifications  may\nalternatively  be  assigned  cumulative  AQL  or  LTPD\nvalues.  Inspection levels shall be agreed upon between\nthe users and the suppliers.\n8  Test Methods - Dimensions\nNOTE 3: Detailed  test  procedures  of  each  item  should  be\ndetermined between the users and the suppliers.\n8. 1  Thickness  of  Top  Silicon  Film \u2014  The  following\ntwo methods are available for thickness measurement.\n8. 1.1  Reflective  Spectroscopy \u2014  The  light  of  visual\nwavelength (400\u2013800 nm) is introduced into top silicon\nfilm  by  varying  its  wavelength  continuously,  and  then\nthe  reflective  spectra  is  measured.    When  the  light  is\nintroduced  into  multi-layers  of  SOI  wafers,  reflection\noccurs  on  the  surface  of  top  silicon  film  and  the  front\nand backside of BOX.  In such a case, the phase varies.\nThe  final  intensities  of  the  light  that  reflects  from  top\nsilicon film surface are the sum of the intensity of light\nthat  reflects  from  each  layer.    The  thickness  of  top\nsilicon film and BOX makes optical path difference and\nthen results in phase difference that is dependent on its\nwave length.  The reflective light intensities, depending\non its wavelength, are measured.  The reflective spectra\nare  defined  as  the  ratio  of  reflective  light  intensity  to\nincident  intensity.    This  spectra  curve  varies  by  the\nthickness of top silicon film and BOX.  The top silicon\nfilm  thickness  is  derived  from  the  obtained  spectra\ncurve  by  approximate  calculation  based  on  simulation\nor by comparing with the database.\n8. 1.1.1  Reference:  J.-P.  Colinge,  \u201cSilicon-On-Insulator\nTechnology\u201d, Kluwer Academic Publisher, 1991.\nNOTE 4: Thickness  of  top  silicon  film  and  BOX  layer  are\nlimited to measure because of using visual light.\nExample: Nanospec/AFT  model : 210LCW, SP-FSC15\nTop silicon film thickness: 0.01\u201315 \u03bcm\nBOX thickness: 0.004\u20133 \u03bcm\nNOTE 5: Optical   constant   is   already   known   in   each   of\nmultilayers, and it should be constant in the whole layer.\n8. 1.2  FT-IR   (Fourier   Transform   Infra-Red   Spectro-\nmetry) \u2014  The  reflectance  spectrum  of  the  specimen,\nwhich    exhibits    successive    maxima    and    minima\ncharacteristics  of  optical  interference  phenomena,  is\nmeasured as a function of wavelength using an infrared\nspectrophotometer.    These  maxima  and  minima  are\nobserved  when  the  optical  path  lengths  of  the  infrared\nbeam,  reflected  from  both  the  top  silicon  film  surface\nand  the  top  silicon  film\u2013buried  oxide  interface,  differ\nby     an     integral     number     of     half     wavelengths.\nConsequently,   the   thickness   of   top   silicon   film   is\ncalculated   using   the   wavelength   of   the   extreme\nmaximum  and  minimum  in  reflectance  spectrum,  the\nrefractive index of Silicon and Silicon dioxide, and the\nangle  of  incidence  of  the  infrared  beam  upon  the  SOI\nwafer.\nReference:  F95  \u2013  Standard  Test  Method  for  Thickness\nof  Lightly  Doped  Silicon  Epitaxial  Layers  on  Heavily\nDoped  Silicon  Substrates  Using  an  Infrared  Dispersive\nSpectrophotometer\n8. 1.3  Definition  of  top  silicon  film  thickness  tolerance\n\u2014 Thickness tolerance is defined below.\n8. 1.3.1  After  top  silicon  film  thickness  is  measured  at\npredetermined  number  of  points  within  an  SOI  wafer,\nthe maximum and the minimum values are chosen, and\nthen the tolerance is defined as;"),(0,i.yg)("p",null,"SEMI M41-1101 \xa9 SEMI 2000, 200112\nTolerance = Maximum value \u2013 Minimum value\nNOTE 6: The   location   and   numbers   of   measuring   points\nshould be determined between users and suppliers.\n8. 1.3.2  In  case  of  multi-points  measurements    (ex.  a\nfew  hundreds)  within  an  SOI  wafer,  the  tolerance  is\ndefined as;\nTolerance = 3\u03c3 (3 times of the standard deviation)\n8. 1.3.3  Measurement   exclusion   area   such   as   wafer\nedge should be determined between users and suppliers.\nNOTE 7: Recommendable metrology\na) Reflective spectroscopy or FT-IR is recommended\n\u2022 for top silicon film of less than several \u03bcm (about 7 \u03bcm),\n\u2022 and  FT-IR  for  top  silicon  film  of  more  than  several  \u03bcm\n(about 7 \u03bcm)\nb)   Tolerance   is   defined   as   the   difference   between   the\nmaximum  and  the  minimum  value  after  measuring  several\n(ex. 9) points.\nc)  It  is  not  necessary  to  measure  the  BOX  thickness  of  SOI\nwafer  after  bonding.  It  is  OK  to  measure  it  before  wafer\nbonding.\nd)  In  case  of  the  above  1)  ~  3),  the  number  of  measurement\npoints and their location should be specified in case of several\npoints measuring, and the measurement exclusion area should\nbe specified in case of multi-points measuring.\n8. 2  Crystal Defect of Top Silicon Film\n8. 2.1  OSF  (Oxidation  induced  Stacking  Fault) \u2014 This\ntechnique is applicable to the top silicon film of thicker\nthan  1.5  \u03bcm.    OSF  density  is  measured  by  preferential\nchemical     etching     and     microscopic     observation.\nPreparation   of   samples   and   measurement   of   OSF\ndensity are as follows:\n8. 2.1.1  Sample Preparation \u2014 SOI wafers are oxidized\nat  1,100\xb0C,  1  h,  in  H\n2\n/  O  ambient  after  the  SC-1  and\nSC-2 cleaning.  Oxide is removed by ca. 25 % HF and\nthen  the  SOI  wafers  are  preferentially  etched  by  1  \u03bcm,\napplying    JIS    H    0609:1994(B),    and    then    rinsed\nthoroughly  in  distilled  water  and  blown  dry.    JIS  H\n0609  defines  the  chromium-free  preferential  solution,\nwhich is composed of HF, HNO\n3\n, CH\n3\nCOOH and H\n2\nO.\n8. 2.1.2  Measurement  of  OSF  Density \u2014 Samples  are\nexamined   by   an   optical   microscope.      The   sample\nsurface  is  observed  by  magnification  of  200  X,  and\nOSF  is  counted  on  SOI  wafer  within  the  scope  along\nthe  two  lines,  which  are  parallel  and  perpendicular  to\nthe  orientation  flat  (so  called  cross  scanning).    OSF\ndensity   is   calculated   from   the   count   number   and\nscanning area.\n8. 3  Buried Oxide Defect\n8. 3.1  Cu  Decoration  Method \u2014  In  case  of  Bonded\nSOI,  the  buried  oxide  is  usually  formed  by  thermal\noxidation.    Therefore,  the  defect  of  buried  oxide  is\ntaken  into  consideration  only  for  the  thin  oxide  cases.\nBuried  oxide  defect  such  as  pinholes  can  be  evaluated\nby  Cu  decoration  method.    This  method  has  been\napplied  to  the  buried  oxide  film  of  less  than  400  nm\nthickness.    Sample  preparation  and  Cu  decoration  are\nconducted by the following procedure.  The top silicon\nfilm  on  the  buried  oxide  is  removed  by  KOH  solution,\nand  then  cleaned  and  rinsed.    The  sample  is  set  on  a\ngold-plated  brass  (Cathode)  in  the  methanol  solution.\nOn  the  other  side,  a  copper  plate  (Anode)  is  placed  5\nmm above the sample surface.  Positive constant bias of\n1\u20133 MV/cm (ex. 40\u2013120 V for 400 nm oxide) is applied\nto the copper plate for 5 minutes.  Small leakage current\npasses    through    the    buried    oxide    defect,    and\nconsequently    copper    precipitates    on    the    defects.\nTypical allowable defect density is < 0.1/cm\n2\n.\n8. 4  Metal Contamination\n8. 4.1  The    surface    metal    contamination    can    be\nmeasured by TXRF, AAS and ICP-MS methods.\n8. 4.2  TXRF (Total X-Ray Fluorescence) \u2014 Total X-ray\nFluorescence  uses  a  low  angle  incident,  and  a  tightly\ncollimated X-ray beam excites the characteristic X-rays\nfrom impurity atoms near the sample surface.  Usually,\nthe angle of X-ray incident is less than 0.1 degree.  The\nelement  identification  and  the  amount  of  the  element\ncan be obtained by measuring energy and intensities of\nfluorescence X-ray.  The instrument provides a map of\nimpurity   element   distribution.      The   surface   metal\ncontamination  (typically  from  Na  to  Zn)  shall  be  less\nthan 10\n11\ncm\n-2\nin total.\nNOTE 8: This  TXRF  method  is  conveniently  used  to  detect\nthe metals on the SOI wafer surface.\n8. 4.3  AAS  (Atomic  Absorption  Spectrophotometry)  \u2014\nThe  elemental  characteristic  absorption  of  the  atom  is\nmeasured  by  introducing  sample  solution  as  aerosol\ninto the flame and then spectral absorption through the\nflame   from   the   light   source   is   detected   by   the\nspectroscope.    The  flameless  method,  superior  to  the\nflame method in the sensitivity, is now broadly used.\n8. 4.3.1  Sample     Preparation \u2014     Careful     sample\npreparation  is  necessary  for  the  precise  measurement.\nSOI  wafer  surface  is  exposed  to  HF  vapor,  and  the\nmetals  on  the  surface  are  collected  as  droplet.    To\nimprove   the   sensitivity,   the   volume   of   collective\nsolution should be as tiny as possible and the HF drops\nare rolled all over the surface in collective operation. In\ncase of precious metals, it is better to use other kinds of\ncollective solutions instead, since they are not dissolved\nor collected by HF solution itself."),(0,i.yg)("p",null,"SEMI M41-1101 \xa9 SEMI2000, 200113\nExamples:\nFor Cu; HF-H\n2\nO\n2\n(HF : H\n2\nO\n2\n: H\n2\nO = 1 : 17 : 82)\nFor Au and Pt; aqua regia (HNO\n3\n: HCl = 1 : 3)\n8. 4.4  ICP-MS   (Inductively   Coupled   Plasma   Mass\nSpectrometry) \u2014    ICP-MS    is    composed    of    ICP\n(Inductively Coupled Plasma) part as an ion source and\nMS (Mass Spectrometer) part, which measures the ions\ngenerated  at  ICP  part.    Usually,  sample  solution  is\nvaporized  in  the  nebulizer  and  then  finally  introduced\ninto   Argon   plasma   in   the   silica   tube   called   torch\nthrough the spray chamber.  The sample is decomposed,\nevaporated,  atomized  and  then  ionized  in  the  Argon\nplasma.  Except for few atoms that have relatively high\nionization  potential,  most  of  the  elements  (>  90%)  can\nbe ionized.  Ions are identified and measured in amount\nby the mass spectrometer.\n8. 4.4.1  Sample  Preparation \u2014  The  same  method  as\nAAS  method  is  applicable.    In  case  of  quantitative\nmeasurement  of  Fe,  since  its  mass  weight  is  close  to\nthat  of  ArO"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},",  it  is  necessary  to  pay  attention  to  the\ndegradation of detection sensitivity.")),(0,i.yg)("ol",{start:8},(0,i.yg)("li",{parentName:"ol"},"5  Particle Density (LPD : Light Point Defect )"),(0,i.yg)("li",{parentName:"ol"},"5.1  Light   Scattering   Tomography \u2014 The   particle\nlarger  than  0.2  \u03bcm  on  the  thick  SOI  wafers  is  counted\nby  Automated  particle  counter.    The  particles  in  the\norder  of  0.1  \u03bcm  can  be  detected  if  top  silicon  film  is\nsufficiently thick."),(0,i.yg)("li",{parentName:"ol"},"5.2  Principle  of  measurement \u2014 By  scanning  the\nlaser  beam  on  the  wafer  surface,  the  light  scattered  by\nthe  particles  on  the  wafer  is  detected.    The  scattered\nlight and the noise from the wafer surface is detected as\na direct current, on the other hand, the scattered light by\nthe particles can be detected as pulse components.  The\nparticle size can be calibrated with standard polystyrene\nlatex spheres.  Multi-layers of SOI wafers usually have\nscattering noise from the layer interface.  In case of less\nthan  1  \u03bcm  of  the  top  silicon  film  thickness,  it  is\nnecessary to reduce incident angle of the laser beam to\nincrease the reflective component from the surface.  For\nexample, S/N ratio is improved when using S-polarized\nlight  of  10  degree  incident,  85%  of  its  component  is\nreflected from silicon surface.\nNOTE 9: In case of SOI wafer (Thickness > 1 \u03bcm)\nParticle  counter  with  a  vertical  incident  laser,    which  is  the\nsame  one  used  for  the  bulk  wafer,  is  applied.    It  should  be\nnoted that bypass filter to erase the interference signals due to\nthickness   dispersion,   and   adjustment   of   photo-multiplier\nsensitivity  are  necessary.  By  this  technique,  it  is  capable  of\ndetecting particles (> 0.1\u03bcm) as much as on the bulk wafer.\nNOTE 10: In case of SOI wafer (Thickness < 0.5 \u03bcm)\nIt  is  recommended  to  use  S  -  polarized  light  or  normal  light\nwith  low  incident  angle  because  of  high  scattering  noise.\nHowever,  the  adjustment  of  photo-multiplier  sensitivity  is\nnecessary  to  reduce  the  noise  component.  The  sensitivity\ndepends  on  the  magnitude  of  the  noise  and  it  is  usually\npossible  to  detect  particles  of  around  more  than  0.5\u03bcm  (in\nbulk wafer, > 0.2 \u03bcm)."),(0,i.yg)("li",{parentName:"ol"},"5.3  Visual  Inspection \u2014 SOI  wafer  can  be  visually\ninspected   in   accordance   with   ASTM   F523.      The\nautomatic   inspection   equipment   is   also   used   when\navailable.    For  visual  inspection,  the  collimated  high\nintensity  bright  light  (ex.  500,000  lux)  is  used.    Under\nusing  this  light,  SOI  wafer  is  inspected  for  haze,  slip,\nscratches,  chips,  cracks,  pits,  dimples,  mound,  orange\npeel, LPD and contamination."),(0,i.yg)("li",{parentName:"ol"},"6  Surface Roughness"),(0,i.yg)("li",{parentName:"ol"},"6.1  AFM    (Atomic    Force    Microscope) \u2014    By\ncontacting  the  probe  equipped  with  the  cantilever  onto\nthe  wafer  surface  of  the  sample,  and  by  scanning  the\ncantilever  and  detecting  the  variation  by  i.e.,  optical\nmethod, the roughness information is obtained.\nNOTE 11: It  is  expected  to  set  the  observation  area  as  >  20\n\u03bcm \xd7 20 \u03bcm to increase reliability of the data.\nNOTE 12: Height calibration of concave and convex: Refer to\nUC  standard  (\u201cCalibration  method  of  1  \u03bcm  order  height  in\nAFM\u201d,  ","[Ultra  Clean  Technology,  Vol.  7,  No.  2,  pp.  43,\n1995]",")."),(0,i.yg)("li",{parentName:"ol"},"7  Inclusions"),(0,i.yg)("li",{parentName:"ol"},"7.1  In    bonded    SOI    wafer,    there    exists    the\ncontaminants   at   the   bonding   Si/SiO\n2\nor   SiO\n2\n/SiO\n2\ninterface    such    as    particles,    metals,    boron,    and\nhydrocarbon.  Here, inclusions means the contaminants.\nAlthough  there  has  been  no  report  on  the  influence  of\ncontaminants    to    the    device    characteristics,    the\nimprovement of the contamination level is required."),(0,i.yg)("li",{parentName:"ol"},"8  Void"),(0,i.yg)("li",{parentName:"ol"},"8.1  Scanning  Acoustic  Topography \u2014  The  void  can\nbe detected by means of the traveling time difference of\nthe acoustic waves.  The void mapping can be made by\nscanning an ultrasonic wave and detecting the reflecting\nwave from the both surfaces of the void.  Measuring in\nwater  improves  the  resolving  power  of  location  since\nthe ultrasonic wave can be tightened by acoustic lenses.\nNOTE 13: It  is  not  suitable  to  measure  SOI  wafer  that  is  not\nbonded firmly because measurement is conducted in water.\nNOTE 14: It  is  not  suitable  to  measure  top  silicon  film  (<  7\n\u03bcm) because it is impossible to separate reflective waves both\nfrom top silicon film surface and the bonding interface.\nNOTE 15: Detectable  void  gap  depends  on  acoustic  wave\nfrequency.  Detectable  void  diameter  depends  on  the  size  of\nthe acoustic source and the receiver.  For example, if using 75")),(0,i.yg)("p",null,"SEMI M41-1101 \xa9 SEMI 2000, 200114\nMHz frequency, 5 nm void gap and 50 \u03bcm void diameter can\nbe detected.\nNOTE 16: Void is defined as \u201cempty space\u201d that is due to the\nimperfect  bonding  at  Si/SiO\n2\nand  SiO\n2\n/  SiO\n2\ninterface.    This\nvoid  should  be  discriminated  from  the  splitting  at  bonding\nstrength test.\nNOTE 17: Void  can  be  only  evaluated  during  SOI  wafer\nprocessing, not at the shipping.\n8. 9  Bonding Strength\n8. 9.1  Tensile  Testing  Method \u2014  Bonding  strength  is\ndefined  and  evaluated  by  tensile  strength  (kgf/cm\n2\n)\nwhich is needed to split the bonding interface vertically.\nDetails  of  the  test  structure  and  the  test  method  should\nbe  determined  by  negotiation  between  wafer  users  and\nwafer suppliers.\nTable 6  Test Summary Table\nParameterReferenceMethod\nWafer Diameter F613-93Optical Comparator\nWafer Thickness F533-96, F1530-94Thick. Gage, Auto. Noncontact Scan.\nTotal Thickness Variation\nLTV\nF1530-94Automated Noncontact Scanning\nWarp F1390-92Automated Noncontact Scanning\nCrystal Orientation\nTop Silicon Film (SOI)\nBase Wafer\nF26-87a (1993)X-ray Diffraction\nSubstrate Type / Dopant F42-93Hot-Probe (Test Method A)\nSubstrate Resistivity F43-93, F84-93, F1527-944 Point Probe\nSubstrate RRG F81-954 Point Probe\nTop Si Film ThicknessSection 8.1Reflective Spectroscopy or FTIR\nCrystal Defect (OSF)Section 8.2, (JIS H 0609 :1994 B)Cr-free Etch / Optical Microscopy\nBuried Ox defectsSection 8.3, (SEMI M34)(a) Cu Decoration, (b) BOX Capacitor\nMetal Contamination\n(per unit area)\nSection 8.4, (F1526-95)TXRF, AAS/ICP-MS\nParticle Density ( LPD )Section 8.5 (F1620-96)Light Scattering Tomography\n( Automated Particle Counter )\nHaze F523-93 (see NOTE 1), F154-94Visual Inspection\nSlip F523-93 (see NOTE 1), F154-94Visual Inspection\nScratches F523-93 (see NOTE 1), F154-94Visual Inspection\nChips / Cracks F523-93 (see NOTE 1), F154-94Visual Inspection\nPits and Dimples F523-93 (see NOTE 1), F154-94Visual Inspection\nMounds F523-93 (see NOTE 1), F154-94Visual Inspection\nOrange peel F523-93 (see NOTE 1), F154-94Visual Inspection\nParticle Density ( LPD ) F523-93 (see NOTE 1), F154-94Visual Inspection\nContamination ( Both Side ) F523-93 (see NOTE 1), F154-94Visual Inspection\nSurface RoughnessSection 8.6AFM\nInclusionsSection 8.7SIMS\nVoidsSection 8.8Scanning Acoustic Tomography\nBonding StrengthSection 8.9Tensile Strength\nNOTE 1: Users and suppliers may agree on the non-SOI edge area for these specifications.  For example the area within 6 mm proximity of the\nwafer edge may be excluded."),(0,i.yg)("p",null,"SEMI M41-1101 \xa9 SEMI2000, 200115\nTable 7  Example: Soi Wafer Surface Visual Inspection Criteria\nCriterion ItemsAllowed Quantity ( Per 150 mm Wafer )Description\nHazeNONE\nSlip< 4\n2 mm width  and < 15 mm length\nScratchesNONE\nChips / Cracks< 3 for @ 0.5 mm circumferential x 0.3 mm lengthEdge : Base Wafer\nPits and DimplesNONE\nParticle Density ( LPD )< 30  for  @ > 0.2 \u03bcm <0.17 / cm\n2\nfor 150 mm Wafer\nContaminationNONE Both Surface and Backside\nNOTE 1: The surface visual inspection is conducted under the collimated bright light.\nNOTE 2: Non-SOI edge area (E.E. ) of 6 mm is applied to the criterion items except for edge chips/cracks.\nNOTE 3: The whole wafer (Top silicon film and Base wafer) is inspected except for edge chips/cracks.\nTable 8  Soi Electrical Parameters\nParametersReferenceValueMethod\nPhoto-conductivity LifetimeSection 9.1To be determined\u03bc-PCD\nBOX BreakdownSection 9.2To be determinedI-V\nBOX ChargeSection 9.3To be determinedC-V\nBOX Surface StatesSection 9.4To be determinedC-V\nDoping Density\nTop silicon film, Base wafer\nSection 9.5To be determinedSIMS or 4 pt. probe\n9  Electrical Parameters\n9. 1  Photo-conductivity Lifetime\n9. 1.1  Test Method:\n\u03bc-PCD method\n9. 1.1.1  Excess carriers that are created in the wafer by a light pulse increases the conductivity of the sample.  When\nthe light is turned off, the conductivity is decreased by the carrier recombination.  This phenom-enon is monitored\nby  means  of  microwave  reflectance.    The  microwave  detects  an  exponential  decay  in  conduc-tivity,  from  which  a\ndecay constant is determined.\n9. 1.2  The effective recombination lifetime \u03c4\neff\nis given by the following expression:\n1/\u03c4\neff\n= 1/\u03c4\nB"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"1/(\u03c4\nS"),(0,i.yg)("li",{parentName:"ul"},"\u03c4\nD\n)\n\u03c4\nS\n= d/(S\nSi/Box"),(0,i.yg)("li",{parentName:"ul"},"S\nSi\n), \u03c4\nD\n= d/\u03c0\n2\nD\nWhere \u03c4\nB\nis  bulk  recombination  lifetime,  \u03c4\nS\nis  surface  recombination  lifetime,  \u03c4\nD\nis  diffusion  lifetime,  S\nSi/Box\nis\nrecombination  velocity  at  the  Box  interface,  S\nSi\nis  recombination  velocity  at  the  silicon  surface,  D  is  diffusion\ncoefficient and d is top silicon film thickness.")),(0,i.yg)("ol",{start:9},(0,i.yg)("li",{parentName:"ol"},"1.3  The wavelength of the light has to be selected, depending on the top silicon film thickness (see Table 9)."),(0,i.yg)("li",{parentName:"ol"},"2  Box Breakdown Voltage"),(0,i.yg)("li",{parentName:"ol"},"2.1  Test Structure \u2013\u2013 Box capacitor having an area (Ex. 1 cm\n2\n)."),(0,i.yg)("li",{parentName:"ol"},"2.2  Test Method: Staircase I-V Measurement \u2013\u2013 Voltage is stepwise increased in one-volt increments from zero to\nthe (+/-) specified voltage.  Details of the test structure and the test method are determined by negotiation between\nwafer users and wafer suppliers."),(0,i.yg)("li",{parentName:"ol"},"3  Box Charge"),(0,i.yg)("li",{parentName:"ol"},"3.1  Test Structure \u2014 Box capacitor having an area (Ex. 1 cm\n2\n).")),(0,i.yg)("p",null,"SEMI M41-1101 \xa9 SEMI 2000, 200116\n9. 3.2  Test  method  \u2014  MOS  high-frequency  C-V  measurement  of  a  Box  capacitor  normally  yields  a  flat  band\nvoltage.    Details  of  the  test  structure  and  the  test  method  are  determined  by  negotiation  between  wafer  users  and\nwafer suppliers.\n9. 4  Buried Oxide Fast Interfaces State Density\n9. 4.1  Test Structure \u2014 Box capacitor having an area. (Ex. 1 cm\n2\n)\n9. 4.2  Test Method \u2014 High-Low Frequency MOS C-V.\n9. 4.3  If  care  is  taken  in  their  fabrication  to  minimize  oxide  surface  damage  and  contamination  during  silicon\netching, good quality quasi-static MOS C-V curves can be measured.  From comparison of high and low frequency\nC-V curves, midgap interface state density can be determined.  Details of the test structure and the test method are\ndetermined by negotiation between wafer users and wafer suppliers.\n9. 5  Doping Density\n9. 5.1  Test Method \u2014 SIMS\n9. 5.1.1  Be careful of electrical charging up of test pieces due to the existence of BOX, the difference of detecting\nsensitivity  between  silicon  and  silicon  dioxide,  and  the  existence  of  disturbance  ions  such  as  Si\n30\nH\n1\nin  case  of  P\n31\nmeasurement.\nTable 9  Relationship Between Wavelength of the Light and Penetration Depth\nWavelength ","[nm]","450532635670780820850\nDepth ","[\u03bcm]","~ 0.8~ 1.4~ 3.0~ 4.0~ 10.0~ 14.0~ 18.0\n9. 5.2  Test Method \u2014 Four point probe\n9. 5.2.1  By contacting the equally spaced four point probes with a wafer and by supplying current between the outer\ntwo probes, the voltage difference between the inner two probes is measured.  The silicon resistivity \u03c1 is determined\nby the following equation (JIS H0602):\n\u03c1= \u03c0V/ln2\u2022I\u2022d","[\u2126cm]","   if  probe interval  >> top silicon film thickness: d\n9. 5.3  The specific test method should be determined between wafer users and wafer suppliers.\n10  Packing and Marking\n10. 1  Special packing requirements shall be subject to agreement between the users and the suppliers.  Otherwise all\nwafers shall be handled, inspected, and packed in such a manner as to avoid chipping, scratches and contamination,\nand in accordance with the best industry practices to provide sample protection against damage during shipment.\n10. 2  The  wafer  supplied  under  these  specifications  shall  be  identified  by  appropriately  labeling  on  the  outside  of\neach box or other container and each subdivision thereof in which it may be reasonably expected that the wafers will\nbe stored prior to further processing.  Identification marks, codes, symbols and content shall be agreed upon between\nusers and suppliers.\nNOTICE: SEMI makes no warranties or representations as to the suitability of the standard set forth herein for any\nparticular  application.    The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature respecting any materials mentioned herein.  These standards are subject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.    By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard.  Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI M42-1000 \xa9 SEMI 20001\nSEMI M42-1000\nSPECIFICATION FOR COMPOUND SEMICONDUCTOR EPITAXIAL\nWAFERS\nThis  specification  was  technically  approved  by  the  Global  Compound  Semiconductor  Committee  and  is  the\ndirect responsibility of the North American Compound Semiconductor Committee. Current edition approved\nby  the  North  American  Regional  Standards  Committee  on  August  28,  2000.    Initially  available  at\n",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," September 2000; to be published October 2000.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1   Compound  semiconductor  epi taxial  layers  have\nbeen  extensively  used  for  many  years  as  the  basis  of\nhigh   speed   electronics   and   optoelectronic   devices.\nThere  are  suppliers  of  epitaxial  layers  who  will  grow\nmaterial  to  the  customer\u2019s  specification.    There  is  a\nneed to define standardized descriptive terms, tolerance\nschedules  and  recommended  test  methods  to  reduce\nambiguity  in  the  interpretation  of  specifications  for\nsuch   wafers.   Special   emphasis   is   placed   on   the\ndefinitions  pertaining  to  uniformity.    This  proposed\ndocument   addresses   only   the   basic   requirements.\nFurther  clarification  may  be  required  between  supplier\nand purchaser for the particular layers required.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1   These  specifications  cover  the   requirements  for\nepitaxial layers of the generic composition A\na\nB\nb\nC\nc\n...N\nn\ngrown on monocrystalline wafers of GaAs or InP (other\nsubstrates    may    be    considered    where    appropriate\ndocuments  exist  to  describe  the  specification  of  the\nsubstrate).  This document may only cover a portion of\nthe  properties  considered  to  be  part  of  the  purchase\nspecification."),(0,i.yg)("li",{parentName:"ol"},"2   This  specification  does  not  pur port  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility   of   the   users   of   this   specification   to\nestablish  appropriate  safety  and  health  practices  and\ndetermine  the  applicability  of  regulatory  limitations\nprior to use.\n3  Referenced Standards"),(0,i.yg)("li",{parentName:"ol"},"1  SEMI Standard\nSEMI      M1      \u2014      Specifications      for      Polished\nMonocrystalline Silicon Wafers"),(0,i.yg)("li",{parentName:"ol"},"2  ASTM Test Methods\n1\nASTM  F76 \uf8e7  Standard  Test  Methods  for  Measuring\nResistivity  and  Hall  Coefficient  and  Determining  Hall\nMobility in Single-Crystal Semiconductors.")),(0,i.yg)("p",null,"1 American Society for Testing and Materials, 100 Barr Harbor\nDrive, West Conshohocken, PA 19428-2959\nASTM  F673 \uf8e7  Standard  Test  Methods  for  Measuring\nResistivity of Semiconductor Slices or Sheet Resistance\nof   Semiconductor   Films   with   a   Noncontact   Eddy\nCurrent Gage.\n3. 3  DIN Standard\n2\nDIN   50447   \u2014   Contactless   Determination   of   the\nElectrical  Sheet  Resistance  of  Semiconductor  Layers\nwith the Eddy Current Method\n4  Terminology\n4. 1  epitaxy \u2014 the growth of a sing le crystal layer on a\nsubstrate  of  the  same  material,  homoepitaxy;  or  on  a\nsubstrate  of  different  material  with  compatible  crystal\nstructure, heteroepitaxy\n4. 2  fixed  quality  area  (FQA)  \u2014  (r efer  to  Figure  1  of\nSEMI M1) the central area of the wafer surface, defined\nby   a   nominal   edge   exclusion,   X,   over   which   the\nspecified values of a parameter apply.\n4. 3  mismatch  \u2014  the  ratio,  m\nc\n,  defi ned  by  the  lattice\nconstant  of  the  epitaxial  layer  perpendicular  to  the\nsurface, c, minus that of the substrate, a\no\ndivided by the\nsubstrate lattice constant.\nm\nc\n= (c \u2013 a\no\n)/a\no\n4. 4  mole  fraction  \u2014  the  normalize d  fraction  of  a\nparticular  element  occupying  the  same  lattice  site  in  a\ncompound.  E.g. in the compound A\na\nB\nb\nC\nc\nD\nd\n, a, b, c and\nd are the mole fractions of the elements A, B, C and D\nrespectively.    If,  in  this  example,  A  and  B  share  the\nsame  lattice  site,  and  C  and  D  share  the  other  lattice\nsite, then by definition the sum of a and b, and the sum\nof c and d each must be 1.\n4. 5  graded  layer  \u2014  a  layer  whose   properties  vary\nsmoothly  in  the  direction  perpendicular  to  the  surface.\nThe  properties  of  a  graded  layer  are  specified  in  terms\nof  the  parameters  at  the  top  (last  to  grow  surface)  and\nbottom  (first  to  grow  surface)  of  the  layer  and  unless\notherwise   specified,   are   expected   to   vary   linearly\nbetween these two end values."),(0,i.yg)("p",null,"2 Deutsches Institut f\xfcr Normung e.V., available from Beuth Verlag\nGmbH, Burggrafenstrasse 4-10, D-10787 Berlin, Germany"),(0,i.yg)("p",null,"SEMI M42-1000 \xa9 SEMI 20002\n5  Wafer Ordering Informatio n\n5. 1   Purchase  orders  for  epitaxial  la yers  must  include\nthe following items:\n5. 1.1  The substrate (as described by  the relevant SEMI\nStandard).\n5. 1.2  The epitaxy growth method.\n5. 1.3   The  nominal  edge  exclusion  u sed  to  define  the\nFQA.\n5. 1.4   The  composition  of  each  layer   in  terms  of  mole\nfraction(s)  and  a  description  of  the  test  method  used  to\nmeasure it and/or calibrate the growth conditions of that\nlayer.  Note that in the case of a ternary compound, the\npurchaser   may   require   that   the   specification   for\nmismatch or bandgap energy take precedence over that\nfor  nominal  composition.    Similarly  in  the  case  of  a\nquaternary  compound,  a  specification  of  mismatch  and\nbandgap  energy  may  be  preferred.    This  is  because  the\nmismatch  and  bandgap  energy,  which  depend  on  the\ncomposition,   are   often   easier   to   measure   than   the\ncomposition directly.\n5. 1.5  The thickness of each layer an d a description of\nthe  test  method  used  to  measure  it  and/or  calibrate  the\ngrowth conditions of that layer.\n5. 1.6  The dopant used for each layer .\n5. 1.7   The  carrier  concentration  of  ea ch  layer  and  a\ndescription of the test method used to measure it and/or\ncalibrate  the  growth  conditions  of  that  layer.    In  the\ncase  of  layers  with  significant  interface  or  surface\ndepletion,  the  carrier  concentration  refers  to  the  value\nthat  would  be  observed  in  thicker  layers,  once  the\nappropriate   correction   is   applied   for   interface   and\nsurface depletion effects.\n5. 1.8   Optional  Criteria  \u2014  The  follo wing  items  may\nalso be specified in addition to those listed above.\n5. 1.8.1  The mobility of each layer.\n5. 1.8.2  The sheet resistance of the epi taxial layers.\n5. 1.8.3  The mismatch for each layer.   The test method\nmust be described.\n5. 1.8.4   The  bandgap  energy  for  each  l ayer.    The  test\nmethod must be described.\n5. 1.8.5  The sheet carrier concentration  and mobility of\nthe whole structure.  This is relevant to those structures\nwhere  the  carriers  are  expected  to  redistribute  to  an\nadjacent material or interface.\n5. 1.8.6  The surface defect density.\n5. 1.8.7   The  end  values  and  thickness  o f  each  graded\nlayer.\n5. 1.8.8   The  surface  roughness.  The  tes t  method  must\nbe described.\n5. 1.8.9   The  growth  and  test  methods  o f  a  calibration\nstructure along with a schedule for the growth of such a\nstructure.\n6  Tolerance Requirements\n6. 1    The   tolerance   requirements   for    the   specified\nparameter,   unless   otherwise   agreed   to   between   the\nsupplier  and  purchaser,  are  as  in  Table  1.  Tolerance  is\ndefined  as  the  allowed  range  of  values  permissible\nwithin  the  FQA  and  includes  variations  due  to  non-\nuniformity  and  deviation  from  the  customer\u2019s  target\nvalue.   The   measurement   point   schedule   (map   of\nmeasurement  points)  should  be  agreed  upon  between\nthe  supplier  and  purchaser.  Three  classifications  are\ngiven for products of varying control needs.\nTable 1  Parameter and Tolerance Requirements\nParameterTolerance ATolerance BTolerance C\ncomposition\n","[mole fraction (s)]","\xb1 0.05\xb1 0.01\xb1 0.005\nthickness\n","[percent of nominal]","\xb1 20%\xb1 10%\xb1 5%\ncarrier concentration\n","[percent of nominal]","\xb1 20%\xb1 10%\xb1 5%\nsheet resistance\n","[percent of nominal]","\xb1 20%\xb1 10%\xb1 5%"),(0,i.yg)("p",null,"SEMI M42-1000 \xa9 SEMI 20003\nTable 2  Parameter and Recommended Measurement Technique\nParameterTechniqueTest Method\ncompositioninfer from bandgap energy measured by\nphotoluminescence, or photo reflectance\nand/or from mismatch measured by high resolution X-ray\ndiffractometry\nunder development\nnone as yet\nthicknesscleaved cross sections measured by optical or scanning\nelectron microscopy\nand/or profilometry of selectively etched layers\nneeds revision\nnone as yet\ncarrier concentrationHall effect\nor C-V profiling (electrochemical or mercury probe)\nASTM F 76- needs revision\nnone as yet\nsheet resistanceVan der Pauw technique\nand/or eddy current\nASTM F 76\nASTM F 673 or DIN 50447\nmobilityHall effectASTM F 76\n7  Test Methods\n7. 1  Measurements shall be carried  out according to the\nmethods  outlined  in  Table  2.  Where  no  methods  are\nspecified,  or  where  choices  are  given,  the  supplier  and\npurchaser  shall  agree  in  advance  on  the  means  for\nmaking the measurement.\n7. 2     Given    the    state    of    developmen t    for    the\nrecommended  test  methods  and  the  lack  of  standard\nreference  materials,  it  is  advisable  that  the  vendor  and\npurchaser  exchange  samples  to  cross  calibrate  their\nmeasurement instruments and procedures.\n8  Marking\n8. 1   In  addition  to  the  requirements   set  out  in  the\nspecification   for   the   substrates,   a   unique   number\ntraceable  to  the  growth  run  shall  be  identified  on  the\nsupplier\u2019s certificate.\n9  Certification\n9. 1   Upon  request  of  the  purchaser   in  the  contract  or\norder,  a  manufacturer\u2019s  or  supplier\u2019s  certification  that\nthe material was manufactured and tested in accordance\nwith this specification, together with a report of the test\nresults, shall be furnished at the time of shipment.\n9. 2   The  user  and  supplier  may  agr ee  that  the  material\nshall   be   certified   as   \u201ccapable   of   meeting\u201d   certain\nrequirements.  In  this  context,  \u201ccapable  of  meeting\u201d\nshall signify that the supplier is not required to perform\nthe  appropriate  tests  in  Section  7;  however,  if  the  user\nperforms  the  test  and  the  material  fails  to  meet  the\nrequirement, the material may be subject to rejection.\nNOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standard  set\nforth   herein   for   any   particular   application.      The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.    Users  are  cautioned  to\nrefer   to   manufacturer\u2019s   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature\nrespecting   any   materials   mentioned   herein.      These\nstandards are subject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.    By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem mentioned in this standard.  Users of this standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI M43-0301 \xa9 SEMI 20011\nSEMI M43-0301\nGUIDE FOR REPORTING WAFER NANOTOPOGRAPHY\nThis guide was technically approved by the Global Silicon Wafer Committee and is the direct responsibility\nof the North American Silicon Wafer Committee. Current edition approved by the North American Regional\nStandards  Committee  on  November  22,  2000.    Initially  available  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"  December  2000;  to  be\npublished March 2001.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1   This  guide  provides  a  framewo rk  for  reporting  of\nnanotopography surface features on silicon wafers.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1  This guide addresses reporting  the characterization\nof  nanotopography  surface  features  found  on  wafer\nsurfaces.    Nanotopography  is  the  non-planar  deviation\nof   the   whole   front   wafer   surface   within   a   spatial\nwavelength  range  of  approximately  0.2  to  20  mm  and\nwithin the fixed quality area (FQA).  Typical examples\ninclude dips, bumps or waves on the wafer surface that\nvary in peak to valley height from a few nanometers to\na several hundred nanometers."),(0,i.yg)("li",{parentName:"ol"},"2   This  guide  provides  a  framewo rk  for  communi-\ncating  specific  values  limiting  feature  levels  and/or\ndensities as agreed upon between suppliers and users."),(0,i.yg)("li",{parentName:"ol"},"2.1   Discussion  \u2014  Nanotopograph y  measurements\nhave  not  been  needed  for  0.25  \u03bcm  generation  devices,\nbut are expected to be required for smaller feature sizes\nto meet CMP requirements. Nanotopography on a wafer\nsurface prior to CMP processes can result in variations\nin post-CMP dielectric thickness with potential negative\nconsequences    for    circuit    performance    and    yield;\nfeatures as small as 20 nm (peak to valley) can result in\npost CMP discoloration of dielectrics as a result of local\nthickness  variation  of  the  remaining  dielectric\n1\n1\n.  Height\nvariations over specified distances (determined by CMP\nissues  and/or  lithography  systems)  need  to  be  properly\ncontrolled  to  assure  that  wafers  are  acceptable  for\nselected process steps.  In the case of CMP, the issue is\ncontrol   of   film   thickness   variation   introduced   by\nnanotopography.  The  metrology  industry  is  building\ntools  that  will  measure  and  map  surface  features  at\nnanotopography  amplitudes  and  spatial  wavelengths.\nNanotopography   features   are   characterized   by   their\nheight  variation  within  an  area,  and  are  discriminated\nfrom  other  features  of  similar  height  by  their  spatial\nwavelength range."),(0,i.yg)("li",{parentName:"ol"},"3   This  standard  does  not  purport   to  address  safety\nissues,   if   any,   associated   with   its   use.      It   is   the\nresponsibility  of  the  users  of  this  standard  to  establish")),(0,i.yg)("p",null,"1 K. V. Ravi, \u201cWafer Flatness Requirements for Future\nTechnologies,\u201d Future Fab International, July 1999.\nappropriate  safety  health  practices  and  determine  the\napplicability or regulatory limitations prior to use.\n3  Limitations\n3. 1  The reported surface features w ill be influenced by\nlimitations  and  parameters  of  the  measurement  tool.\nThese include:\n3. 1.1   The  finite  surface  spatial  band width  of  the  tool\nand the applied filtering will prevent surface variations\noutside    the    bandwidth    of    operation    from    being\nmeasured.      Also,   the   finite   bandwidth   of   filtering\nproduces non-physical artifacts that may be apparent in\nregions where the power in the rejected bands is high.\n3. 1.2   Bandwidth  edges  are  not  alwa ys  well  defined.\nMeasurement results do not always agree well between\nsystems,  because  different  tool  designs  employ  differ-\nent  geometries  and  operate  them  over  different  spatial\nbandwidths.\n3. 1.3   All  surface  profiling  measurem ent  systems  have\na  minimum  height  variation  sensitivity  that  will  distort\nsignals near the noise floor.\n3. 1.4   The  reported  shape  of  some  fe atures  may  also\ndepend  on  the  pixel  grid  orientation  employed  by  the\ninstrument.\n3. 1.5   The  pixel  size  and  sampled  are a  will  affect  the\nbandwidth limits.\n3. 2    Reported   profiles   also   vary   wi th   interactions\nbetween wafer and tool.  These limitations include:\n3. 2.1   Measurements  made  near  the  w afer  edge  may\nresult  in  false  readings.  Under  certain  conditions,  this\nmay  cause  incorrect  height  measurement  within  the\nFQA.\n3. 2.2   Closely  spaced  features  may  b e  counted  as  a\nsingle feature, or as no feature, if the pixel size is larger\nthan  the  feature,  or  is  larger  than  the  spacing  between\nfeatures.      Reported   features   may   result   from   the\ncombination  of  the  actual  surface  features,  the  manner\nin which the wafer is chucked, or be caused by particles\ntrapped between the wafer back surface and the chuck.\n3. 2.3     High-pass    (spatial    frequency)     filtering    is\ntypically  used  with  these  measurements  to  remove  the\n(long-spatial  wavelength)  effects  of  wafer  shape  (such"),(0,i.yg)("p",null,"SEMI M43-0301 \xa9 SEMI 20012\nas  bow,  warp  and  sori).    This  filtering  may  affect  the\nreported results.\n3. 3  Nanotopography characterizat ion does not include\nmicroroughness,   which   applies   to   a   shorter   spatial\nwavelength range.\n3. 4   The  location  of  defective  areas   as  calculated  in\nsection  6  may  not  coincide  with  the  location  of  the\nsurface  features  that  lead  to  those  values.    This  may\ncause   lack   of   spatial   correlation   between   reported\ndefective areas and device process defect areas.\n3. 5   The  height  map  used  to  create  n anotopography\nreports    may    be    affected    by    wafer    shape    and\nmeasurement chuck effects.\n4  Referenced Standards\n4. 1  SEMI Standards\nSEMI    M1    \uf8e7    Specification    for    Monocrystalline\nPolished Silicon Wafers\nNOTE 1: As listed or revised, all documents cited shall be the\nlatest publications of adopted standards.\n5  Terminology\n5. 1   fixed  quality  area  (FQA)  ","[SEM I  M1]","  \u2014  the\ncentral  area  of  a  wafer  surface,  defined  by  a  nominal\nedge exclusion, X over which the specified values of a\nparameter apply.\nDiscussion:  The  boundary  of  the  FQA  is  at  all  points\nthe  distance  X  away  from  the  periphery  of  a  wafer  of\nnominal  dimensions.  (See  Figure  1).  The  size  of  the\nFQA  is  independent  of  the  wafer  diameter  and  flat\nlength tolerances. For the purpose of defining the FQA,\nthe  wafer  periphery  at  locations  with  notch  fiducials  is\nassumed  to  follow  the  circumference  of  a  circle  with\ndiameter equal to the nominal wafer diameter.\n5. 2   nanotopography,  of  a  wafer  su rface  \u2014  the  non-\nplanar    deviation    of    a    surface    within    a    spatial\nwavelength range of approximately 0.2 to 20 mm.\n5. 3     nanotopology,    of    a    wafer    surfa ce    \u2014    see\nnanotopography.\n5. 4   roughness  ","[SEMI  M1]","  \u2014  the  m ore  narrowly\nspaced components of surface texture.\nDiscussion:  These  components  are  considered  within\ndefined limits of spatial wavelength (or frequency).\n5. 5  spatial   wavelength   \u2014   the   spac ing   between\nadjacent peaks of a purely sinusoidal profile.\n6  Measurements\n6. 1   The  height  map  is  obtained  fro m  a  front-surface\nmeasurement.    An  explicit  reference  plane  is  not  used\nfor calculating and assigning values.\nNOTE 2: Other  methods  of  analyzing  nanotopography  may\nrequire the use of an explicit reference plane.\n6. 2     The    high-pass    filter    removes    lo ng    spatial\nwavelength     wafer     tilt     and     topography     effects,\neffectively creating a global reference surface.\n6. 3   Calculation  \u2014  The  calculation   determines  the\npeak  to  valley  height  (P-V)  variation  among  the  pixels\nincluded in the analysis area, and assigns that variation\nin  nanometers  to  the  center  of  the  analysis  area.  The\ncalculation  is  performed  for  every  analysis  area  within\nthe  FQA  of  the  wafer.    These  calculations  may  be\nrepeated for analysis areas of different dimension D.\nNOTE 3: This  calculation  describes  the  \u201cfull-analysis  area\u201d\nmethod.  There  is  another  calculation,  the  \u201cpartial  analysis\narea\u201d  method,  where  the  calculation  is  performed  for  every\nanalysis  area  whose  center  pixel  is  within  the  FQA  of  the\nwafer.  The  partial  analysis  area  method,  not  defined  in  this\ndocument,  is  being  addressed  by  SEMI  for  inclusion  in  a\nstandard.\n6. 4   The  following  measurement  el ements  should  be\nreported:\n6. 4.1  Filtering\na) Spatial cutoff of high pass filter\nb) Type of Filter\nc) Pixel spacing\nFiltering  is  used  to  remove  long  wavelength  shape\ncomponents from the raw height data.\n6. 4.2  Analysis Area \u2014 Specify this  analysis area\u2019s:\na) Shape, e.g., square, circle, and\nb) Dimension D of the analysis area\nAn  analysis  area  contains  a  pixel  at  its  center    (Figure\n1).  The  pixels  within  the  surrounding  analysis  area  of\ndimension D,  and  within  the  FQA,  are  used  to  deter-\nmine the value assigned to the center pixel location.\n6. 4.3   Data  Report  \u2014  Report  one  or   more  of  the\nfollowing:\n6. 4.3.1  Statistical  Representation  by  T hreshold  Curve\n\u2014   Plot,   for   each   D,   %   area   vs.   threshold   T,   in\nnanometers, where % area is the ratio of\na) the number of analysis areas whose assigned value\n(calculated  per  Section  6.3)  exceeds  the  threshold\nT, to\nb) the number of pixels within the FQA.\nThe ratio is expressed as a percentage."),(0,i.yg)("p",null,"SEMI M43-0301 \xa9 SEMI 20013\n6. 4.3.2 Tabular Representation by % A rea Sorted \u2014 Specify a threshold T for each D and report the % area.\n6. 4.3.3  Tabular Representation by Thr eshold \u2014 Specify a % area for each D and report the Threshold, T.\n6. 4.3.4  Spatial Representation by Heig ht Map \u2014 Generate a whole wafer height map of the surface.\n6. 4.3.5  Spatial Representation by Defe ct Map \u2014 Generate a whole wafer height map of the surface. Analysis areas\nwhose assigned values (calculated per Section 6.3) exceed the threshold in Section 6.4.3.2 are flagged for each D.\n6. 4.3.6  Spatial  Representation  by  PV   Analysis  Map  \u2014  Generate  a  whole  wafer  map  of  the  values  assigned  in\nSection 6.3.\nPixel grid center lines\nCenter pixel, included\nIncluded pixels\nIncluded pixels, square\nD\nPixel grid center lines\nCenter pixel, included\nIncluded pixels\nIncluded pixels, square\nD\nFigure 1\nThe Analysis Area Of Dimension D, Center And Included Pixels Are Indicated\nNOTICE: SEMI makes no warranties or representations as to the suitability of the standard set forth herein for any\nparticular  application.    The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature  respecting  any  materials  or  equipment  mentioned  herein.    These  standards  are  subject  to  change  without\nnotice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.    By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard.  Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility."),(0,i.yg)("p",null,"SEMI M43-0301 \xa9 SEMI 20014\nRELATED INFORMATION 1\nNOTE:  This  related  information  is  not  an  official  part  of  SEMI  M43  and  is  not  intended  to  modify  or  supercede  the  proposed\nstandard.   It is provided for information purposes.  The proposed standard should be referred to in all cases.\nR1-1    SEMI  M43  describes  reporting  wafer  nanotopography.  The  figure  below  illustrates  the  flow  of  data  from\nmeasurement through reporting referenced to the document sections.\nHeight Map\n(6.1)\nFiltered\nHeight Map\n(6.2)\nPV Analysis\nMap (6.3)\nThreshold Curve (6.4.3.1)\n% Area Sorted (6.4.3.2)\nThreshold @ % Area (6.4.3.3)\nHeight Map (6.4.3.4)\nDefect Map (6.4.3.5)\nPV Analysis Map (6.4.3.6)"),(0,i.yg)("h1",{id:"1"},"1"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"Acquire Data")),(0,i.yg)("h1",{id:"2"},"2"),(0,i.yg)("ol",{start:2},(0,i.yg)("li",{parentName:"ol"},"High Pass Filter")),(0,i.yg)("h1",{id:"3"},"3"),(0,i.yg)("ol",{start:3},(0,i.yg)("li",{parentName:"ol"},"Perform Calculation\n(for each dimension D)")),(0,i.yg)("h1",{id:"4"},"4"),(0,i.yg)("ol",{start:4},(0,i.yg)("li",{parentName:"ol"},"Report Results\nFigure R1-1\nNanotopography Reporting Flow\nNOTICE: SEMI makes no warranties or representations as to the suitability of the standard set forth herein for any\nparticular  application.    The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature  respecting  any  materials  or  equipment  mentioned  herein.    These  standards  are  subject  to  change  without\nnotice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.    By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard.  Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI.")),(0,i.yg)("p",null,"SEMI M44-0305 \xa9 SEMI 2001, 2005 1\nSEMI M44-0305\nGUIDE TO CONVERSION FACTORS FOR INTERSTITIAL OXYGEN IN\nSILICON"),(0,i.yg)("p",null,"This guide was technically approved by the Global Silicon Wafer Committee and is the direct responsibility\nof  the  Japanese  Silicon  Wafer  Committee.    Current  edition  approved  for  publication  by  the  Japan  Regional\nStandards  Committee  on  January  11,  2005.    Initially  available  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"\nJanuary  2005;  to  be\npublished March 2005.  Originally published March 2001; previously published July 2002.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1  Over the years numerous calibration factors used to calculate the interstitial oxygen content of silicon from the\npeak room-temperature infrared absorption at 1107 cm\n\u22121\nhave been standardized by several standards development\norganizations in various parts of the world.  All such standards have since been revised to use the IOC-88 calibration\nfactor\n1,2\nthat more correctly relates the true oxygen content of silicon to the absorption peak.  Nevertheless, many of\nthe old calibration factors remain in common use throughout the industry."),(0,i.yg)("li",{parentName:"ol"},"2  This  guide  is  a  compilation  of  the  conversion  and  calibration  factors  used  in  standards  established  by  various\norganizations since 1970 for the measurement of interstitial oxygen in silicon.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1  This guide allows the user of the guide to convert quantitative values obtained from one standard to another."),(0,i.yg)("li",{parentName:"ol"},"2  Two tables are included in the guide."),(0,i.yg)("li",{parentName:"ol"},"2.1  Table 1 gives the calibration factors to relate peak absorption coefficient (cm\n\u20131\n) to interstitial oxygen content\nin  both  parts  per  million  atomic  (ppma)  and  atoms/cm\n3\nfor  various  standards,  all  of  which  have  been  replaced  by\nnewer revisions."),(0,i.yg)("li",{parentName:"ol"},"2.1.1  These calibration factors are at times referred to by common names as indicated in column 1 of the tables\nand at other times by the designation of the (obsolete) standard in which they were standardized (as indicated in the\nfootnotes to Table 1).  Despite the fact that there is a test method associated with each calibration factor, the detailed\nprocedures  in  these  test  methods  are  usually  ignored  in  common  practice  and  measurements  are  most  frequently\nmade with automated (black-box) instruments that have internal algorithms.  Thus, reference to a particular standard\nmost often indicates only the value of the calibration factor to be used."),(0,i.yg)("li",{parentName:"ol"},"2.2  Table 2 gives the conversion factors to convert oxygen concentration of one standard to oxygen concentration\nof another standard.\nNOTICE:  This  standard  does  not  purport  to  address  safety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  user  of  this  standard  to  establish  appropriate  safety  and  health  guides  and  determine  the\napplicability of regulatory or other limitations prior to use.\n3  Referenced Standards"),(0,i.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI M59 \u2014 Terminology for Silicon Technology\nSEMI MF1188 \u2014 Test Method for Interstitial Atomic Oxygen Content of Silicon by Infrared Absorption with Short\nBaseline")),(0,i.yg)("p",null,"1  Baghdadi, A., Bullis, W. M., Croarkin, M. C., Li Yue-zhen, Scace, R. I., Series, R. W., Stallhofer, P., and Watanabe, M., \u201cInterlaboratory\nDetermination of the Calibration Factor for the Measurement of the Interstitial  Oxygen Content of Silicon by Infrared Absorption,\u201d J.\nElectrochem. Soc. 136, 2015\u20132034 (1989).\n2  Baghdadi, A., Scace, R. I., and Walters, E. J., \u201cSemiconductor Measurement Technology: Database for and Statistical Analysis of the\nInterlaboratory Determination of the Calibration Factor for the Measurement of the Interstitial Oxygen Content of Silicon by Infrared\nAbsorption,\u201d NIST Special Publication 400-82, July 1989."),(0,i.yg)("p",null,"SEMI M44-0305 \xa9 SEMI 2001, 2005 2\n3. 2  ASTM Standards\nF  121-70  through  F  121-79  \u2014  Test  Method  for  Interstitial  Atomic  Oxygen  Content  of  Silicon  by  Infrared\nAbsorption\n3"),(0,i.yg)("p",null,"F  121-80  through  F  121-83  \u2014  Test  Method  for  Interstitial  Atomic  Oxygen  Content  of  Silicon  by  Infrared\nAbsorption\n4"),(0,i.yg)("ol",{start:3},(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"3  JEITA (formerly JEIDA) Standard\nEM-3504 (61) \u2014 Standard Test Method for Interstitial Atomic Oxygen Content of Silicon by Infrared Absorption\n5,6")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"4  DIN Standards\nDIN 50438 Part 1 ","[1978]"," \u2014 Determination of Impurity Content in Silicon by Infrared Absorption: Oxygen\n7"))),(0,i.yg)("p",null,"DIN  50438  Part  1  ","[1994,  1995]","  \u2014  Determination  of  Impurity  Content  in  Silicon  by  Infrared  Absorption;  Part  1\nOxygen\n8"),(0,i.yg)("ol",{start:3},(0,i.yg)("li",{parentName:"ol"},"5  Guo Biao Standard\nGB/T  1557-1989  \u2014  Test  Method  for  Interstitial  Oxygen  Content  in  Silicon  Crystals  by  Infrared  Absorption\nSpectroscopy (in Chinese)\n9")),(0,i.yg)("p",null,"NOTICE: Unless otherwise indicated, all documents cited shall be the latest published versions.\n4  Terminology\n4. 1  Many terms relating to silicon technology are defined in SEMI M59.\n5  Other Techniques\n5. 1  Other  measurement  techniques  for  measuring  oxygen  in  silicon  (e.g.,  SIMS  or  gas  fusion  analysis,  GFA)\nmeasure  total  oxygen  whereas  the  infrared  absorption  methods,  to  which  this  guide  applies,  measure  interstitial\noxygen only.\n6  Conversion Factors Among International Standards\n6. 1  Table 1 gives the calibration factors published in various standard test methods for determination of interstitial\noxygen content in silicon by infrared absorption.  The factor to obtain the oxygen concentration in parts per million\natomic is given in column 2 while the factor to obtain the oxygen density in atoms/cm\n3\nis given in column 3.  The\ncalibration factors are listed in order from the smallest value to the largest value irrespective of the time frame over\nwhich they were adopted.\n6. 2  Table  2  gives  the  factors  to  convert  oxygen  concentration  of  one  standard  to  oxygen  concentration  of  another\nstandard.  The interstitial oxygen content found by any procedure may be reported in any other standardized scale by\nmultiplying the value by the appropriate conversion factor in Table 2.  The factors are listed in the same order as in\nTable 1."),(0,i.yg)("p",null,"3  Revised to change the calibration factor in 1980; last available edition in the 1980 edition of Annual Book of ASTM Standards, Part 43.  ASTM\nInternational, 100 Barr Harbor Drive, West Conshohocken, PA  19428.  Telephone: 610-832-9500, Fax: 610-832-9555, Website: ",(0,i.yg)("a",{parentName:"p",href:"http://www.astm.org"},"www.astm.org")),(0,i.yg)("p",null,"4  Withdrawn in 1988; last available edition in the 1987 edition of Annual Book of ASTM Standards, Vol 10.05.  Replaced by ASTM F 1188\n(now SEMI MF1188) that refers to IOC-88.\n5  Japan Electronics and Information Technology Industries Association, 3\nrd\nfloor, Mitsui Sumitomo Kaijo Bldg. Annex, 11, Kanda-Surugadai 3-\nchome, Chiyoda-ku, Tokyo 101-0062, Japan, Telephone: 81.3.3518.6434, Fax: 81.3.3295.8726, Website: ",(0,i.yg)("a",{parentName:"p",href:"http://www.jeita.or.jp"},"www.jeita.or.jp"),"\n.\n6  This standard replaces the calibration factor reported in T. Iizuka, S. Takasu, M. Tajima, T. Arai, T. Nozaki, N. Inoue, and M. Watanabe,\n\u201cDetermination of Conversion Factor for Infrared Measurement of Oxygen in Silicon,\u201d J. Electrochem. Soc. 132, 1707-1713 (1985), which was\npreviously widely used in Japan.\n7  Deutches Institut f\xfcr Normung e.V., Burggrafenstrasse 6, 10787 Berlin, Germany, Telephone: 49.30.2601-0, Fax: 49.30.2601.1263, Website:\n",(0,i.yg)("a",{parentName:"p",href:"http://www.din.de"},"www.din.de"),"\n.  Replaced in 1994 by revised edition that refers to IOC-88.\n8  Deutches Institut f\xfcr Normung e.V standards are available in both English and German editions from Beuth Verlag GmbH, Burggrafenstrasse\n6, 10787 Berlin, Germany, Telephone: 49.30.2601.0, Fax: 49.30.2601.1263, Website: ",(0,i.yg)("a",{parentName:"p",href:"http://www.beuth.de"},"www.beuth.de"),"\n.\n9  China Electronic Standardization Institute, Beijing, China"),(0,i.yg)("p",null,"SEMI M44-0305 \xa9 SEMI 2001, 2005 3\n6. 3  Irrespective  of  the  calibration  factor,  to  convert  oxygen  density  (atoms/cm\n3\n)  to  oxygen  concentration  (ppma),\nwithin the same calibration factor, divide the oxygen density value by the factor 5 \xd7 10\n16\n(atoms\xb7cm\n\u20133\n\xb7ppma\n\u20131\n), and\nto convert oxygen concentration (ppma) to oxygen density (atoms/cm\n3\n), within the same calibration factor, multiply\nthe concentration value by the same factor.\nTable 1  Calibration Factors\nCalibration Factor Cited in Standard(s) or\nPublication\nValue to Obtain Oxygen\nContent in ppma\nValue to Obtain Oxygen\nContent in atoms/cm\n3"),(0,i.yg)("p",null,"New ASTM ASTM F 121, 1980-1983;\nDIN 50438/1, 1978\n4. 90\n2. 45 \xd7 10\n17"),(0,i.yg)("p",null,"\u201cJEIDA Coefficient (Original)\u201d Cited in Iizuka et al., see\nFootnote 6\n6. 06\n3. 03 \xd7 10\n17"),(0,i.yg)("p",null,"Guo Biao (Old Edition) Cited in Baghdadi et al., see\nFootnotes 1 and 2.\n6. 20 3.10 \xd7 10\n17"),(0,i.yg)("p",null,"IOC-88"),(0,i.yg)("p",null,"SEMI MF1188;\nDIN 50438, 1994 and 1995;\nJEITA EM3504;\nGuo Biao GB/T 1557-1989\n6. 28\n3. 14 \xd7 10\n17"),(0,i.yg)("p",null,"Old ASTM ASTM F 121, 1970-1979 9.63\n4. 815 \xd7 10\n17"),(0,i.yg)("p",null,"Table 2  Conversion Factors\nTo: \u2192\nConvert From: \u2193\nNew ASTM\n#1\n\u201cJEIDA\nCoefficient\n(Original)\u201d\n#2"),(0,i.yg)("p",null,"Guo Biao\n(Original)\n#3\nIOC-88\n#4\nOld ASTM\n#5"),(0,i.yg)("p",null,"New ASTM\n#1\n1                      1.237                   1.265                   1.282                   1.965\n\u201cJEIDA Coefficient (Original)\u201d\n#2\n0. 809                 1                 1.023                   1.036                   1.589\nGuo Biao (Old Edition)\n#3\n0. 790                       0.977                       1                       1.013                       1.553\nIOC-88\n#4\n0. 780                   0.965                   0.987                      1                      1.533\nOld ASTM\n#5\n0. 509                   0.629                   0.644                   0.652                      1\n#1\nCited  in  all  editions  of  ASTM  F  121  from  1980  through  1983  (replaced  by  ASTM  F  1188,  now  SEMI  MF1188,  in  1988)  and  in  the  1978\nedition of DIN 50438, Part 1.\n#2\nReported in T. Iizuka et al., Reference 6.\n#3\nOld edition; cited in Baghdadi et al., see footnotes 1 and 2.  Since revised to cite IOC-88.\n#4\nSee footnotes 1 and 2.  Cited in all editions of SEMI MF1188, the 1994 and 1995 editions of DIN 50438, Part 1, all editions of JEITA EM-\n3504 (and its predecessor JEIDA 16), and the 1989 edition of GB/T 1557.\n#5\nCited in all editions of ASTM F 121 from 1970 to 1979."),(0,i.yg)("p",null,"NOTICE: SEMI makes no warranties or representations as to the suitability of the standards set forth herein for any\nparticular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer's  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature,  respecting  any  materials  or  equipment  mentioned  herein.  These  standards  are  subject  to  change  without\nnotice.\nBy  publication  of  this  standard,  Semiconductor  Equipment  and  Materials  International  (SEMI)  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  items  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction of\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI M45-0703 \xa9 SEMI 2001, 2003 1\nSEMI M45-0703\nPROVISIONAL SPECIFICATION FOR 300 mm WAFER SHIPPING\nSYSTEM\nThis  provisional  specification  was  technically  approved  by  the  Global  Silicon  Wafer  Committee  and  is  the\ndirect  responsibility  of  the  European  Silicon  Wafer  Committee.  Current  edition  approved  by  the  European\nRegional  Standards  Committee  on  April  3,  2003.    Initially  available  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"  June  2003;  to  be\npublished July 2003.  Originally published March 2001.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1    This  standard  stipulates  transport  related  materials\nand  systems  to  minimize  the  total  cost  relating  to\ntransport  of  300  mm  wafers  from  the  wafer  supplier  to\nthe customer.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1      This   standard   stipulates   materials   relating   to\ntransport  of  300  mm  wafers  using  Shipping  Boxes\n(FOSB)  regulated  by  SEMI  M31,  and  includes  wafer\nshipping   boxes,   bags,   labels,   cushions,   secondary\ncontainers, pallets, and shipping documentation.\nNOTE 1:  This standard is provisional because some technical\nissues are not implemented.  Once these issues are addressed,\nthis   standard   should   be   modified   and   upgraded   from\nprovisional status.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Referenced Standards"),(0,i.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI  M31  \u2014  Provisional  Mechanical  Specifications\nfor Front-Opening Shipping Box Used to Transport and\nShip 300 mm Wafers\nSEMI T3 \u2014 Specification for Wafer Box Labels"),(0,i.yg)("li",{parentName:"ol"},"2  ANSI Standards\nASNI/EAI-556-B  \u2014  Outer  Shipping  Container  Label\nStandard\n1")),(0,i.yg)("p",null,"NOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions."),(0,i.yg)("p",null,"1 American National Standards Institute, Headquarters: 1819 L\nStreet, NW, Washington, DC 20036, USA. Telephone: 202.293.8020;\nFax: 202.293.9287, New York Office: 11 West 42nd Street, New\nYork, NY 10036, USA. Telephone: 212.642.4900; Fax:\n212. 398.0023, Website: ",(0,i.yg)("a",{parentName:"p",href:"http://www.ansi.org"},"www.ansi.org"),"\n4  Terminology\n4. 1  Definitions\n4. 1.1  bag  \u2014  a  package  used  for  sealing  the  outside  of\nthe wafer shipping box. Typically two or three types of\ndifferent plastic film and aluminum film are laminated,\nand these are usually heat-sealed.\n4. 1.2  cushions  \u2014  materials  placed  between  the  wafer\nshipping box and secondary container in order to absorb\nshock   during   shipping   and   to   stabilize   the   wafer\nshipping box within the secondary container.\n4. 1.3  label  \u2014  the  label  on  the  wafer  shipping  box  or\nitems  such  as  bags  identifying  the  product  and  its\nmanufacturer.\n4. 1.4  pallet  \u2014  a  flat  container  used  for  collecting  and\nholding  a  suitable  amount  of  secondary  containers  that\nhold wafers, to make handling with forklifts easier.\n4. 1.5  recycle  \u2014  to  use  an  already  used  item  for  some\nother useful purpose.\n4. 1.6  reuse  \u2014  to  repeat  use  of  an  item  in  its  original\nshape for the same purpose as initially intended.\n4. 1.7  secondary container \u2014 the outermost box of the\nsmallest  transport  unit.  Typically  cardboard  boxes  or\nsimilar boxes are used.\n4. 1.8  shipping  document  \u2014  documents  required  when\nshipping.\n4. 1.9  wafer  shipping  box  \u2014  a  box  that  directly  holds\nthe  wafers.  In  this  standard,  this  box  is  specified  by\nSEMI M31.\n5  Requirements\n5. 1  Wafer Shipping Box\n5. 1.1    Wafer  shipping  boxes  that  comply  with  SEMI\nM31 must be used.\n5. 1.2  There are no grounding or ESD requirements for\nwafer shipping box.\n5. 1.3    To  make  sure  raw  materials  are  traceable,  the\nproduct  number,  revision  number,  and  manufacturing\nperiod  (year,  week)  must  be  displayed  on  the  wafer"),(0,i.yg)("p",null,"SEMI M45-0703 \xa9 SEMI 2001, 2003 2\nshipping box main device and door by molding or by a\nmethod that cannot be easily erased.\n5. 1.4  The wafer shipping box door must be designed so\nthat it can be automatically as well as manually opened\nand closed.\n5. 1.5      Optional   top   robotic   handling   flange   or   side\nmounted  human  handles  will  not  be  attached  during\ntransport  of  the  wafer  shipping  box.    If  required,  these\nitems will be applied at the receiving site. The design of\nthese features will allow for quick, lockable attachment\nto the wafer shipping box.\n5. 1.6    Wafers  must  be  visible  inside  when  the  wafer\nshipping box is closed.\n5. 1.7    No  tape  may  be  used  to  seal  the  wafer  shipping\nbox.\n5. 1.8    The  only  environment  in  which  wafers  can  be\nplaced into or taken out of a wafer shipping box bag, as\nwell as the surrounding environment thereafter, is clean\nroom air.\n5. 1.9    The  body  and  door  of  the  wafer  shipping  box\nmust  be  designed  to  allow  for  multiple  reuse  cycles\nwithout compromising wafer quality.\n5. 1.10    After  a  customer  has  transferred  an  accepted\nwafer  to  a  fab  carrier,  the  wafer  shipping  box  must  be\nreturned  to  the  supplier  without  having  used  it  for  any\nother purpose. The wafer shipping box will be inserted\ninto  a  bag  sealed  prior  to  return  to  the  wafer  supplier\nusing  the  same  type  bag  (agreed  upon  by  supplier  and\ncustomer).\n5. 1.11  Each wafer shipping box must be returned only\nto  the  supplier  that  delivered  the  wafers  for  which  the\nwafer shipping box was used. A display for the supplier\nshowing the number of times a wafer shipping box was\nused is optional.\n5. 1.12    The  property  rights  of  wafer  shipping  box  used\nto  deliver  wafers  and  to  be  returned  after  unloading\nbelong to the wafer manufacturers.\n5. 1.13      The   wafer   shipping   box   will   maintain   its\ndimensional stability throughout its lifetime.\n5. 1.14        Wafer    shipping    box    materials    must    be\nrecyclable after useful life.\n5. 2  Wafer Shipping Box Bagging System\n5. 2.1  It is preferable that the bag material is recyclable,\nbut  until  a  technical  solution  is  found,  bags  should  be\neasily disposable.\n5. 2.2  The bagging system must consist of two or more\nlayers  of  bags.  At  least  one  layer  must  be  a  moisture\nbarrier.\n5. 2.3    The  use  of  desiccant  between  the  bag  layers  is\ncurrently  optional.    Its  use  must  not  negatively  impact\nthe cleanliness of the bagging system.\n5. 2.4    Bags  may  be  evacuated  optionally.    The  initial\nbag  ambient,  prior  to  evacuation  and  sealing,  may  be\ntemperature/humidity  controlled  clean  room  air,  clean\ndry air (CDA), or nitrogen (N2).\n5. 3  Wafer Shipping Box and Bag Labeling\n5. 3.1  Prepare and apply two identical labels that are in\naccordance     with     SEMI     T3,     with     additional\nrequirements as noted below.\n5. 3.1.1    Label  size  may  be  as  large  as  120  mm  x  120\nmm.\n5. 3.1.2    Label  data  content  shall  include  all  the  data\nspecified  in  SEMI  T3,  including  wafer  ID  and  FOSB\nslot  #.    Additional  data  may  be  added  optionally,  as\nagreed to between supplier and user.\n5. 3.1.3  Apply one label to the center of the rear surface\nof  the  FOSB.    The  long  axis  of  the  label  shall  be\nparallel to the FOSB base.\n5. 3.1.4    Apply  the  other  label  to  the  shipping  bag,  on\nthe door side of the FOSB.\n5. 3.2    The  wafer  shipping  box  and  outer  bag  labels\nshould  use  the  same  peelable,  cleanroom  compatible\nlabel stock.  The labels must not leave residual adhesive\nor  backing  material  on  the  wafer  shipping  box  when\nremoved.\n5. 4  Secondary Container Labeling\n5. 4.1    Labels  shall  be  placed  in  accordance  with  EIA-\n556-B.\n5. 4.2    Prepare  labels  in  accordance  with  EIA-556-B.\nInformation  shall  include  at  least  the  following  ","[Items\nbelow  marked  by  an  asterisk  (*)  are  mandatory  EIA-\n556-B data fields]",":\n5. 4.2.1  Bar Code Data Fields\n\u2022 Transport unit License Plate number",(0,i.yg)("em",{parentName:"p"},"\n\u2022 Transaction      identification      (Purchase      Order\nnumber)"),"\n\u2022 Total Quantity of Wafers",(0,i.yg)("em",{parentName:"p"},"\n\u2022 Total Quantity of Cartons\n\u2022 Customer Part number"),"\n5. 4.2.2  Non-Bar Code Data Fields\n\u2022 Ship-to address (including Customer name)",(0,i.yg)("em",{parentName:"p"},"\n\u2022 Ship-from address (including Supplier name)")),(0,i.yg)("p",null,"SEMI M45-0703 \xa9 SEMI 2001, 2003 3\n5. 4.2.3      Optional   information,   as   agreed   to   between\nsupplier and user, may be included.\n5. 5  Secondary Container\n5. 5.1    Whether  the  secondary  container  material  is  a\nsingle  use  material  or  a  material  that  can  be  reused\nmultiple  times  should  be  decided  by  considering  the\ntransport  environment  to  minimize  the  packaging  cost.\nThe  same  is  true  for  the  secondary  container  sealing\nsystem.\n5. 5.2  The secondary container should be collapsible for\nefficient storage and empty transport.\n5. 5.3  The materials for the secondary container should\nbe  recyclable  after  the  designated  number  of  uses  is\ncompleted.\n5. 5.4    The  design  and  size  of  the  secondary  container\nshould  have  an  optimal  fit  with  the  standard  pallet\nnoted  in  Section  5.7.2,  and  should  have  the  strength  to\nbe stacked in four layers.\n5. 5.4.1  Secondary  Container  Dimensions  \u2014The  outer\nsize  of  the  secondary  container  shall  be  580  mm  wide\nby 500 mm deep by 460 mm high.\nNOTE 2:  The specification does not specify tolerances on the\ndimensions,  but  the  specified  dimensions  should  be  adhered\nto as closely as possible to enhance container stackability.\nNOTE  3:    These  values  of  width  (W)  and  depth  (D)  are\nselected  to  allow  four  containers  to  be  placed  on  the  world\nwide standard pallet (1200 mm by 1000 mm).\nNOTE  4:    The  value  of  height  (H)  is  selected  to  allow  three\nlayers to be stacked in a standard airfreight container.\nNOTE  5:    The  outer  dimensions  of  the  secondary  container\nshould   be   determined   considering   the   requirements   of\nSections  5.1  (wafer  shipping  box)  and  5.2  (bagging  system)\nand  allowance  for  cushioning  thickness  sufficient  to  prevent\nwafer breakage by accidental drop from a height of 800 mm.\nNOTE   6:      Height   (H)   can   be   negotiated   between   wafer\nsupplier and user, if the proposed specification is not satisfied\nfor either the supplier or the user.\n5. 5.5      The   number   of   wafer   shipping   boxes   per\nsecondary     container     must     allow     for     optimal\ntransportation costs.\n5. 5.6  Ergonomic considerations should be made for the\nsecondary  container,  and  should  be  compatible  with\nmanual  handling.  When  handling  very  large  quantities,\na supplemental handling system is necessary.\n5. 5.7  The secondary container design is not required to\nprovide    specific    weather    protection.    The    storage\nenvironment should not be affected by the weather.\n5. 6  Cushions\n5. 6.1    Whether  the  cushion  material  is  a  single  use\nmaterial or a material that can be reused multiple times\nshould    be    decided    by    considering    the    transport\nenvironment to minimize the packaging cost.\n5. 6.2    For  the  sake  of  efficiency  during  holding  and\ntransport,  it  is  preferable  to  have  only  one  or  two\ncushions per secondary container.\n5. 6.3        The    materials    for    the    cushions    should    be\nrecyclable   after   the   designated   number   of   uses   is\ncompleted.\n5. 7  Pallet\n5. 7.1    Pallets  must  be  stand-alone  components  and  are\nnot integrated with secondary containers.\n5. 7.2    Considering  space  efficiency  of  ocean  freight\ncontainers,  it  is  preferable  that  the  pallet  size  be  1130\nmm max on at least one side.\n5. 7.3    Palletized  containers  must  be  banded  and  film-\nwrapped.\n5. 7.4    Pallet  material  must  meet  transportation  industry\nrequirements  and  allow  for  reuse  and  recycle  after  end\nof useful life.\n5. 7.5    Pallets  must  be  able  to  be  accessed  by  a  forklift\nfrom at least two directions.\n5. 8  Shipment Documentation\n5. 8.1      English   should   be   used   for   all   international\nshipment  documentation.  The  local  language  may  be\nused only for domestic shipments only.\n5. 8.2    Packing  list  and  customs  invoice  (if  required)\nshould be located on the outside of container number 1\nwith   a   sufficient   number   of   copies   to   ensure   the\ncustomer receives one copy.\n5. 8.3          Customs     invoices     must     meet     appropriate\ngovernment  regulations.    Key  content  items  are:  PO\nnumber,  product  description,  price,  shipping  address,\nand cross-reference to packing list.\n5. 8.4  The  packing  list  must  contain:  date,  customer\nshipping  address,  supplier  name,  country  of  origin,  PO\nnumber, customer part number, shipment quantity, total\nnumber of cartons, carton identifiers.\n5. 8.5  The certificate of analysis or conformance should\nbe  electronically  transmitted  from  wafer  supplier  to\ncustomer.      Electronic   transmission   format   must   be\nflexible to allow for future content changes."),(0,i.yg)("p",null,"SEMI M45-0703 \xa9 SEMI 2001, 2003 4\n5. 9  Transportation Logistics\n5. 9.1  Small quantity shipments or expedited shipments\nmay require a special secondary container size.\n5. 9.2    The  300  mm  wafer  shipping  system  design  must\ncomprehend both surface and air transportation."),(0,i.yg)("p",null,"SEMI M45-0703 \xa9 SEMI 2001, 2003 5\nAPPENDIX 1\nNOTICE: This appendix was approved as an official part of SEMI M45 by full letter ballot procedure, but the recommendations\nin this appendix are optional and are not required to conform to this standard.\nA1-1.1    The  300  mm  Wafer  shipping  box  must  be  re-\nusable  in  view  of  the  wafer  manufacturing  cost  and\nenvironmental concerns.\nA1-1.2  When the shipping box is re-used, the customer\nwho  received  wafers  must  keep  the  shipping  box  in\ngood condition after opening the package and return to\nthe wafer supplier.\nA1-1.3    The  box  cleaning  process  of  the  supplier  can\nnot    remove    ink,    adhesive,    and    excessive    metal\ncontamination of the returned shipping box.\nA1-1.4    The  customers  must  avoid  contaminating  the\nshipping  boxes  in  this  way.  The  customers  must  keep\nthe  shipping  box  separate  from  those  contaminated\nconditions.  Contaminated  shipping  boxes  must  not  be\nreturned to the supplier."),(0,i.yg)("p",null,"NOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth    herein    for    any    particular    application.    The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.  Users  are  cautioned  to\nrefer   to   manufacture's   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature,\nrespecting   any   materials   or   equipment   mentioned\nherein.  These  standards  are  subject  to  change  without\nnotice.\nBy    publications    of    this    standard,    Semiconductor\nEquipment and Materials International (SEMI) takes no\nposition  respecting  the  validity  of  any  patent  rights  or\ncopyrights   asserted   in   connection   with   any   items\nmentioned  in  this  standard.  Users  of  this  standard  are\nexpressly advised that determination of any such patent\nrights  or  copyrights,  and  the  risk  of  infringement  of\nsuch rights are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI M46-1101\nE\n\xa9 SEMI 2001 1\nSEMI M46-1101\nE"),(0,i.yg)("p",null,"TEST METHOD FOR MEASURING CARRIER CONCENTRATIONS IN\nEPITAXIAL LAYER STRUCTURES BY ECV PROFILING\nThis  test  method  was  technically  approved  by  the  Global  Compound  Semiconductor  Committee  and  is  the\ndirect  responsibility  of  the  European  Compound  Semiconductor  Materials  Committee.  Current  edition\napproved  by  the  European  Regional  Standards  Committee  on  June  29,  2001.    Initially  available  at\n",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," December 2001; to be published March 2002.\nE\nThis document was editorially modified in November 2001 to correct a typographical error.  A change was\nmade to Section 7.3.3.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1      The   purpose   of   this   document   is   to   specify   a\nmethod to measure the carrier concentration and carrier\nconcentration  vs.  depth  profile  of  epitaxial  layers  by\nElectrochemical Capacitance Voltage ECV profiling.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1  This test method covers a procedure for measuring\nthe  carrier  concentration  of  epitaxial  layers  by  ECV\nprofiling.   This   method   focuses   on   improving   the\naccuracy   and   repeatability   of   the   measurement   by\nstandardizing  the  test  conditions  and  reporting  and  by\nroutine calibration of the measurement."),(0,i.yg)("li",{parentName:"ol"},"2    This  test  method  is  intended  to  cover  the  majority\nof  routine  samples  measured.  However,  because  of  the\nnumber  of  different  materials  encountered  it  cannot\ncover every contingency."),(0,i.yg)("li",{parentName:"ol"},"3    This  standard  may  involve  hazardous  materials.\nThis standard does not purport to address safety issues,\nif any, associated with its use.  It is the responsibility of\nthe users of this standard to establish appropriate safety\nand  health  practices  and  determine  the  applicability  of\nregulatory limitations prior to use.\n3  Referenced Standards"),(0,i.yg)("li",{parentName:"ol"},"1  SEMI  Standards\nSEMI C1 \xf3 Specifications for Reagents"),(0,i.yg)("li",{parentName:"ol"},"2  ASTM  Standards\nD1125-95   (1999)   \xf3   Standard   Test   Methods   for\nElectrical Conductivity and Resistivity of Water\n4  Terminology"),(0,i.yg)("li",{parentName:"ol"},"1  bias  \xf3  the  potential  applied  to  the  sample  with\nrespect to a reference electrode."),(0,i.yg)("li",{parentName:"ol"},"2  capacitance voltage CV measurements \xf3 electrical\nmeasurements  where  the  capacitance  of  a  rectifying\nbarrier is measured as a function of applied bias and is a\nmeasure   of   the   net   fixed   ionized   charge   per   unit\nvolume."),(0,i.yg)("li",{parentName:"ol"},"3  carrier   concentration   \xf3   the   net   fixed   ionized\ncharge   per   unit   volume.   Equal   to   the   free   carrier\nconcentration  if  the  dopant  is  fully  ionized  and  the\nmaterial is free of traps."),(0,i.yg)("li",{parentName:"ol"},"4  current   voltage   IV   measurements   \xf3   electrical\nmeasurements  where  the  current  through  the  rectifying\nbarrier is measured as a function of applied bias."),(0,i.yg)("li",{parentName:"ol"},"5  dissipation factor \xf3 the ratio of the real part to the\nimaginary   part   of   the   complex   admittance.   It   is   a\nmeasure of the non-ideality of the barrier."),(0,i.yg)("li",{parentName:"ol"},"6  electrochemical   \xf3   chemical   reaction   in   which\ncharge transfer takes place via an external circuit."),(0,i.yg)("li",{parentName:"ol"},"7  epitaxial   layer   \xf3   a   layer   of   single   crystal\nsemiconductor   material   grown   on   a   host   substrate\nwhich determines its orientation."),(0,i.yg)("li",{parentName:"ol"},"8  excess  area  \xf3  the  difference  between  the  wetted\nand illuminated areas."),(0,i.yg)("li",{parentName:"ol"},"9  flatband  potential  \xf3  the  intercept  on  the  voltage\naxis  of  the  1/C\n2\nvs  V  plot.  A  measure  of  the  built  in\nfield or barrier height."),(0,i.yg)("li",{parentName:"ol"},"10  illuminated  area  \xf3  the  area  of  the  sample  which\ncan be illuminated during electrochemical etching."),(0,i.yg)("li",{parentName:"ol"},"11  rectifying  barrier  \xf3  a  potential  gradient  formed\nat the junction between two materials which permits the\nflow of charge in one direction only."),(0,i.yg)("li",{parentName:"ol"},"12  reference   electrode   \xf3   half   cell   which   has   a\nconstant electrode potential, such as a saturated calomel\nelectrode, SCE."),(0,i.yg)("li",{parentName:"ol"},"13  rest  potential  \xf3  the  open  circuit  potential  of  the\nsample with respect to the reference electrode."),(0,i.yg)("li",{parentName:"ol"},"14  wetted  area  \xf3  the  area  of  contact  between  the\nelectrolyte and the sample.\n5  Summary of Method"),(0,i.yg)("li",{parentName:"ol"},"1    In  this  method,  the  carrier  concentration  of  the\nepitaxial layer is measured by the CV method."),(0,i.yg)("li",{parentName:"ol"},"1.1  Ohmic contacts are formed on the sample.")),(0,i.yg)("p",null,"SEMI M46-1101\nE\n\xa9 SEMI 2001 2\n5. 1.2    A  rectifying  barrier,  of  known  contact  area,  is\nformed   by   placing   the   sample   in   contact   with   an\nelectrolyte.\n5. 1.3    The  quality  of  the  barrier  is  assessed  using  I-V\nand C-V measurements.\n5. 1.4        From    the    measured    C-V    data    the    carrier\nconcentration of the layer is determined.\n5. 1.5  The sample is anodically etched to produce a new\nbarrier   deeper   in   the   material.   The   etch   depth   is\ndetermined using Faraday\xeds law of electrolysis.\n5. 1.6    Sections  5.1.4  and  5.1.5  are  repeated  to  generate\na carrier concentration vs. depth profile.\n6  Interferences\n6. 1  Thin  Layers  \xf3  Diffusion  of  carriers  into  adjacent\nregions   set   a   fundamental   resolution   limit   to   the\nmeasurement.  In  addition  if  the  layer  has  a  high  sheet\nresistivity this can also affect the value obtained.\n6. 2        Double    Layer    Capacitance    \xf3    A    limitation\nimposed      by      the      physical      nature      of      the\nelectrolyte/semiconductor  barrier  which  sets  an  upper\nlimit to the measured carrier concentration, for accurate\nmeasurements,  of  1  \u25ca  10\n19\ncm\n-3\n. The  technique  can  be\nused    beyond    this    value,    but    with    progressive\ndegradation.\n6. 3  Etch Well Uniformity\n6. 3.1  Etch  Well  Flatness  \xf3  Non-uniformity  increases\nthe  effective  area  and  may  result  in  the  measurement\nnot  being  wholly  made  in  the  layer  of  interest.  The\nmain   causes   of   non-uniformity   are   gas   bubbles,\ninadequate     electrolyte     circulation     and     uneven\nillumination.\n6. 3.2  Etch  Well  Roughness  \xf3  indicates  poor  etching\nand   has   a   deleterious   effect   on   the   measurements.\nGenerally  overcome  by  selecting  a  more  appropriate\nelectrolyte and/or etching conditions.\n6. 4  Non-Ideal Electrical Characteristics\n6. 4.1  Series  Resistance  \xf3  From  the  contacts,  sample\nand electrolyte affect the accuracy of the measurements.\nThis  effect  is  minimized  by  using  a  highly  conductive\nelectrolyte,  making  large  area  ohmic  contacts  and  by\nemploying a low measurement frequency.\n6. 4.2  Leakage   Currents   \xf3   Parallel   conduction   can\naffect the accuracy of the measurement.  Its influence is\nreduced by employing a high measurement frequency.\n6. 4.3  Large  Excess  Area  \u2014  Can  give  rise  to  errors  on\nn-type   material   particularly   when   profiling   Hi-Lo\nstructures.  The  excess  area  is  electrolyte  dependent  but\nis  mainly  affected  by  the  quality  of  the  seal  used  to\ndefine the area. Large excess areas indicate a poor seal\nand are corrected by replacing the seal.\n6. 5  Hi-Lo  Structures  \u2014  Measurement  is  subject  to\ninaccuracy  due  to  carrier  diffusion  and  excess  area\nerrors.  For  accurate  measurements,  chemically  etch  to\nthe layer of interest before measurement.\n6. 6  Contact  Quality  \xf3  Non-Ohmic  or  high  resistance\ncontacts  have  a  deleterious  effect  on  the  measurement.\nContacts should be checked by measuring the resistance\nbetween  two  similar  contacts  and  then  reversing  the\ncurrent direction and repeating the measurement.\n6. 7  Surface  and  Deep  States  \xf3  Cause  the  measured\ncapacitance    to    be    frequency    dependent    and/or\ndependent  on  the  rate  at  which  the  bias  is  changed.\nUsually    resolved    by    using    a    high    measurement\nfrequency.   This   should   not   be   confused   with   the\nfrequency  dependence  which  is  more  usually  attributed\nto high series resistance.\n6. 8  Surface  Films  \xf3  Have  a  deleterious  effect  on  the\ncapacitance  measurement.  Film  formation  should  be\navoided  by  using  an  appropriate  electrolyte,  control  of\nthe etching bias and time and by electrolyte circulation.\n6. 9  Surface  Roughness \xf3  The  surface  of  the  sample\nshould be smooth and free of features that would affect\nthe action of the seal.\n6. 10  Light \xf3    Light    can    affect    the    capacitance\nmeasurement,  so  the  sample  must  be  placed  in  a  dark\nenvironment during the measurement.\n6. 11  Sample    Loading    \xf3    The    accuracy    of    the\nmeasurement depends on the repeatability of the area. If\na  compliant  seal  is  involved,  such  as  a  plastic  ring,  the\nsample  should  be  held  in  contact  with  the  seal  by\napplying  a  controlled  and  constant  force.  No  relative\nlateral  movement  should  take  place  during  the  loading\nprocess.\n6. 12  Ring Variability \xf3 The condition of the ring has a\nlarge effect on the measurement. Good seals will have a\nsmall to zero excess area and exhibit a well defined and\nreproducible contact area.\n7  Apparatus\n7. 1  Measurement  of  Etch  Well  and  Ring  Areas \xf3\nMeasuring  microscope  with  either  an  XY  stage,  with  a\nlinear resolution of 0.01 mm or better, or a camera and\nimage  processing  system  capable  of  measuring  an  area\nof 0.1 cm\n2\nto better than 0.5%.\n7. 2  Measurement  of  Etch  Well  Flatness  \xf3  (Optional)\nA  means  such  as  a  stylus  profiler  for  checking  the\nflatness  and  roughness  of  the  etch  well.  In  most  cases\nvisual  inspection  of  the  etch  well,  for  a  mirror  like\nappearance, is sufficient indication of low roughness."),(0,i.yg)("p",null,"SEMI M46-1101\nE\n\xa9 SEMI 2001 3\n7. 3  Instrumentation\n7. 3.1  Capacitance   Meter   \xf3   Capable   of   measuring\nvalues   up   to   300   nF,   employing   a   test   signal   of\namplitude  less  than  100  mV  RMS.  The  measurement\nfrequency should be typically between 1 and 100 kHz.\n7. 3.2  Equivalent  Circuit  Model  \xf3  The  meter  should\nassume      a      parallel      circuit      model      for      the\nelectrolyte/semiconductor     interface     and     provision\nshould  be  made  to  compensate  for  the  large  series\nresistance of the electrolyte and contacts.\n7. 3.3  Potentiostat   \xf3   Capable   of   maintaining   the\npotential  of  the  sample  with  respect  to  a  reference\nelectrode  constant  to  \xb15mV  during  the  measurement\nand with a reference input impedance of > 10\n13\nOhms.\n7. 3.4  Light Source \xf3 A source of uniform illumination\nof above band gap energy for etching n-type materials.\n7. 4  Sample Holder\n7. 4.1  Electrochemical Cell \xf3 Used to hold the sample,\ncontain  the  electrolyte  and  support  the  sealing  ring  and\nother electrodes, see Figure 1.\n7. 4.1.1  Sealing   Ring   \xf3   A   corrosion   resistant   ring\nwhich  forms  a  seal  between  the  electrolyte  and  the\nsample.  This  ring  defines  the  measurement  area  which\nshould  be  reproducible  and  well  defined.  The  ring  area\nshould    not    be    less    than    0.008    cm\n2\nand    the\nreproducibility  between  runs  should  be  better  than  \xb1\n3%. Large ring areas (typically \u2265 0.1 cm\n2\n) are preferred\nfor more accurate measurements.\n7. 4.1.2  Reference  Electrode  \xf3  Used  to  control  the\nsample bias via a potentiostat.\n7. 4.1.3  Counter  Electrode  \xf3  The  bias  and  test  signals\nare applied between this electrode and the sample."),(0,i.yg)("p",null,"Figure 1\nElectrochemical Cell"),(0,i.yg)("ol",{start:7},(0,i.yg)("li",{parentName:"ol"},"4.1.4  Sensing   Electrode   \xf3   Placed   close   to   the\nsample-electrolyte  interface  and  used  to  measure  the\nadmittance of the sample."),(0,i.yg)("li",{parentName:"ol"},"4.1.5  Sample Contacts \xf3 Ohmic contacts to the front\nand/or  back  surface  of  the  sample  for  the  purpose  of\napplying bias.\n8  Reagents and Materials"),(0,i.yg)("li",{parentName:"ol"},"1  Purity of Reagents \xf3 All chemicals for which such\nspecifications exist shall conform to SEMI C1."),(0,i.yg)("li",{parentName:"ol"},"2  Purity   of   Water  \xf3  Use  either  distilled  or  de-\nionized    water    having    a    resistivity    greater    than\n2 MOhm\xefcm at 25\no\nC as determined by the Non-Referee\nTest of Test Methods D 1125."),(0,i.yg)("li",{parentName:"ol"},"3  Selection    of    Electrolyte    \xf3    The    choice    of\nelectrolyte  is  not  defined  by  this  standard  and  is  up  to\nthe  discretion  of  the  user  or  by  agreement  between  the\ncustomer and the supplier."),(0,i.yg)("li",{parentName:"ol"},"3.1  InP,  GaAs  and  Related  Compounds \xf3 Preferred\nelectrolyte,      Na\n2\n.EDTA      (0.1      M)      basified      with\nethylenediamine   to   a   pH   of   10,   although   other\nelectrolytes can be satisfactorily used.\nNOTE           1:           Preferred           electrolyte,           see           reference\n\xecElectrochemical  C-V  Profiling  of  Heterojunction  Device\nStructures\xee A.C.Seabaugh et al. IEEE Trans on Electron Dev\n36 No 2 (1989) 309-313.\n9  Safety Precautions"),(0,i.yg)("li",{parentName:"ol"},"1    The  electrolytes  used  are  potentially  hazardous.\nRead    the    Materials    Safety    Data    Sheets    before\nattempting   to   prepare   the   electrolytes.   Use   safety")),(0,i.yg)("p",null,"SEMI M46-1101\nE\n\xa9 SEMI 2001 4\neyewear, rubber gloves and protective clothing. Prepare\nall electrolytes in a fume hood.\n9. 2  Ensure that all electrolytes are correctly labeled.\n10  Specimen Preparation\n10. 1    The  sample  should  be  free  from  surface  debris\nand  scratches.  The  sample  should  be  cleaned  with\ndeionized (DI) water and dried.\n10. 2    To  measure  a  single  layer  or  upper  layer  of  a\nmultilayered structure, no additional sample preparation\nis required.\n10. 3    For  a  buried  layer  in  a  multilayered  structure,\nmeasurement  accuracy  is  improved  by  removing  the\noverlaying   layers   by   either   the   use   of   selective   or\ncontrolled chemical etches.\n10. 4      If   the   upper   layers   cannot   be   removed   by\nchemical   etching   then   the   sample   can   be   profiled\nelectrochemically but in some cases this may reduce the\naccuracy of the method.\n10. 5    For  conducting  substrates  Ohmic  contacts  should\nbe  made  to  either  the  front  or  back  of  the  wafer.  For\ninsulating  substrates  an  Ohmic  contact  should  be  made\nto   the   front   of   the   epilayer.   Contacts   are   formed\nelectrically,   by   alloying   or   by   any   other   suitable\nmethod.  The  quality  of  the  contact  should  be  verified\nelectrically.\n11  Calibration and Standardization\n11. 1  Sealing  Ring  \xf3  Calibration  of  the  sealing  ring\nareas   is   performed   using   a   \xecblue   slice\xee,   made   by\ngrowing  an  anodic  oxide  film  on  a  polished  n-type\nsubstrate.\n11. 1.1  The \xecblue slice\xee is profiled according to this test\nmethod.  Etch  only  the  minimum  amount  necessary  to\nsee  the  illuminated  area  (typically  0.5  \u03bcm).  Flush  the\ncell  several  times  with  DI  water  before  removing  the\nsample.  Wash  and  measure  the  sample  as  soon  as\npossible.\n11. 1.2  Wetted Area \xf3 The wetted area is observed due\nto  chemical  attack  of  the  oxide  film  and  is  measured\nusing  a  measuring  microscope  with  cross  hair  eye-\npieces  and  micrometer  XY  stage  or  by  using  a  zoom\ncamera and image processing system.\n11. 1.3  Illuminated  Area  \xf3  Etches  in  the  light  and\nforms  a  well  defined  etch  well,  which  is  measured  as\nper the wetted area.\n11. 1.4  Calibration Interval \xf3 Regularly check the area\nand condition of the sealing ring. For daily use, the ring\nareas should be calibrated at least three times a week.\n11. 1.5  Replacement \xf3 Rings should be replaced if the\nexcess area exceeds 10% for rings of area \u2264 0.05 cm\n2\nor\n5%  for  rings  of  area  >  0.05  cm\n2\nor  if  the  perimeter  is\nnot uniform.\n11. 1.6  Alternative  Calibration  Method  \xf3  The  areas\ncan   be   measured   using   known   n   and   p-type   test\nsamples.   This   method   is   best   suited   for   continual\nmonitoring   of   the   ring   area   between   \xecblue   slice\xee\ncalibrations.\n11. 2  Instrumentation       \xf3       The       bias       voltage,\nmeasurement  frequency  and  capacitance  measurement\nshould be checked annually.\n11. 2.1  Bias  \xf3  The  bias  voltage  should  be  checked\nwith a DVM with an input impedance > 1 MOhm.\n11. 2.2  Capacitance  \xf3  The  capacitance  measurement\nshould    be    checked    using    calibrated    fixed    value\ncapacitors  covering  the  expected  sample  capacitance\nrange or from 1\xf1100 nF.\n11. 2.3  Frequency \xf3   The   measurement   frequency\nshould be checked with a frequency counter.\n12  Measurement Procedure\n12. 1  Choice of Electrolyte \xf3  An  electrolyte  should  be\nselected that forms a rectifying barrier with the sample,\ngives a flat, mirror finish etch well and generates only a\nsmall excess area.\n12. 2  Sample  Mounting  \xf3  A  region  of  the  sample\nshould   be   defined   which   will   form   the   rectifying\ncontact with the electrolyte. This area can be defined by\nsome  form  of  sealing  ring  or  mask,  but  it  is  important\nthat  the  area  of  contact  between  the  electrolyte  and  the\nsample  be  precisely  known  and  remain  constant  during\nthe measurement.\n12. 2.1  Sealing Ring \xf3 If the sample is pressed against\na  sealing  ring,  the  seal  must  be  cleaned  with  DI  water\nand  dried  before  positioning  the  sample.  If  the  sample\nneeds repositioning, the sample and sealing ring should\nbe recleaned and dried.\n12. 2.2  Ring Loading \xf3 As the mounting pressure may\neffect  the  reproducibility  of  the  measurement  and  the\nlifetime  of  the  sealing  ring,  it  must  be  controlled  (e.g.\nby   the   reproducible   use   of   a   suitable   compression\nspring).\n12. 3  Cell  Filling  and  Debubbling  \xf3  Fill  the  cell,\nwhich  holds  the  sealing  ring  and  other  measurement\nelectrodes,  with  the  electrolyte.  The  process  of  filling\nthe cell frequently traps bubbles of air on the surface of\nthe  sample.  These  bubbles  must  be  removed  before  a\nmeasurement can be made."),(0,i.yg)("p",null,"SEMI M46-1101\nE\n\xa9 SEMI 2001 5\n12. 4  Contact  Evaluation  \xf3  Verify  that  the  contacts,\nfor   both   directions   of   current   flow   have   low   and\napproximately equal resistance.\n12. 5  Rest   Potential   \xf3   Measure   the   sample\xeds   rest\npotential  to  verify  that  the  reference  electrode  and\nsample  are  electrochemically  stable.  Its  value  usually\nlies between 0 and \u22121 V (respective to a SCE reference\nelectrode).  Values  outside  this  range  can  indicate  a\nproblem with the sample or reference electrode.\n12. 6  Cable   Compensation   \xf3   Determine   any   stray\ncapacitance  or  additional  resistance  associated  with  the\ncell and test leads that would impact the measurement.\n12. 7  Current  vs.  Voltage  (I-V)  \xf3  Used  to  select  the\nbias  for  measurement  and  etching  and  as  a  general  test\nof material quality.\n12. 7.1  Measurement  Bias  \xf3  is  set  in  the  reverse  bias,\nlow dark current region.\n12. 7.2  Etching  Bias  (p-type  material)  \xf3  is  set  in  the\nforward bias region. The abruptness of the forward bias\nbreakdown  is  indicative  of  the  ohmic  nature  of  the\ncontacts.   No   or   shallow   forward   breakdown   often\nindicates unsuitable ohmic contacts.\n12. 7.3  Etching  Bias  (n-type  material)  \xf3  is  set  in  the\nreverse   bias,   low   dark   current   region.   Illumination\nshould result in a significant increase in current (photo-\ncurrent).\n12. 8  Capacitance   vs.   Voltage   (C-V)   \xf3   Used   to\nevaluate the quality of the electrochemical diode and to\nselect  a  range  of  possible  measurement  voltages.  The\nmeasured   flatband   potential   (respective   to   a   SCE\nreference   electrode)   should   lie   between   \u22120.5   and\n\u22122.5  V  for  n-type  semiconductors  and  between  \xf11  and\n+1 V for p-type semiconductors.\n12. 8.1  Measurement  Bias  \xf3  is  set  in  a  region  of  low\ndissipation,  where  the  1/C\n2\nvs  V  plot  is  linear.  For\nlayers  grown  with  concentration  gradients,  the  latter\ncondition  cannot  be  strictly  adhered  to  and  in  such\ncases   the   amplitude   of   the   test   signal,   used   for\ncapacitance  measurement,  should  be  kept  as  small  as\npossible.\n12. 8.2  Dissipation \xf3 The normally accepted safe level\nis < 0.4.\n12. 8.3  Excess  Area  Capacitance  \xf3  For  n-type  surface\nlayers  the  capacitance  of  the  electrolyte/semiconductor\ninterface    is    measured    prior    to    etching    and    the\ncapacitance associated with the excess area is computed\nby multiplying the measured capacitance by the ratio of\nthe excess area to the wetted area.\n12. 9  Carrier  Concentration  Profiling  \xf3  Profile  the\nsample  using  the  etching  and  measurement  conditions\ndetermined from the I-V and C-V data.\n12. 9.1  Carrier      Concentration      \xf3      The      carrier\nconcentration is determined from the C-V data.\n12. 9.2  Excess  Area  Correction  \xf3  For  n-type  material\nthe  capacitance  associated  with  material  in  the  excess\narea    should    be    subtracted    from    the    measured\ncapacitance.\n12. 9.3  Etching  \xf3  The  sample  is  anodically  etched  at\nthe   etching   bias.   The   depth   of   the   etch   well   is\ndetermined  from  the  time  integral  of  the  current  using\nFaraday\xeds law of electrolysis.\n12. 9.4  Profiled  Depth  \xf3  The  profile  assumes  that  the\nmeasured  carrier  concentration  lies  at  a  depth  equal  to\nthe sum of the etch and the depletion depths.\n12. 10  Ring  Area  \xf3  It  is  advised  to  measure  the  etch\nwell   area   after   profiling   and   to   use   this   value   to\nrecalculate the carrier concentration vs. depth profile.\n13  Calculations and Interpretation of Results\n13. 1  Carrier Concentration, N\nThe principle of this method is based on measuring the\nslope of 1/C\n2\nvs V.\n()\n1\n2\n2\n0\n/1\n.\n2\n\u2212\n\x01\n\x02\n\x03\n\x04\n\x05\n\x06"),(0,i.yg)("h1",{id:""},"\u2212"),(0,i.yg)("p",null,"dV\nCd\nAq\nN\nr\n\u03b5\u03b5\n","[cm\n-3\n]","\nwhere\nC is the measured capacitance (for n-type\nmaterial the capacitance associated with the\nexcess area should be subtracted from the\nmeasured capacitance),\nV is the applied bias,\nq is the electronic charge,"),(0,i.yg)("p",null,"\u03b5\nr\nis the relative permittivity of the sample,"),(0,i.yg)("p",null,"\u03b5\no\nis the permittivity of free space\n(= 8.854 \u25ca 10\n-12\nFm\n-1\n)\nA is the area of the etch well\nIt  is  also  possible  to  measure  dC/dV  by  modulating  the\nbias  with  a  low  frequency  (secondary  signal).  The\nd(1/C\n2\n)/dV  of  the  upper  equation  may  be  evaluated  to\nresult in the following formula.\ndV\ndC\nC\nAq\nN\nr\n3\n2\n0\n.\n1"),(0,i.yg)("h1",{id:"\u03b5\u03b5"},"\u03b5\u03b5"),(0,i.yg)("p",null,"[cm\n-3\n]","\n13. 1.1  Excess Area Capacitance,\nexcessC\nw\niw\nexcess\nA\nAA\nCC\n\u2212\n=.\n","[F]"),(0,i.yg)("p",null,"SEMI M46-1101\nE\n\xa9 SEMI 2001 6\nWhere\nC\nexcess\nis  the  capacitance  of  material  in  the\nexcess area,\nA\nw\nis the wetted area,\nA\ni\nis the illuminated area\n13. 2  Depletion   Depth,   W\nd\n,   \xf3   calculated   from   the\nparallel plate capacitor equation.\nC\nA\nW\nr\nd\n\u03b5\u03b5"),(0,i.yg)("h1",{id:"0"},"0"),(0,i.yg)("p",null,"[\u03bcm]","\n13. 3  Etched  depth,  W\ne,\n\xf3 calculated from the charged\npassed   through   the   cell   using   Faraday\xeds   law   for\nelectrolysis.\nW\nM\nzFDA\nIdt\ne=\n\x01\n","[\u03bcm]","\nWhere\nz is the effective dissolution valency,\nF is the Faraday constant,\n(= 9.65 \u25ca 10\n4\nCmol\n-1\n)\nD is the density of the semiconductor,\nM is the molecular weight of the\nsemiconductor\nI is the etch current\n13. 4  Total  depth,  W,  \xf3  the  sum  of  the  depletion  and\netch  depths  and  is  the  depth  at  which  the  measurement\nis made.\nWWWde=+      ","[\u03bcm]","\n14  Reporting Results\n14. 1  The following information shall be included in the\nreport:\n14. 1.1  Identification  of  Specimen  \xf3  including  details\nof  any  pretreatment  such  as  the  use  of  a  selective  etch\nto chemically etch the sample to the layer of interest.\n14. 1.2  Sealing   Ring   Area   \xf3   both   the   wetted   and\nilluminated areas should be reported.\n14. 1.3  Electrolyte \xf3 the composition of the electrolyte\nshould specify the molecular concentration.\n14. 1.4  Material  Constants  \xf3  The  relative  permittivity\nof  the  sample,\n\u03b5\nr\nand  the  effective  dissolution  valency,\nz.\n14. 1.5  Primary Measurement  Signal  \xf3  the  frequency\nand  amplitude  of  the  signal  used  for  the  capacitance\nmeasurement.\n14. 1.6  Secondary  (bias)  Signal  \xf3  If  the  measurement\nis  made  using  a  secondary  modulation  component  its\nfrequency  and  amplitude  should  be  reported.  If  the\nmeasurement   is   made   by   changing   the   bias,   its\nminimum and maximum value should be specified.\n14. 1.7  Measurement  Bias  \xf3  The  average  value  (DC\ncomponent)  of  the  bias  used  during  the  capacitance\nmeasurement.\n14. 1.8  Electrochemical  Etching  Bias  \xf3  The  bias  used\nto  etch  the  sample  including  whether  or  not  the  sample\nwas  illuminated.  If  etched  at  a  constant  current  this\nshould  be  stated.  Then  it  is  not  necessary  to  report  the\nbias.\n14. 1.9  Electrochemical Etching Current \xf3 If etched at\nconstant  bias  the  average  value  of  current  measured\nduring  electrochemical  etching.  If  etched  at  a  constant\ncurrent the value used."),(0,i.yg)("p",null,"NOTICE:.      SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standards  set\nforth   herein   for   any   particular   application.      The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.    Users  are  cautioned  to\nrefer   to   manufacturer\xeds   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature\nrespecting   any   materials   mentioned   herein.      These\nstandards are subject to change without notice.\nThe  user\xeds  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.    By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem mentioned in this standard.  Users of this standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  writte\nn\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI M47-0704 \xa9 SEMI 2001, 2004 1\nSEMI M47-0704\nSPECIFICATION FOR SILICON-ON-INSULATOR (SOI) WAFERS FOR\nCMOS LSI APPLICATIONS\nThis   specification   technically   approved   by   the   Global   Silicon   Wafer   Committee   and   is   the   direct\nresponsibility of the Japanese Silicon Wafer Committee. Current edition approved by the Japanese Regional\nStandards Committee on April 30, 2004.  Initially available at ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," June 2004; to be published July"),(0,i.yg)("h1",{id:"2004"},"2004"),(0,i.yg)("ol",{start:2004},(0,i.yg)("li",{parentName:"ol"},"Originally published November 2001; previously published March 2002.\n1  Purpose"),(0,i.yg)("li",{parentName:"ol"},"1      This   specification   defines   thin-layer   silicon-on-\ninsulator  (SOI)  wafer  requirements  for  CMOS  large\nscale integrated circuit (LSI) devices. In another aspect,\nthis  specification  defines  the  generic  characteristics  of\nSIMOX  and  bonded  silicon-on-insulator  wafers  having\ntypically no more than 0.2 \u03bcm SOI layer thickness. By\ndefining     parameters,     inspection     procedures     and\nacceptance   criteria,   both   users   and   suppliers   may\nuniformly  define  product  characteristics  and  quality\nrequirements.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1        This    specification    is    specifically    directed    to\nSIMOX  and  bonded  silicon-on-insulator  wafers,  which\nare  exclusively  used  for  LSI  applications  made  up  of\nCMOS devices."),(0,i.yg)("li",{parentName:"ol"},"2      A   complete   purchase   specification   requires   the\nbase  silicon  wafer,  SOI  surface  and  layer,  and  buried\noxide layer properties detailed in this standard, suitable\ntest methods for their characterization. SEMI M18 may\nbe for purchase specification purpose.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Referenced Standards"),(0,i.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI      M1      \xf3      Specifications      for      Polished\nMonocrystalline Silicon Wafers\nSEMI   M11   \xf3   Specifications   for   Silicon   Epitaxial\nWafers for Integrated Circuit (IC) Applications\nSEMI  M18  \xf3  Format  for  Silicon  Wafer  Specification\nFrom for Order Entry\nSEMI M22 \xf3 Specifications for Dielectrically Isolated\n(DI) Wafers\nSEMI M34 \xf3 Guide for Specifying SIMOX Wafers\nSEMI M35 \xf3 Guide for Developing Specifications for\nSilicon Wafer Surface Features Detected by Automated\nInspection\nSEMI  M41  \xf3  Specification  of  Silicon-on  Insulator\n(SOI) for Power Device/ICs\nSEMI    MF26    \xf3    Standard    Test    Methods    for\nDetermining   the   Orientation   of   a   Semiconductive\nSingle Crystal\nSEMI    MF42    \xf3    Standard    Test    Methods    for\nConductivity     Type     of     Extrinsic     Semiconductor\nMaterials\nSEMI  MF84  \xf3  Standard  Test  Method  for  Measuring\nResistivity  of  Silicon  Wafers  with  an  In-Line  Four-\nPoint Probe\nSEMI MF523 \xf3 Standard Practice for Unaided Visual\nInspection of Polished Silicon Wafer Surfaces\nSEMI  MF533  \xf3  Standard  Test  Method  for  Thickness\nand Thickness Variation of Silicon Wafers\nSEMI  MF671  \xf3  Standard  Test  Method  for  Measuring\nFlat  Length  on  Wafers  of  Silicon  and  Other  Electronic\nMaterials\nSEMI  MF928  \xf3  Standard  Test  Methods  for  Edge\nContour  of  Circular  Semiconductor  Wafers  and  Rigid\nDisk Substrates\nSEMI    MF1152    \xf3    Standard    Test    Methods    for\nDimensions of Notches on Silicon Wafers\nSEMI MF1188 \xf3 Standard Test Method for Interstitial\nAtomic    Oxygen    Content    of    Silicon    by    Infrared\nAbsorption\nSEMI    MF1241    \xf3    Standard    Test    Methods    for\nTerminology of Silicon Technology\nSEMI MF1390 \xf3 Standard Test Method for Measuring\nWarp  on  Silicon  Wafers  by  Automated  Noncontact\nScanning\nSEMI MF1526 \xf3 Standard Test Method for Measuring\nSurface  Metal  Contamination  on  Silicon  Wafers  by\nTotal Reflection X-Ray Fluorescence Spectroscopy")),(0,i.yg)("p",null,"SEMI M47-0704 \xa9 SEMI 2001, 2004 2\nSEMI MF1530 \xf3 Standard Test Method for Measuring\nFlatness, Thickness, and Thickness Variation on Silicon\nWafers by Automated Noncontact Scanning\nSEMI    MF1619    \xf3    Standard    Test    Method    for\nMeasurement  of  Interstitial  Oxygen  Content  of  Silicon\nWafers  by  Infrared  Absorption  Spectroscopy  with  p-\nPolarized Radiation Incident at Brewster Angle\nSEMI   MF2074   \xf3   Standards   Guide   for   Measuring\nDiameter of Silicon and Other Semiconductor Wafers\n3. 2  ASTM Standards\n1"),(0,i.yg)("p",null,"E122 \xf3 Practice for Choice of Sample Size to Estimate\nAverage Quality of a Lot or Process\nF1620  \xf3  Standard  Practice  for  Calibrating  a  Scanning\nSurface    Inspection    System    Using    Monodisperse\nPolystyrene  Latex  Spheres  Deposited  on  Polished  or\nEpitaxial Wafer Surfaces\n3. 3  JEITA Standards\n2"),(0,i.yg)("p",null,"JEITA    EM-3602    \xf3    Standard    Specification    for\nDimensional Properties of Silicon Wafers with Specular\nSurface\nJEITA   EM-3504\n3\n(JEIDA   61   in   old   version)   \xf3\nStandard Test Method for Interstitial Atomic Oxygen of\nSilicon by Infrared Absorption\nJEITA  EM-3505  \xf3  Height  calibration  in  1  nm  order\nfor AFM\n3. 4  ANSI Standard\n4"),(0,i.yg)("p",null,"ANSI/ASQCZ1.4  \xf3  Sampling  Procedure  and  Tables\nfor Inspection\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n4  Terminology\n4. 1      Many   terms   relating   to   silicon   technology   are\ndefined  in  ASTM  Terminology  F  1241.    Other  terms\nare defined as below.\n4. 2  Abbreviations and Acronyms"),(0,i.yg)("p",null,"1 American Society for Testing and Materials, 100 Barr Harbor\nDrive, West Conshohocken, Pennsylvania 19428-2959, USA.\nTelephone: 610.832.9585, Fax: 610.832.9555 Website:\n",(0,i.yg)("a",{parentName:"p",href:"http://www.astm.org"},"www.astm.org"),"\n2 Japanese Electronic and Information Technology Industries\nAssociation, Tokyo Chamber of Commerce and Industry Bldg. 2-2,\nMarunouchi 3-chome, Chiyoda-ku, Tokyo 100-0005, Japan. Website:\n",(0,i.yg)("a",{parentName:"p",href:"http://www.jeita.or.jp"},"www.jeita.or.jp"),"\n3 Since a new number is assigned, it will be published soon. Until\nthen, an old version spec number is to be referred.\n4 American National Standards Institute, New York Office: 11 West\n42nd Street, New York, NY 10036, USA. Telephone: 212.642.4900;\nFax: 212.398.0023 Website: ",(0,i.yg)("a",{parentName:"p",href:"http://www.ansi.org"},"www.ansi.org"),"\n4. 2.1  BOX \xf3 buried oxide layer\n4. 2.2  SIMOX \xf3 separation by implanted oxygen\n4. 3  Definitions\n4. 3.1  bonded interface \u2014 the plane where the bonding\nbetween handle and device wafers takes place.\n4. 3.2  bonded  wafer  \u2014  an SOI wafer made by bonding\ntwo  silicon  wafers  with  an  insulating  layer  between\nthem. The insulating layer is typically thermally grown\noxide.\n4. 3.3  BOX   pin-hole   \xf3   electrically   conductive   path\nthrough the BOX.\n4. 3.4  buried  oxide  layer  \u2014  the  silicon  dioxide  layer\nbetween SOI layer and base silicon substrate.\n4. 3.5  handle   wafer   or   base   silicon   wafer   or   base\nsilicon  substrate  \xf3  the  substrate    which  structurally\nsupports the BOX and the SOI layer.\n4. 3.6  HF defect \xf3 defect in the SOI layer decorated by\nimmersing the wafer in HF for a certain time.\n4. 3.7  non-SOI  edge  area \u2014 an  annulus  between  the\nnominal  radius  of  the  surface  silicon  layer  and  the\nnominal  radius  of  the  base  silicon  wafer  (for  bonded\nSOI  wafers).  The  annulus  which  implies  an  area  is\ndetermined  by  its  width  as  one  dimension.  It  is  the\ndifference  in  the  nominal  radius  of  the  surface  silicon\nlayer and the base silicon wafer.\n4. 3.8  SIMOX  wafer  \xf3  SOI  wafer  made  by  oxygen\nimplantation technology\n4. 3.9  SOI  etch  pit  \xf3  defect  in  an  SOI  layer  decorated\nby immersing the wafer in Secco etch solution.\n4. 3.10  SOI layer or surface silicon layer \u2014 the silicon\nlayer on the BOX of the SOI wafer.\n4. 3.11  void  \u2014  local  absence  of  SOI  layer  and/or  BOX\nin bonded wafer.\n5  Ordering Information\n5. 1    Purchase  orders  for  SIMOX  or  bonded  silicon-on-\ninsulator  wafers  furnished  to  this  specification  shall\ninclude the following items:\n\u2022 Characteristics for the SOI layer (thickness, crystal\norientation, dopant, etc.)\n\u2022 Characteristics    for    the    base    silicon    substrate\n(thickness, crystal orientation, dopant, etc.)\n\u2022 Characteristics   of   the   buried   oxide   (thickness,\ndielectric breakdown voltage, etc.)\n\u2022 Misalignment of wafer orientation between the SOI\nlayer and the handle wafer"),(0,i.yg)("p",null,"SEMI M47-0704 \xa9 SEMI 2001, 2004 3\n\u2022 Sampling  plan  and  lot  acceptance  procedures  (see\nSection 7)\n\u2022 Methods of test and measurements (see Section 8)\n6  Requirement\n6. 1    Requirements  of  SOI  wafers  consists  of  a  base\nsilicon   wafer   specification   part   and   an   SOI   wafer\nspecification  part.    A  base  silicon  wafer  is  specified\nbased  on  a  SEMI  M18  format.    A  similar  format  is\napplied for the specification of an SOI wafer.\n6. 2      As   a   minimum,   the   base   silicon   wafer   shall\nconform  to  SEMI  M1  and  the  appropriate  individual\npolished  monocrystalline  silicon  wafer  standard;  i.e.\nJEITA EM-3602.\n6. 3    SOI  wafer  specified  items  and  test  methods  are\nlisted in Table 1 and shall not exceed the limits as given\nin Table 1.\nTable 1  Specification of SOI Wafers for CMOS LSI Applications\nSpecification Units\nItem\nSIMOX                        Bonded\nStandard\nreference\nTest  method\nBase Silicon Wafer"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"GENERAL CHARACTERISTICS"),(0,i.yg)("li",{parentName:"ol"},"1 Growth Method CZ                               CZ"),(0,i.yg)("li",{parentName:"ol"},"2 Crystal Orientation\n(100) \xb1 1\u221e (100) \xb1 1\u221e\nSEMI MF26 X-ray diffraction"),(0,i.yg)("li",{parentName:"ol"},"3             Conductivity             Type             P-type P-type SEMI MF42 Hot point probe"),(0,i.yg)("li",{parentName:"ol"},"4                      Dopant                      Boron Boron"),(0,i.yg)("li",{parentName:"ol"},"5 Edge Exclusion, Nominal 3 (mm) 3 (mm)"),(0,i.yg)("li",{parentName:"ol"},"ELECTRICAL CHARACTERISTICS"),(0,i.yg)("li",{parentName:"ol"},"1 Resistivity (Center Point) See NOTE 1. See NOTE 1. SEMI MF84 4-point probe"),(0,i.yg)("li",{parentName:"ol"},"CHEMICAL CHARACTERISTICS"),(0,i.yg)("li",{parentName:"ol"},"1          Oxygen          Concentration          See NOTE 1. See NOTE 1. SEMI MF1188,\nSEMI MF1619,\nJEITA EM-3504\nIR absorption"),(0,i.yg)("li",{parentName:"ol"},"STRUCTURAL CHARACTERISTICS"),(0,i.yg)("li",{parentName:"ol"},"2                         Slip                         None None SEMI MF523 Visual inspection"),(0,i.yg)("li",{parentName:"ol"},"3                     Lineage                     None None SEMI MF523 Visual inspection"),(0,i.yg)("li",{parentName:"ol"},"4                        Twin                        None None SEMI MF523 Visual inspection"),(0,i.yg)("li",{parentName:"ol"},"5                       Swirl                       None None SEMI MF523 Visual inspection"),(0,i.yg)("li",{parentName:"ol"},"6                  Shallow                  Pits                  None None SEMI MF523 Visual inspection")),(0,i.yg)("h1",{id:"5"},"5"),(0,i.yg)("ol",{start:5},(0,i.yg)("li",{parentName:"ol"},"WAFER PREPARATION CHARACTERISITICS"),(0,i.yg)("li",{parentName:"ol"},"1 Wafer ID See NOTE 1. See NOTE 1."),(0,i.yg)("li",{parentName:"ol"},"4 Extrinsic Gettering\nTreatment\nSee NOTE 1. See NOTE 1.")),(0,i.yg)("h1",{id:"6"},"6"),(0,i.yg)("ol",{start:6},(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"MECHANICAL CHARACTERISTICS\nNominal Diameter  150 / 200 (mm) 150 / 200 (mm) SEMI MF2074  6.1\nDiameter Tolerance\n\u2264 \xb1 0.2 (mm) \u2264 \xb1 0.2 (mm)\nSEMI MF2074")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"2 Primary Flat\nLength/Notch Dimension\nSEMI M1 or\nJEITA EM-3602\nSEMI M1 or\nJEITA EM-3602")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"3            Primary            Flat/Notch\nOrientation\n","[011]"," \xb1 1\u221e ","[011]"," \xb1 1\u221e\nSEMI MF671,\nSEMI MF1152")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"6 Edge Profile SEMI M1 SEMI M1 SEMI MF928")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"6.1 Edge Surface Finish See NOTE 1. See NOTE 1. SEMI MF928")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"7 Thickness SEMI M1 or\nJEITA EM-3602\nSEMI M1 or\nJEITA EM-3602\nSEMI MF533 Thickness gauge")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"8            Thickness            Variation\n(TTV)\nSEMI M1 SEMI M1 SEMI MF533 Thickness gauge")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"14 Flatness Site  See NOTE 1.  See NOTE 1."))),(0,i.yg)("p",null,"SEMI M47-0704 \xa9 SEMI 2001, 2004 4\nSpecification Units\nItem\nSIMOX                        Bonded\nStandard\nreference\nTest  method\n(Refer to SEMI\nM18.)\n(Refer to SEMI M18.)\n8. FRONT SURFACE VISUAL INSPECTION CHARACTERISTICS\n8. 01 Specified according to\nSEMI M1 Table 1\nSEMI MF523 Visual inspection\n9. BACK SURFACE VISUAL INSPECTION CHARACTERISTICS\n9. 01 Specified according to\nSEMI M1 Table 1\nSEMI MF523 Visual inspection\nSOI Wafer"),(0,i.yg)("h1",{id:"25"},"25"),(0,i.yg)("ol",{start:25},(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"SOI LAYER CHARACTERISTICS")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"0 Type of SOI SIMOX Bonded")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1 Growth Method CZ See NOTE 1.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"2      Surface      Silicon      Thickness\n\u2264 0.2 (\u03bcm)\nSee NOTE 1.\n\u2264 0.2 (\u03bcm)\nSee NOTE 1.\nSpectroscopic\nellipsometry,\nSpectroscopic\nreflectometry")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"3 Surface Silicon Thickness\nMean Value Variation\n\u2264 \xb1 5 (nm) \u2264 \xb1 5 (nm)\nSee NOTE 2.\nSpectroscopic\nellipsometry,\nSpectroscopic\nreflectometry")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"4      Surface      Silicon      Thickness\nVariation in Wafer\n\u2264 \xb1 3 (nm) \u2264 \xb1 7.5 (nm)\nSee NOTE 2.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"5 Crystal Orientation\n(100) \xb1 1\u221e (100) \xb1 1\u221e\nSEMI MF26 X-ray diffraction")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"6 Rotation Misalignment  NA\n\u2264 \xb1 1\u221e\nVisual")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"7 Edge Exclusion, Nominal 5 (mm)\nSee NOTE 3.\n5 (mm)\nSee NOTE 3.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"8           Non-SOI           Edge           Area           NA           \u2264 3 (mm)"))),(0,i.yg)("p",null,"Visual\n25. 9            Conductivity            Type            P-type                          P-type                          SEMI                          MF42\n25. 10                    Dopant                    Boron                    Boron                                          Secondary                    ion                    mass\nspectroscopy\n25. 11 Dopant Concentration See NOTE 1. See NOTE 1.  Secondary ion mass\nspectroscopy\n25. 12  SOI Etch Pit < 1 \u25ca 10\n6\n(/cm\n2\n) < 1 \u25ca 10\n4\n(/cm\n2\n)   Secco's etching\n25. 13 Threading Dislocation  < 5 \u25ca 10\n4\n(/cm\n2\n)\n(LD)\n< 5 \u25ca 10\n5\n(/cm\n2\n)\n(HD)\nNA                                                                  Secco's                                 etching\n25. 14 HF Defect  < 0.5 (/cm\n2\n) < 0.5 (/cm\n2\n)\n(150 mm\u03c6)\n< 0.3 (/cm\n2\n)\n(200 mm\u03c6)\nHF                             etching\n25. 15                      Void                                            NA                      See NOTE 1.  Visual,  Automated\nparticle counter\n25. 16 Roughness (Si surface)\nrms @ 2 \u25ca 2\u03bcm\n< 0.4 (nm) < 0.2 (nm) JEITA EM-3505 Atomic force microscope\n25. 17    Surface Metal\nContamination (Fe, Cr,\nNi, Cu)\n< 5 \u25ca 10\n10\n(/cm\n2\n)\nfor each atom\n< 5 \u25ca 10\n10\n(/cm\n2\n) for\neach atom\nSEMI MF1526 TXRF\nAAS, ICP-MS"),(0,i.yg)("p",null,"SEMI M47-0704 \xa9 SEMI 2001, 2004 5\nSpecification Units\nItem\nSIMOX                        Bonded\nStandard\nreference\nTest  method"),(0,i.yg)("h1",{id:"26"},"26"),(0,i.yg)("ol",{start:26},(0,i.yg)("li",{parentName:"ol"},"BOX CHARACTERISTICS"),(0,i.yg)("li",{parentName:"ol"},"1              BOX              Thickness\n\u2264 0.4 (\u03bcm)\nSee NOTE 1.\n\u2264 0.4 (\u03bcm)\nSee NOTE 1.\nSpectroscopic\nellipsometry,\nSpectroscopic\nreflectometry"),(0,i.yg)("li",{parentName:"ol"},"2      BOX      Thickness      Variation\n\u2264 \xb1 5 (%) \u2264 \xb1 5 (%)\nSpectroscopic\nellipsometry,\nSpectroscopic\nreflectometry"),(0,i.yg)("li",{parentName:"ol"},"3 Bonded Interface Location")),(0,i.yg)("p",null,"NA  See NOTE 1.\n26. 4 BOX Pinholes  < 0.5 (/cm\n2\n) (LD)\n< 0.1 (/cm\n2\n) (HD)\n< 0.1 (/cm\n2\n)  Cu plating, BOX\ncapacitor\n26. 5 Dielectric Breakdown  > 5 (MV/cm) > 6 (MV/cm)  BOX capacitor"),(0,i.yg)("h1",{id:"27"},"27"),(0,i.yg)("ol",{start:27},(0,i.yg)("li",{parentName:"ol"},"MECHANICAL CHARACTERISTICS"),(0,i.yg)("li",{parentName:"ol"},"1 Warp  < 40 (\u03bcm) (LD)\n< 50 (\u03bcm) (HD)\n< 40 (\u03bcm) SEMI MF1390 Automated noncontact\nscanning"),(0,i.yg)("li",{parentName:"ol"},"2 Flatness-site See NOTE 1.\n(Refer to SEMI\nM18.)\nSee NOTE 1.\n(Refer to SEMI M18.)")),(0,i.yg)("h1",{id:"28"},"28"),(0,i.yg)("ol",{start:28},(0,i.yg)("li",{parentName:"ol"},"FRONT SURFACE VISUAL INSPECTION CHARACTERISTICS"),(0,i.yg)("li",{parentName:"ol"},"1 Scratch None None SEMI MF523 Visual inspection"),(0,i.yg)("li",{parentName:"ol"},"2 Haze None None SEMI MF523 Visual inspection"),(0,i.yg)("li",{parentName:"ol"},"3                       LLS\n@particle size\n\u2264 0.3 (/cm\n2\n) @ >"),(0,i.yg)("li",{parentName:"ol"},"25 \u03bcm\n\u2264 0.3 (/cm\n2\n) @ > 0.2\n\u03bcm\nSEMI MF523 Automated particle\ncounter"),(0,i.yg)("li",{parentName:"ol"},"4 Slip See NOTE 1. See NOTE 1. SEMI MF523 Visual inspection"),(0,i.yg)("li",{parentName:"ol"},"5 Edge Chip SEMI M1 SEMI M1 SEMI MF523 Visual inspection"),(0,i.yg)("li",{parentName:"ol"},"6 Edge Crack SEMI M1 SEMI M1 SEMI MF523 Visual inspection"),(0,i.yg)("li",{parentName:"ol"},"7 Foreign Matter See NOTE 1. See NOTE 1. SEMI MF523 Visual inspection")),(0,i.yg)("h1",{id:"29"},"29"),(0,i.yg)("ol",{start:29},(0,i.yg)("li",{parentName:"ol"},"BACK SURFACE CHARACTERISTICS"),(0,i.yg)("li",{parentName:"ol"},"1 Backside Metal\nContamination (Fe, Cr,\nNi, Cu)\n< 1 \u25ca 10\n11\n(/cm\n2\n)\nfor each atom\n< 1 \u25ca 10\n11\n(/cm\n2\n) for\neach atom\nAAS,                          ICP-MS\nNOTE 1: to be specified or discussed between users and suppliers\nNOTE 2: typically 0.1 \u03bcm and thicker SOI are specified. Thinner SOI is to be discussed between users and suppliers.\nNOTE 3: It is specified by a distance from the FQA boundary to the periphery of a base wafer of nominal dimensions.  It is not a distance from an\nedge of an SOI layer.\nNA: not applicable\nLD: Low dose SIMOX with BOX thickness \u2264 200 nm\nHD: High dose SIMOX with BOX thickness > 200 nm\n7  Sampling Plan"),(0,i.yg)("li",{parentName:"ol"},"1  Unless  otherwise  specified,  ASTM  Practice  E  122\nshall  be  used.    When  so  specified,  appropriate  sample\nsizes shall be selected from each lot in accordance with\nANSI/ASQC Z1.4.  Each quality characteristic shall be\nassigned  with  an  acceptable  quality  level  (AQL)  of  lot\ntolerance percent defective (LTPD) value in accordance\nwith  ANSI/ASQC  Z1.4  definitions  for  critical,  major,\nand minor classifications.  If desired and so specified in\nthe  contract  or  order,  each  of  these  classifications  may\nalternatively  be  assigned  cumulative  AQL  or  LTPD\nvalues.  Inspection levels shall be agreed upon between\nusers and  suppliers.\n8  Test Methods"),(0,i.yg)("li",{parentName:"ol"},"1  Thickness  of  Surface  Silicon  Layer  and  Buried\nOxide Layer"),(0,i.yg)("li",{parentName:"ol"},"1.1  Measurement Methods \uf8e7 Two non-contact, non-\ndestructive      optical      characterization      techniques,\nspectroscopic   ellipsometry   (SE)   and   spectroscopic")),(0,i.yg)("p",null,'SEMI M47-0704 \xa9 SEMI 2001, 2004 6\nreflectometry,   have   proven   useful   both   for   surface\nsilicon  layer  and  buried  oxide  (BOX)  layer  thickness\nmeasurements.  Both  techniques  use  reflected  light  to\nallow deduction of the thickness and refractive index of\nthin  layers.  In  both  cases,  layer  thickness  and  index  of\nrefraction  data  must  be  \xecbacked  out\xee  of  the  measured\noptical  data  by  a  process  of  successive  approximation.\nSilicon   islands   in   the   BOX   layer   of   SIMOX   and\ninterface  non-uniformity  make  these  techniques  less\nreliable.\n8. 1.1.1  Spectroscopic  Ellipsometry  (SE)  Measurement\n\xf3  In  this  measurement,  white  light  from  a  xenon  arc\nlamp  passes  through  a  polarizing  rotating  filter  and\nilluminates  the  sample  site  under  study;  reflected  light\npasses  through  an  analyzer  to  a  monochrometer  and\nphotomultiplier     detector.     For     each     wavelength,\nreflectivity    oscillates    with    polarizer    rotation;    the\nmagnitude   and   phase   of   reflectivity   changes   are\nmeasured  to  determine  ellipsometric  angles,  \u03b4  and  \u03a8.\nThe   two   measured   spectra   are   fit   by   successive\napproximation  to  allow  determination  of  the  surface\nsilicon   layer   and   BOX   layer   thickness   and   oxide\ncomposition.  For  SE,  the  choice  of  instrument  and\nassociated   model   and   fitting   parameters   affect   the\nconfidence-of-fit,  so  they  should  be  taken  into  account\nin the user-supplier agreement.\n8. 1.1.2  Spectroscopic  Reflectometry  Measurement  \xf3\nIn  this  measurement,  light  from  a  xenon  arc  lamp\npasses  through  a  grating  monochrometer  or  optical\nband-pass  filters  and  illuminates  the  sample  site  under\nstudy; reflected light is gathered by a detector. Specular\nreflectivity  is  plotted  as  a  function  of  wavelength  from\n0. 4  \u03bcm  to  1.1  \u03bcm.  The  analysis  proceeds  by  making\nsuccessively    better    approximations    to    index    of\nrefraction   and   absorption   of   each   layer   until   an\nacceptable fit is achieved. Measurements are made with\na reflectance mode optical interferometer.\n8. 1.1.3  Optical   Model   Fitting   and   Correlation   \xf3\nThere  are  slight,  systematic  differences  between  layer\nthickness     measured     by     SE     and     spectroscopic\nreflectometry.   Because   of   this,   users   and   suppliers\nshould  specify  the  actual  measurement  method  to  be\nused.   The   two   methods   offer   results   which   are\nreproducible and well-correlated with each other over a\nwide    range    of    conditions.    If    both    measurement\ntechniques   are   used,   it   is   recommended   that   the\nreflectance  system  measurements  should  be  calibrated\nto fit the results of the SE.\n8. 1.2  Measurement   Positions   \uf8e7 The   measurement\nstrategy  is  to  make  a  detailed  measurement  with  an\naccurate fit on at least nine wafer sites, for example, the\nwafer center, four points at half of the wafer radius and\nfour points at 10 mm from the wafer edge. The number\nand  position  of  wafer  sites  to  be  monitored  should  be\nagreed  on  between  users  and  suppliers.  Generally,  the\ngreater  the  variability  relative  to  the  mean,  the  larger\nthe  number  of  sites  that  should  be  monitored.  In  each\ncase, the measurement system supplies a \xecgoodness-of-\nfit" parameter that indicates a level of confidence in the\nfit to the measured data.\n8. 1.3  Surface  Silicon  Layer  and  Buried  Oxide  (BOX)\nLayer   Thickness   \xf3   Spectra   for   each   site   are   fit\nindependently  with  both  the  surface  silicon  and  BOX\nlayer thickness as adjustable parameters. Both the mean\nthickness and the uniformity should be specified.\n8. 1.4   Surface Silicon Thickness Mean Value Variation\n8. 1.4.1        After    surface    silicon layer    thickness    is\nmeasured  for  predetermined  number  of  wafers  and\nmean  value  of  surface  silicon  thickness  is  derived  for\neach wafer, the maximum and the minimum values are\nchosen, and then the variation (nm) is calculated as;\n\xb1 (Maximum mean value \xf1 Minimum mean value) / 2\n8. 1.4.2    In  case  of  quite  large  number  of  wafers    (ex.  a\nfew hundreds), the variation (mm) can be calculated as;\n\xb1 3\u03c3 (3 times of the standard deviation)\nunder agreement between users and suppliers.'),(0,i.yg)("ol",{start:8},(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.5  Surface Silicon Thickness Variation in Wafer")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.5.1        After    surface    silicon    layer    thickness    is\nmeasured  at  predetermined  number  of  points  within  an\nSOI  wafer,  the  maximum  and  the  minimum  values  are\nchosen, and then the variation (nm) is calculated as ;\n\xb1 (Maximum value \xf1 Minimum value) / 2")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.5.2  In case of multi-points measurements (ex. a few\nhundreds)  within  an  SOI  wafer,  the  variation  (nm)  can\nbe calculated as;\n\xb1 3\u03c3 (3 times of the standard deviation)\nunder agreement between users and suppliers.")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.6   Buried Oxide (BOX) Thickness Variation")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.6.1        After    BOX    thickness    is    measured    for\npredetermined   number   of   points   on   predetermined\nnumber  of  wafers,  the  maximum  and  the  minimum\nvalues   are   chosen,   and   then   the   variation   (%)   is\ncalculated as;\n\xb1 (Maximum value \xf1 Minimum value) \u25ca 100 / (2 \u25ca\nmean value)")),(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("p",{parentName:"li"},"1.6.2  In case of multi-points measurements (ex. a few\nhundreds) within an SOI wafer or quite large number of\nwafers    (ex.  a  few  hundreds),  the  variation  (%)  can  be\ncalculated as;\n\xb1 3\u03c3 (3 times of the standard deviation) \u25ca 100 / (mean\nvalue)\nunder agreement between users and suppliers."))),(0,i.yg)("p",null,"SEMI M47-0704 \xa9 SEMI 2001, 2004 7\n8. 2  Dopant Concentration\n8. 2.1      Secondary   Ion   Mass   Spectroscopy   (SIMS)   is\nutilized  to  determine  dopant  concentration  in  surface\nsilicon layer.\n8. 2.2    The  acceptable  dopant  concentrations  are  to  be\ndetermined by agreement between users and suppliers.\n8. 3  Defects in Surface Silicon Layer\n8. 3.1  SOI Etch Pit\n8. 3.1.1      Defects   in   surface   silicon   layer   including\nstacking  faults,  threading  dislocations  and  other  crystal\ndefects  are  evaluated  by  destructive  chemical  etching\nand  microscopic  etch  pit  density  measurements.  The\nappropriate evaluation procedure for SOI wafers, which\ndepends  on  type  of  defects  targeted  and  thickness  of\nsurface   silicon   layers,   is   determined   by   agreement\nbetween users and suppliers.\n8. 3.1.2    Following  are  examples  of  the  evaluation  on\nSIMOX wafers and bonded wafers.\n8. 3.1.3  Example   1   \xf3   SOI   etch   pit   evaluation   in\nSIMOX  wafers:  Samples  are  first  immersed  in  HF  to\nremove  oxide  from  the  surface.  Then  the  samples  are\netched  by  Secco  etch.    In  the  case  of  a  relatively  thick\nSOI   layer   such   as   170\xf1200   nm,   freshly   prepared\nstandard Secco Etch can be used: one part (by volume)\nof  a  0.15  molar  solution  of  K\n2\nCr\n3\nO\n7\nin  distilled  water\nand two parts HF (49%). In the case of a thin SOI layer\nbelow 100 nm, the samples are etched for 30 seconds in\nthe  solution\n5\n:  50  ml  of  HF  (49%)  plus  80  ml  of  HNO\n3"),(0,i.yg)("p",null,"(61%)    plus    160    ml    of    H\n2\nO    ","[K\n2\nCr\n2\nO\n7\n1g    +\nCu(NO\n3\n)\n2\n\u22c53H\n2\nO 4g]"," (a sort of diluted Secco etch).  For\nboth  cases,  the  etching  should  continue  until  50  nm  of\nthe surface Si remains.  After the etching and rinsing in\nwater,  samples  are  dipped  in  HF  (49%)  for  5  minutes.\nThe  HF  etches  the  buried  oxide  and  creates  cavities\nunder the etch pits.  The number of etch pits is counted\nthrough  optical  microscope.    The  etch  pits  include\nvarious   defects   such   as   threading   dislocations   and\nstacking fault pyramid.\n8. 3.1.4  Example 2 \u2014 SOI etch pit evaluation in bonded\nSOI  wafers  fabricated  by  delamination  followed  by\nCMP:  SOI  etch  pit  density  increases  when  remaining\nSOI   thickness   after   Secco   etching   is   thinner   and\nthinner.  SOI  layers  thicker  than  150  nm  are  usually\netched  down  to  50  nm  by  Secco  etching  before  SOI\netch  pits  are  counted.  These  pits  are  detected  when\nselectively  etched  depth  or  the  size  of  defects  is  larger\nthan SOI layer thickness remaining after Secco etching.\nThus, damages deeper than 50 nm or defects larger than\n50  nm  can  be  detected.  These  pits  come  from  defects"),(0,i.yg)("p",null,"5 L. F. Giles, A. Nejim, and P. L. F. Hemment, Materials Chemistry\nand Physics, vol.35, p. 129, 1993.\ncontained in original silicon material and/or damages or\ndefects induced in SOI fabrication process. The former\nincludes  COP,  bulk  micro  defects,  oxygen  precipitates,\nand  so  on.  The  latter  includes  CMP  damages,  defects\ninduced  by  heat  cycles  and  so  on,  as  possibility.  To\ndefine  origins  of  SOI  etch  pits,  their  distribution  in\ndepth  of  SOI  layers  and/or  that  on  a  wafer  should  be\nevaluated.   For   example,   CMP   damages   may   be\nlocalized  on  surface  of  SOI  layers.  By  etching  SOI\nsurfaces  up  to  desired  depth  with  using  non-selective\netching  such  as  KOH  followed  by  Secco  etching,  etch\npits   due   to   CMP   damages   disappear.   The   depth\ndistribution  of  defects  or  damages  can  be  evaluated  in\nthis manner.\n6"),(0,i.yg)("ol",{start:8},(0,i.yg)("li",{parentName:"ol"},"3.1.5  Example 3 \u2014 SOI etch pit evaluation in bonded\nSOI    wafers    formed    by    epitaxial    layer    transfer\ntechnology:  In  this  case,  there  is  no  COP,  bulk  micro\ndefects,   and   oxygen   precipitates   in   the   SOI   layer\nbecause it is made of epitaxially grown Si on porous Si.\nIn  addition,  mechanical  damage  related  defect  is  not\nintroduced,  since  the  SOI  surface  is  smoothed  out  by\nhydrogen  annealing  instead  of  polishing.  The  major\ndefect   in   this   type   of   SOI   wafers   is   same   sided\npyramidal  stacking  fault,  that  is  induced  at  the  initial\nstage  of  the  epitaxy,  and  is  grown  through  the  epitaxy\nwith upside-down pyramidal shape\n7\n,  and  then  is  turned\nupside-down again by bonding. This defect is decorated\nas the etch pit by standard or diluted Secco\xeds etching as\ndescribed   in   Example   1   in   conjunction   with   HF\ndipping.  It  is  enough  to  etch  until  50  nm  of  the  SOI\nlayer  remaining  to  etch  the  defect  portion  through  the\nSOI  layer  selectively  by  the  defect  etching  such  as\nSecco  etching  because  the  stacking  fault  penetrates\nthrough  the  SOI  layer.    The  following  HF  dipping\netches  the  BOX  through  the  etch  pit  to  form  large\ncavity. It helps to count low density of defects in a wide\nobservation area with low magnification microscope."),(0,i.yg)("li",{parentName:"ol"},"3.2  Threading Dislocation"),(0,i.yg)("li",{parentName:"ol"},"3.2.1      The   etching   of   the   SIMOX   sample   shown\nabove  in  Section  8.3.1.3  (Example  1)  is  terminated\nwhen  the  remaining  surface  silicon  layer  thickness  is\n1/3\xf11/2 of the initial thickness and then dipped in HF as\nthe  same  manner  as  Example  1.    In  this  case  the  etch\npits  include  mainly  threading  dislocations  only  which\ncan be counted through optical microscope."),(0,i.yg)("li",{parentName:"ol"},"3.3  HF Defect"),(0,i.yg)("li",{parentName:"ol"},"3.3.1      Measurement   of   the   microscopic   etch   pit\ndensity  following  an  HF  etch  is  commonly  used  to\ndisclose  defects  in  SOI  material.  Pitting  of  surface")),(0,i.yg)("p",null,"5 K. Mitani, H. Aga, and M. Nakano, Jpn. J. Appl. Phys. vol.36, p.\n1646 1997.\n7 N. Sato, K. Sakaguchi, K. Yamagata, Y. Fujiyama, J. Nakayama,\nand T. Yonehara, Jpn. J. Appl. Phys. vol.35, p. 973 (1996)."),(0,i.yg)("p",null,"SEMI M47-0704 \xa9 SEMI 2001, 2004 8\nsilicon may be present before the HF etch or be caused\nby  HF  etching.  For  this  destructive  measurement,  a\nwhole wafer or at least one quarter of a wafer should be\nused.  The  sample  is  placed  in  concentrated  (49%)  HF\nfor 10 to 15 minutes or diluted (e.g. 25%) HF for longer\ntime (e.g. 3 to 4 hours), then removed, rinsed and dried.\nIf  there  are  pits  or  voids  and/or  metal  particles  or\nsilicides  formed  in  the  surface  silicon  layer,  the  HF\netches  the  metals/silicides  and  then  etch  the  buried\noxide. This results in local etching of BOX with 25\u221250\n\u03bcm  diameter  (depending  on  the  HF  concentration  and\nthe  etch  time)  centered  on  the  original  defects.  The\ndefect    density    is    then    measured    in    an    optical\nmicroscope  using  a  5\u25ca  objective  and  10\u25ca  eyepiece  or\ncomparable  setup.  The  samples  should  be  scanned  for\nwhole surface within edge exclusion boundary.\n8. 3.4  Void\n8. 3.4.1    Voids  are  determined  as  an  unbonded  area  on\nbonded SOI wafers. See SEMI M41. Because SOI layer\nin thin bonded SOI wafers are typically 0.2 \u03bcm thick or\nthinner, void areas are broken and SOI layers as well as\nBOX  are  usually  absent.  By  this  reason,  voids  are\nspecified as local absence of SOI layers and/or BOX in\nbonded wafers in this specification.\n8. 3.4.2  Visual  inspection  \xf3  Under  visible  light,  the\nedge of voids is detected because the edge area is step-\nshaped  due  to  absence  of  SOI  layers  and/or  BOX\nlayers. See Section 8.8 for inspection conditions.\n8. 3.4.3  Detection  as  large  LLS  \xf3  The  edge  of  local\nabsence   of   SOI   layer   and/or   BOX   scatters   light.\nTherefore, voids are detected as large LLS. See Section\n8. 7.2 for the principle. A size of LLS corresponding to\nvarious sizes of voids should be calibrated or correlated\nby   comparison   of   defects   one   by   one   using   a\nmicroscope.\n8. 4  Surface Roughness\n8. 4.1  AFM    (Atomic    Force    Microscope)    \xf3    By\ncontacting  the  probe  equipped  with  the  cantilever  onto\nthe  wafer  surface  of  the  sample,  and  by  scanning  the\ncantilever   and   detecting   the   variation   by   optical\nmethod,   the   roughness   information   is   obtained.   A\ntapping mode is commonly used.\n8. 5  Metal Contamination\n8. 5.1        The    surface    metal    contamination    can    be\nmeasured by TXRF, AAS and ICP-MS methods.\n8. 5.2  TXRF (Total X-Ray Fluorescence) \xf3 Total X-ray\nFluorescence  uses  a  low  angle  incident,  and  a  tightly\ncollimated X-ray beam excites the characteristic X-rays\nfrom  impurity  atoms  near  the  sample  surface.  Usually,\nthe angle of X-ray incidence is less than 0.1 degree. The\nelement  identification  and  the  amount  of  the  element\ncan be obtained by measuring energy and intensities of\nfluorescence  X-ray.  The  instrument  provides  a  map  of\nimpurity  element  distribution.  Surface  roughness  may\nchange  metal  detection  sensitivity.  Thus,  calibration  is\nsuggested   before   samples   with   deferent   level   of\nroughness, e.g. back surface, are measured. A reference\nfor details is SEMI MF1526.\n8. 5.3  AAS (Atomic Absorption Spectroscopy)\n8. 5.3.1    The  elemental  characteristic  absorption  of  the\natom  is  measured  by  introducing  sample  solution  as\naerosol  into  the  flame  and  then  spectral  absorption\nthrough  the  flame  from  the  light  source  is  detected  by\nthe spectrometer. The flameless method, superior to the\nflame method in the sensitivity, is now broadly used.\n8. 5.3.2  Sample     Preparation     \xf3     Careful     sample\npreparation  is  necessary  for  the  precise  measurement.\nSOI  wafer  surface  is  exposed  to  HF  vapor,  and  metals\non  the  surface  are  collected  as  droplet.    To  improve\nsensitivity,  the  volume  of  collective  solution  should  be\nas small as possible and HF drops are rolled all over the\nsurface  in  collective  operation.  In  case  of  precious\nmetals,  it  is  better  to  use  other  kinds  of  collective\nsolutions   instead,   since   they   are   not   dissolved   or\ncollected by HF solution itself.\nExamples:"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"For Cu ; HF-H\n2\nO\n2\n(HF (50 wt.%) : H\n2\nO\n2\n(31\nwt.%): H\n2\nO = 1 : 17 : 82 volume ratio)"),(0,i.yg)("li",{parentName:"ol"},"For Au and Pt ; aqua regia (HNO\n3\n(68 wt.%)  : HCl\n(36 wt.%)  = 1 : 3 volume ratio)"),(0,i.yg)("li",{parentName:"ol"},"5.4  ICP-MS      (Inductively   Coupled   Plasma   Mass\nSpectroscopy)"),(0,i.yg)("li",{parentName:"ol"},"5.4.1      ICP-MS   is   composed   of   ICP   (Inductively\nCoupled  Plasma)  part  as  an  ion  source  and  MS  (Mass\nSpectrometer)  part,  which  measures  the  ions  generated\nat ICP part. Usually, sample solution is vaporized in the\nnebulizer and then finally introduced into Argon plasma\nin   the   silica   tube   called   torch   through   the   spray\nchamber.   The   sample   is   decomposed,   evaporated,\natomized and then ionized in the Argon plasma. Except\nfor   few   atoms   that   have   relatively   high   ionization\npotential, most of the elements (> 90%) can be ionized.\nIons are identified and measured in amount by the mass\nspectrometer."),(0,i.yg)("li",{parentName:"ol"},"5.4.2  Sample  Preparation  \xf3  The  same  method  as\nAAS  method  is  applicable.  In  case  of  quantitative\nmeasurement  of  Fe,  since  its  mass  weight  is  close  to\nthat   of   ArO")),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},",   it   is   necessary   to   pay   attention   to\ndegradation of detection sensitivity.")),(0,i.yg)("p",null,"SEMI M47-0704 \xa9 SEMI 2001, 2004 9\n8. 6  BOX Defect\n8. 6.1  BOX  Pinhole  Measurement-1  (by  CuSO\n4\nplating\nor copper decoration)\n8. 6.1.1    BOX  pinhole  evaluations  shall  be  made  by\nCuSO\n4\nplating or copper decoration methods.  They can\nbe    also    evaluated    by    BOX    capacitor    dielectric\nbreakdown,  the  details  of  which  are  explained  later  in\nBOX Pinhole Measurement-2.\n8. 6.1.2    In  evaluation  by  CuSO\n4\nplating  method,  the\nsample  wafer  is  placed  (front  face  down)  on  a  paper\ntowel soaked in 20% CuSO\n4\nsolution on top of a copper\nplate.  An  aluminum  plate  is  placed  on  the  back  of  the\nwafer.  The  copper  plate  is  grounded,  and  \u221225  V\nDC\nis\napplied  to  the  aluminum  plate.  Small  leakage  currents\n(sub-\u03bcA) through pinholes in the BOX cause copper to\nplate out onto the towel with the density same as BOX\npinhole density.\n8. 6.1.3    In  evaluation  by  copper  decoration  method,  an\nSOI layer is first etched off by KOH solution to expose\na  BOX  layer.  Then  the  wafer  is  immersed  in  methanol\nand  brought  downward  into  direct  contact  with  the\ngold-coated  cathode.  A  copper  mesh  as  an  anode  is\nimmersed in the liquid 5 mm above the wafer. Required\nvoltage  is  applied,  such  as  the  electric  field  in  the\nburied   oxide   layer   is   1   MV/cm.   The   voltage   is\nmeasured  at  the  oxide  surface  with  a  surface  voltage\nprobe.  Localized  copper  decorations  at  pinhole  sites  in\nthe   oxide   are   observed   with   a   low   power   optical\nmicroscope.\n8. 6.2  BOX  Capacitor  Dielectric  Breakdown  \xf3  This\nparameter  can  be  measured  with  BOX  capacitor.  The\nBOX  thickness  affects  both  the  test  procedure  (such  as\ncapacitor  area  and  voltage  criterion)  and  the  allowable\nvalues   of   measured   parameters.   These   should   be\ndetermined by agreement between users and suppliers.\n8. 6.2.1  Test   Structure   \xf3   BOX   capacitor   utilizing\nmesa-etched  SOI  layers  and  Si  substrates  for  both\nelectrodes to apply electric field to the embedded buried\noxide is used.  The area of capacitor, which affects the\nbreakdown voltage, should be determined by agreement\nbetween  users  and  suppliers.    Typical  capacitor  area  is\n0. 01\xf10.1  cm\n2\n.    The  electrode  material  and  thickness\naffect the breakdown phenomena due to thermal effects,\nand so should be included in the agreement.\n8. 6.2.2  Test  Method:  Staircase  I-V  Measurement  \xf3\nVoltage  is  stepped  in  one-volt  increments  from  zero  to\nuntil destructive breakdown is sensed.  The test detects\nthe  onset  of  high  field  conduction,  as  well  as  the  point\nof destructive or massive charge injection and trapping.\n8. 6.3  BOX   Pinhole   Measurement-2   (by   Dielectric\nBreakdown)\n8. 6.3.1    Buried  oxide  pinhole  can  be  detected  also  by\nBOX capacitor.\n8. 6.3.2  Test Structure \xf3 BOX capacitor having an area\nequal to or greater than 0.05 cm\n2\n.\n8. 6.3.3  Test  Method:  Staircase  I-V  \xf3  Measurement\ntesting can be done for both Type I and Type II defects\nwhere  Type  I  defects  are  silicon  pipes  traversing  the\nburied  oxide,  and  Type  II  defects  are  local  regions  of\nthin  buried  oxide.  If  Type  II  defect  density  is  sought,\ncapacitors  are  subjected  to  a  series  of  30  voltage  steps\nof  3.3  volts,  with  current  monitored  after  each  step,\nusing a failure criterion of 1 nA.\n8. 6.3.4    Any  capacitor  displaying  the  failure  current  or\nmore for applied field less than 2 MV/cm is considered\ndefective.    Defect  density  of  either  type  is  calculated\nfrom  the  yield  of  good  capacitors,  (Y  =  1  \u2212  #  failed/#\ntested), using Poisson statistics;\nD = \u22121n (Y)/A,\nwhere A is the total area of the capacitors tested.\n8. 7  Particle   (LLS : Localized Light Scatterer)\n8. 7.1  Light  Scattering  Tomography  \xf3  The  particle\nlarger  than  predetermined  threshold  size  is  counted  by\nan automated particle counter.\n8. 7.2  Principle  of  Measurement  \xf3  By  scanning  the\nlaser  beam  on  the  wafer  surface,  the  light  scattered  by\nparticles on a wafer is detected.  The scattered light and\nthe  noise  from  the  wafer  surface  is  detected  as  a  direct\ncurrent,  on  the  other  hand,  the  scattered  light  by  the\nparticles  can  be  detected  as  pulse  components.    The\nparticle size can be calibrated with standard polystyrene\nlatex spheres.  SOI wafers usually have scattering noise\nfrom  the  layer  interface.    It  is  necessary  to  reduce\nincident   angle   of   the   laser   beam   to   increase   the\nreflective  component  from  the  surface.    For  example,\nS/N  ratio  is  improved  when  using  S-polarized  light  of\n10  degree  incident,  85%  of  its  component  is  reflected\nfrom silicon surface.\nNOTE 2:  Detailed procedure of size calibration with standard\npolystyrene latex spheres: Refer to ASTM F1620.\nNOTE 3:  Measurement  procedure  should  be  determined  by\nagreement between users and suppliers.\n8. 8  Visual  Inspection  \xf3  SOI  wafer  can  be  visually\ninspected   in   accordance   with   SEMI   MF523.   The\nautomatic   inspection   equipment   is   also   used   when\navailable.    For  visual  inspection,  the  collimated  high\nintensity  bright  light  (e.g.  500,000  lux)  is  used.    Under\nusing  this  light,  SOI  wafer  is  inspected  for  haze,  slip,"),(0,i.yg)("p",null,"SEMI M47-0704 \xa9 SEMI 2001, 2004 10\nscratches,  chips,  cracks,  pits,  dimples,  mound,  orange\npeel, voids, LLS and contamination."),(0,i.yg)("p",null,"NOTICE: SEMI      makes      no      warranties      or\nrepresentations  as  to  the  suitability  of  the  standard  set\nforth    herein    for    any    particular    application.    The\ndetermination of the suitability of the standard is solely\nthe  responsibility  of  the  user.  Users  are  cautioned  to\nrefer   to   manufacturer\xeds   instructions,   product   labels,\nproduct   data   sheets,   and   other   relevant   literature\nrespecting   any   materials   mentioned   herein.   These\nstandards are subject to change without notice.\nThe  user\xeds  attention  is  called  to  the  possibility  that\ncompliance with this standard may require use of copy-\nrighted  material  or  of  an  invention  covered  by  patent\nrights.  By  publication  of  this  standard,  SEMI  takes  no\nposition  respecting  the  validity  of  any  patent  rights  or\ncopyrights   asserted   in   connection   with   any   item\nmentioned  in  this  standard.  Users  of  this  standard  are\nexpressly advised that determination of any such patent\nrights  or  copyrights,  and  the  risk  of  infringement  of\nsuch rights, are entirely their own responsibility."),(0,i.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,i.yg)("p",null,"SEMI M48-1101 \xa9 SEMI 2001 1\nSEMI M48-1101\nGUIDE FOR EVALUATING CHEMICAL-MECHANICAL POLISHING\nPROCESSES OF FILMS ON UNPATTERNED SILICON SUBSTRATES\nThis guide was technically approved by the Global Silicon Wafer Committee and is the direct responsibility\nof the North American Silicon Wafer Committee. Current edition approved by the North American Regional\nStandards  Committee  on  August  27,  2001.    Initially  available  at  ",(0,i.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"  September  2001;  to  be\npublished November 2001.\n1  Purpose"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},"1  The purpose of this document is to provide a guide\nfor evaluation of chemical-mechanical polishing (CMP)\nprocesses    of    thin    films    on    unpatterned    silicon\nsubstrates.    This  includes  recommended  procedures  for\nprocess testing and reporting formats."),(0,i.yg)("li",{parentName:"ol"},"2  This guide is intended for use by both suppliers and\nend users.\n2  Scope"),(0,i.yg)("li",{parentName:"ol"},"1    This  document  provides  a  guide  for  evaluating  a\nCMP  process  for  films  deposited  or  grown  on  an\nunpatterned  silicon  substrate.    These  evaluations  could\ninclude  tests  with  fixed  polishing  time,  fixed  removal\nrate,  fixed  ending  thickness,  time-dependent  material\nremoval, and others."),(0,i.yg)("li",{parentName:"ol"},"2      Recommended   procedures   for   characterizing   a\nCMP process are discussed in this guide."),(0,i.yg)("li",{parentName:"ol"},"3  This guide suggests selected parameters and values\nof the properties of the starting monitor wafer."),(0,i.yg)("li",{parentName:"ol"},"4    This  standard  does  not  purport  to  address  safety\nissues,   if   any,   associated   with   its   use.      It   is   the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  health  practices  and  determine  the\napplicability or regulatory limitations prior to use.\n3  Limitations"),(0,i.yg)("li",{parentName:"ol"},"1    The  guide  does  not  address  evaluation  of  CMP\nprocesses for films on patterned substrates."),(0,i.yg)("li",{parentName:"ol"},"2          Evaluation     of     surface     quality     or     surface\ncontamination   is   not   addressed   in   this   document.\nSurface quality and surface contamination are important\naspects  of  the  CMP  process  evaluation  but  they  are\nbeyond the scope of this guide."),(0,i.yg)("li",{parentName:"ol"},"3    This  guide  employs  sample  standard  deviation  to\nestimate variation."),(0,i.yg)("li",{parentName:"ol"},"4    Wafer  positioning  precision  on  a  metrology  tool\ncan  affect  the  precision  of  the  polishing  evaluation.\nThis issue is not addressed in this standard."),(0,i.yg)("li",{parentName:"ol"},"5    The  values  derived  from  the  calculations  in  this\nguide  are  sample-dependent.    They  are  affected  by\nmeasurement location and number of observations.\n4  Referenced Standards"),(0,i.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI    E89    \xf3    Guide    for    Measurement    System\nCapability Analysis\nSEMI      M1      \xf3      Specifications      For      Polished\nMonocrystalline Silicon Wafers\nSEMI  M11  \xf3  Specifications  For  Silicon  Epitaxial\nWafers For Integrated Circuit (IC) Applications\nSEMI  M20  \xf3  Specification  for  Establishing  a  Wafer\nCoordinate System."),(0,i.yg)("li",{parentName:"ol"},"2  ASTM Standards\n1")),(0,i.yg)("p",null,"F 534 \xf3 Test Method for Bow of Silicon Slices\nF  1390  \xf3  Standard  Test  Method  for  Measuring  Warp\non Silicon Wafers by Automated Noncontact Scanning\nF   1530   \xf3   Test   Method   for   Measuring   Flatness,\nThickness  and  Thickness  Variation  on  Silicon  Wafers\nby Automated Noncontact Scanning\nF   1618   \xf3   Standard   Practice   for   Determination   of\nUniformity of Thin Films on Silicon Wafers.\n4. 3  DIN Standards\n2"),(0,i.yg)("p",null,"DIN   50441/4   \xf3   Pr \u0327fung   von   Materialen   f \u0327r   die\nHalbleitertechnologie;    Messung    der    geometrischen\nDimensionen                von                Halbleiterscheiben;\nScheibendurchmesser   und   Flattiefe.      (Measurement\nDetermination    of    the    Geometric    Dimensions    of\nSemiconductors  Slices  ","[including]","  Diameter  and  Flat\nDepth)\nNOTE 1: Unless   otherwise   indicated,   all   documents   cited\nshall be the latest published versions."),(0,i.yg)("p",null,"1  American Society for Testing and Materials, 100 Barr Harbor\nDrive, West Conshohocken, Pennsylvania 19428-2959, USA.\nTelephone: 610.832.9585, Fax: 610.832.9555 Website:\n",(0,i.yg)("a",{parentName:"p",href:"http://www.astm.org"},"www.astm.org"),"\n2  DIN Standards, Deutsches Institut fur Normung e.v., available\nfrom Beuth Verlag GmbH, Burggrafenstrasse 4-10, D-1000 Berlin\n30, Germany"),(0,i.yg)("p",null,"SEMI M48-1101 \xa9 SEMI 2001 2\n5  Terminology\n5. 1  blanket  polish  \xf3  polishing  of  material  deposited\non an unpatterned silicon substrate.\n5. 2  diameter  scan  \xf3  measurements  of  material  on  a\nwafer  taken  along  a  specified  diameter.  The  diameter\nscan is useful in determining the thickness profile of the\nmaterial on the wafer surface.\n5. 3  edge scan \xf3 measurements of material taken along\na  specified  radial  segment  in  the  edge  region  of  the\nwafer.    A  series  of  edge  scans  can  be  employed  to\ndetermine circumferential thickness profile.\n5. 3.1  Discussion  \xf3  the  data  density  for  edge  scan\nmeasurements   is   generally   higher   than   for   other\nmeasurements.      Combining  a  low-density  diameter\nscan  in  the  central  region  of  the  wafer  with  a  higher-\ndensity  edge  scan,  taken  along  the  same  scan  line,  can\nimprove       throughput       with      appropriate      local\nmeasurement data density.\n5. 4  film total thickness variation (film TTV) \xf3 the total\nthickness  variation  (Thk\nmax\n\u2212  Thk\nmin\n)  of  film  material\namong a set of measurement points.\n5. 4.1  Discussion  \xf3  The  variation  may  pertain  to  a\nregion  within  a  wafer,  a  complete  wafer  or  multiple\nwafers  with  a  single  polish  head,  or  multiple  wafers\nwith  multiple  polish  heads.    These  wafer  and  head\ncombinations   must   be   considered   in   planning   and\ncomparing  measurements.    If  one  assumes  that  a  given\nwafer is polished by a subset of the tool heads (typically\none),  a  hierarchical  relationship  exists  such  that  wafers\nmust be associated with the (tool head) subsets used to\npolish  them.    Another  way  to  look  at  this  is,  if  head  is\nconsidered  an  experimental  treatment,  then  a  wafer\npolished  by  one  head  will  be  assumed  to  be  treated\ndifferently  than  a  wafer  polished  by  a  different  head.\nThis relationship leads to what is known as a hierarchic\nor  nested  model.    (In  this  case,  one  says  that  wafer  is\nnested  within  head).    A  more  complete  model  would\nalso  treat  head  as  a  fixed  effect,  wafer  random  and\nnested within head,  and error as nested with head  and\nwafer.    A  random  effect  indicates  that  the  observation\ncomes  from  a  random  sample  of  a  larger  population.\nHead  is  a  fixed  effect  because  the  entire  population  of\nheads  (i.e.,  all  the  heads  on  the  tools)  constitutes  the\nentire   population   of   interest.      Given   this   model,\nvariance  components  would  be  used  to  estimate  the\ndifferent  sources  of  variation.    In  this  case,  the  sample\nstandard    deviation    underestimates    the    population\nstandard  deviation.    Historically,  the  expected  value  of\nthe  variance  components  is  equal  to  the  population\nstandard deviation.  This is not the case for the sample\nstandard deviation.\n5. 5  head    to    head    removal    rate    non-uniformity\n(HTHNU)  \xf3  this  metric  is  useful  when  evaluating\npolishing  processes  on  a  multi-head  tool  configuration.\nIt  is  the  standard  deviation  (1\u03c3)  of  the  removal  rate\nvariation  from  polish  head  (HTH)  to  polish  head  for  a\nfixed number of wafers where the number of wafers run\nfor each head must be equal.  It is expressed as follows:"),(0,i.yg)("p",null,"HTHNU =\n(\nRR         RR\nHTH\n)"),(0,i.yg)("p",null,"k\n2\n1\n1\n\u2212"),(0,i.yg)("p",null,"\u2211"),(0,i.yg)("p",null,"\u2212"),(0,i.yg)("p",null,"=\nk\np\np"),(0,i.yg)("p",null,"1)\nWhere k is the head indexer and p is the total number of\nheads.\nk\nRR\nis the average within wafer removal rate of\nhead k.\nHTH\nRR\nis the head to head wafer removal rate\naveraged   across   all   wafers   and   all   heads.      The\nmeasurement  site  locations  on  each  wafer  must  be\nidentical for all wafers sampled.\nIt may also be expressed as a percentage of the average\nhead to head removal rate:\n)\n%"),(0,i.yg)("h1",{id:"hthnu"},"HTHNU"),(0,i.yg)("p",null,"RR\nk\nRR\nHTH"),(0,i.yg)("p",null,"RR\nHTH"),(0,i.yg)("p",null,"x 100\n\u2013\n\u2211\nk = 1\np\np\n\u2013"),(0,i.yg)("p",null,"1\n("),(0,i.yg)("p",null,"2\n2)\n5. 6  removal   rate   (RR)   \xf3   the   amount   of   material\nremoved  per  unit  time  during  the  polish  process.    At\nany  given  point  i  on  the  wafer,  the  removal  rate  is\nexpressed by\nRR\nThk\npre\nThk\npost\nPolish    time\ni"),(0,i.yg)("h1",{id:"ii"},"ii"),(0,i.yg)("p",null,"\u2212\n3)\n5. 7  thickness,  prepolish  (Thk\npre\n)  \u2014  the  thickness  of\nmaterial  on  an  incoming  blanket  film  wafer  prior  to\npolish.\n5. 8  thickness,  post-polish  (Thk\npost\n)  \xf3  the  thickness  of\nmaterial  remaining  at  a  measurement  site  on  a  silicon\nsubstrate after completion of the polish process.\n5. 9  wafer  to  wafer  (WTW) variation \xf3  the  variation\nacross   multiple   wafers   at   site   locations   where   the\nlocations  on  each  wafer  are  identical  for  all  wafers\nsampled.\n5. 10  wafer   to   wafer   removal   rate   nonuniformity\n(WTWNU) \xf3 a measure of the wafer to wafer removal\nrate  variation.  It  is  the  standard  deviation  (1\u03c3)  of  the\nremoval rate variation wafer to wafer over a polish run"),(0,i.yg)("p",null,"SEMI M48-1101 \xa9 SEMI 2001 3\nthat  employs  a  single  polishing  head.  The  average\nremoval rate for such a group of wafers is expressed as:\nAverage WTW RRRR\nRR\nm\nWTW\nj"),(0,i.yg)("h1",{id:"-1"},"\u21d2="),(0,i.yg)("p",null,"\u2211\nj\nm\n1\n4)\nwhere j  is  the  wafer  indexer  and  m  is  the  total  number\nof wafers within the group. A typical number for m is\n\u2265\n25.\nThe  measurement  site  locations  on  each  wafer  must  be\nidentical  for  all  wafers  sampled.    The  wafer-to-wafer\nremoval non-uniformity is expressed as follows:"),(0,i.yg)("p",null,"WTWNU  =\n(RR\nWIW"),(0,i.yg)("p",null,"RR\nWTW\n)"),(0,i.yg)("p",null,"2"),(0,i.yg)("p",null,"1"),(0,i.yg)("p",null,"1\n\u2212"),(0,i.yg)("p",null,"\u2211"),(0,i.yg)("p",null,"\u2212"),(0,i.yg)("p",null,"="),(0,i.yg)("p",null,"j\nm"),(0,i.yg)("p",null,"m"),(0,i.yg)("p",null,"5)\nIt may also be expressed as a percentage of the average\nwafer to wafer removal rate:\n)\n("),(0,i.yg)("h1",{id:"-wtwnu"},"% WTWNU"),(0,i.yg)("p",null,"RR\nRR\nRR\n\u25ca 100\nWIW\nj\nWTW\nWTW\n2\n1\n\u2212\n\u2212\n\u2211\nm\nj\n= 1\nm\n6)\n5. 11  within wafer average removal rate \xf3 the average\nremoval rate within a wafer.  It is given as"),(0,i.yg)("p",null,"Average WI W  RR RR\nRR\ni\nn\nWIW"),(0,i.yg)("p",null,"\u21d2"),(0,i.yg)("p",null,"="),(0,i.yg)("p",null,"="),(0,i.yg)("p",null,"\u2211"),(0,i.yg)("p",null,"i"),(0,i.yg)("p",null,"n"),(0,i.yg)("p",null,"1"),(0,i.yg)("p",null,"7)\nwhere i  is  the  site  indexer  and  n  is  the  total  number  of\nmeasurement  sites  within  the  wafer,  and  RR\ni\nis  within\nwafer removal rate."),(0,i.yg)("ol",{start:5},(0,i.yg)("li",{parentName:"ol"},"12  within     wafer     removal     rate     nonuniformity\n(WIWNU) \xf3 a measure of removal rate variation.  It is\nthe  standard  deviation  (1\u03c3)  of  the  removal  rate  within\nthe wafer and is expressed as follows:\nWIWNU   =\n(\nRR\ni\nRR\nWIW\n)")),(0,i.yg)("p",null,"2\n1\n\u2212"),(0,i.yg)("h1",{id:"-2"},"\u2211"),(0,i.yg)("p",null,"i\nn\nn\n\u2013\n1\n8)\nwhere i  is  the  site  indexer,  n  is  the  total  number  of\nmeasurement  sites  on  the  wafer  and\nWIW\nRR\nis  the\naverage  within  wafer  removal  rate.    It  may  also  be\nexpressed as a percentage of the average removal rate:\n)("),(0,i.yg)("h1",{id:"-wiwnu"},"% WIWNU"),(0,i.yg)("p",null,"RRRR\nRR\n\u25ca"),(0,i.yg)("p",null,"100\ni\nWIW\nWIW\n2\n1\n\u2212\n\u2212\n\u2211\ni\n=1\nn\nn\n9)\n5. 13  within wafer (WIW)  variation \xf3  the variation in\nmeasurement   values   obtained   at   defined   locations\nwithin a single wafer.\n6  CMP Process Test\n6. 1  Introduction\n6. 1.1    The  CMP  process  test  should  be  performed  with\nattention  to  the  quality  of  both  the  substrate  and  the\nincoming film material, and the relative condition of the\nconsumables and polishing system being utilized.\n6. 1.2  The number of wafers within the group should be\nspecified.\n6. 2  Monitor Wafer\n6. 2.1  Monitor wafer specifications should be per SEMI\nM1 for  incoming  bow,  warp,  total  thickness  variation\n(TTV), and edge profile.\n6. 2.2    The  geometry  of  the  wafer  may  influence  the\nCMP  process  results.    Tables  R-1  and  R-2  in  Related\nInformation   1   recommend   specifications   for   wafer\ngeometry   that   can   minimize   the   effects   of   such\ngeometry on the CMP process test.\n6. 2.3    Record  bow,  warp  and  other  wafer  geometry\ncharacteristics.\n6. 2.4    Wafers  can  be  laser-marked  for  ease  of  tracking.\nData  taken  in  this  mark  area  should  be  excluded  from\nthe process analysis.  It is desirable that all wafers in an\nevaluation   lot   contain   marks   at   the   same   nominal\nlocations.\n6. 3  Incoming Film Properties\n6. 3.1    Record  the  incoming  film  type  and  deposition\ntool   and,   where   applicable,   the   deposition   process\nconditions.\n6. 3.2    Ascertain  that  the  incoming  film  thickness  is\nsufficient  to  prevent  polishing  through  to  the  substrate.\nSee  Tables  R-1  and  R-2  in  Related  Information  1  for\nrecommended values for incoming film thickness.\n6. 4  Post-process Measurements\n6. 4.1    Record  bow,  warp  and  the  same  other  wafer\ngeometry characteristics determined in Section 6.2.3.\nNOTE  2:  These  post-process  measurement  values  may  vary\narbitrarily relative to the pre-process values."),(0,i.yg)("p",null,"SEMI M48-1101 \xa9 SEMI 2001 4\n6. 4.2  Record final film thickness in the same locations\nemployed for the starting film.\n6. 4.3  Calculate global and local film thickness changes\nappropriate for the application of interest.\n6. 5  Metrology tools\n6. 5.1      Select   a   film   thickness   measurement   system\nsuitable   for   the   film   and   sampling   pattern   to   be\ncharacterized.\n6. 5.1.1    Perform  a  gauge  study  on  each  metrology  tool\naccordance    with    SEMI    E89    to    determine    its\neffectiveness for the films to be measured.\n6. 5.2    Ascertain  that  the  metrology  tool  is  operating\nproperly  under  Statistical  Process  Control  prior  to  use\nin the CMP process test.\n6. 5.3  Perform  tool  calibration  in  accordance  with  the\ntool supplier\xeds instructions.\n6. 6  CMP Consumables\n6. 6.1    Identify  all  consumables  including  pad,  insert\nfilm, slurry type, and conditioning end effector.\n6. 6.2    Record  the  manufacturer\xeds  part  number  and  lot\nnumber (if available) of each consumable item.\n6. 6.3  Record the status and history of each consumable\nprior to starting the process test."),(0,i.yg)("p",null,"NOTE 3: The  history  of  consumables  can  affect  the  CMP\nprocess test.\n6. 6.4    Perform  break-in  procedures  for  pad  and  carrier\nfilm as required to ensure stable  operation.    Base  these\nbreak-in   procedures   on   recommendations   from   the\nconsumable supplier.\n6. 7  Polishing Tool\n6. 7.1  Calibrate and record polish downforce, alignment\ntolerances,   velocity,   fluid   dispense   rates   and   other\noperational     parameters     based     on     recommended\nprocedures from the equipment manufacturer.\n6. 7.2  Polish the samples.\n7  Measurement Locations on the Wafer\n7. 1    The  number  and  location  of  measurement  sites  are\nspecific to the process test.  In general, locations should\nbe   evenly   spaced.      Data   extrapolation   beyond   the\nboundary  of  the  measurement  site  population  should\nnot be performed.\n7. 2    ASTM  F  1618  covers  a  set  of  site  distribution\npatterns for measuring the uniformity of a thin film on a\nsilicon wafer, similar to Figures 2 \xf1 5, as well as simple\nprocedures  for  analyzing  and  reporting  the  results  of\nthose  measurements.  For  edge-scan  measurements,  see\nSection 7.3.6 below.  For spiral-scan measurements, see\nSection   7.3.7   below.      For   full-wafer,   high-density\nmeasurements, see Section 7.3.10 below.\n7. 3      Select   one   of   these   patterns   for   CMP   process\nanalysis on unpatterned wafers, unless otherwise agreed\nto.\n7. 3.1    Sampling  plans  are  based  on  concentric  circles,\nspirals,  Cartesian  sites,  partial-radius,  and  partial  and\nsingle-diameter sites.\n7. 3.2    Measurements  are  made  at  the  sites  specified  in\nthe   chosen   sampling   plan,   using   the   appropriate\ninstrumentation  and  measurement  procedure  for  the\nfilm parameter of interest.\n7. 3.3    Measures  of  the  dispersion  of  the  values  are\nobtained by simple statistics specified for the sampling\nplans.\n7. 3.4    For  diagonal  scan  measurements,  refer  to  Figure"),(0,i.yg)("ol",null,(0,i.yg)("li",{parentName:"ol"},(0,i.yg)("pre",{parentName:"li"},(0,i.yg)("code",{parentName:"pre"}," Select   values   for   each   of   the   following   scan\n")),"parameters:\n\u2022 Scan Angle, \u03b8\n\u2022 Scan Radius Start/Stop, r\n1\n/ r\n2")),(0,i.yg)("p",null,"\u2022 Number   of   Measurement   Points,   n,   across   the\ndiameter.\n7. 3.5    For  edge  scan  measurements,  refer  to  Figure  6.\nSelect values for each of the following scan parameters:\n\u2022 Scan Angle, \u03b8\n\u2022 Inner Scan Radius, r\n1"),(0,i.yg)("p",null,"\u2022 Outer Scan Radius, r\n2"),(0,i.yg)("p",null,"\u2022 Number of Measurement Points, n, between r\n1\nand\nr\n2\n.\nNOTE 4: These n measurement     sites     are     uniformly\ndistributed.\n7. 3.5.1  Discussion  \xf3  the  data  density  for  edge  scan\nmeasurements   is   generally   higher   than   for   other\nmeasurements.      Combining  a  low-density  diameter\nscan  in  the  central  region  of  the  wafer  with  a  higher-\ndensity  edge  scan,  taken  along  the  same  scan  line,  can\nimprove       throughput       with      appropriate      local\nmeasurement data density.\n7. 3.6    For  spiral  scan  measurements,  refer  to  Figure  7.\nIn  such  scans,  the  measurements  are  evenly  distributed\nfrom  near  the  center  (r  =  0)  to  near  the  edge  exclusion\nboundary (r = 1 \xf1 EE).  For each successive point, both\nthe  radius  and  the  angle\n\u03b8  are  systematically  changed.\nFor  the  200  mm  example  with  3  mm  edge  exclusion\nshown  in  Figure  7,  the  81  measurement  points  start  at"),(0,i.yg)("p",null,"SEMI M48-1101 \xa9 SEMI 2001 5\nR\n1\n=  0.10  mm  and  \u03b8\n1\n=  0.52\u221e.    Successive  points  are\nincremented with\n\u2206R = 1.21 mm and  \u2206\u03b8  = 1.16\u221e.\nNOTE 5: Spiral  scans  uniformly  sample  properties  that  are\nradially  symmetrical.    These  scans  apply  equal  weight  to  all\nmeasurement  sites.    They  also  provide  radial  information,\nsimilar  to  diameter  scans,  as  well  as  additional  theta-related\ninformation that may not be provided by diameter scans.\n7. 3.7  For concentric circle scans, refer to Figures 2 and\n3.    In  these  scans,  the  inner  circles  lie  on  a  fraction  of\nthe nominal radius.  For notched wafers, the outer circle\nlies  on  a  radius  equal  to  the  nominal  radius  less  the\nedge  exclusion,  which  is  conformal  with  the  notch  on\nnotched wafers.  For flatted wafers the outer circle lies\non a radius equal to the nominal radius less the sum of\nthe flat depth plus the edge exclusion.\n7. 3.8  For Cartesian measurement scans, refer to Figure\n4.\n7. 3.9  For  full-wafer  measurements,  the  measurements\nsites  are  evenly  spaced  over  the  entire  area  being\nexamined.  Typically, the first point is the wafer center,\nand the remaining measurement sites are equally spaced\nabout  the  wafer  center  in  X  and  Y.    This  X-Y  grid  is\nsimilar to Figure 4, but with significantly higher spatial\ndensity.\n7. 4  Record and identify the measurement site locations\nin accordance with SEMI M20.\n7. 4.1  Include an illustration of these locations with the\ntest setup and with the recorded data set."),(0,i.yg)("p",null,"\u03b8"),(0,i.yg)("p",null,"Figure 1\nDiameter Scan\n\u03b8  = scan orientation; r\n1\n, r\n2\n= scan start/stop"),(0,i.yg)("p",null,"SEMI M48-1101 \xa9 SEMI 2001 6\nR/3\nNotched Wafers = R\nnom\n\u2013 EE\nFlatted Wafers = R\nnom\n\u2013 (EE"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"Flat Depth)\nR\nnominal\n2R/3\n\xb0")),(0,i.yg)("p",null,"Figure 2\nThree Concentric Circles"),(0,i.yg)("p",null,"SEMI M48-1101 \xa9 SEMI 2001 7\nNotched Wafers = R\nnom\n\u2013 EE\nFlatted Wafers = R\nnom\n\u2013 (EE"),(0,i.yg)("ul",null,(0,i.yg)("li",{parentName:"ul"},"Flat Depth)\nR/4\n3R/4\nR/2")),(0,i.yg)("p",null,"Figure 3\nFour Concentric Circles"),(0,i.yg)("p",null,"SEMI M48-1101 \xa9 SEMI 2001 8\nY\nsite\nX\nsite"),(0,i.yg)("p",null,"Figure 4\nCartesian Measurement Site Patterns"),(0,i.yg)("p",null,"SEMI M48-1101 \xa9 SEMI 2001 9\nR\nnominal"),(0,i.yg)("p",null,"Figure 5\nSingle-Diameter High-Density Measurement Sites"),(0,i.yg)("p",null,"Figure 6\nEdge Scan Location"),(0,i.yg)("p",null,"SEMI M48-1101 \xa9 SEMI 2001 10\n-100\n-80\n-60\n-40\n-20\n0\n20\n40\n60\n80\n100\n-100   -80   -60    -40   -20020406080    100"),(0,i.yg)("p",null,"Figure 7\nSpiral Scan Example - 200 mm Diameter Wafer, 81 Points"),(0,i.yg)("p",null,"NOTICE:\nSEMI makes no warranties or representations as to the suitability of the standards set forth herein for any\nparticular  application.  The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer's  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature,  respecting  any  materials  or  equipment  mentioned  herein.  These  standards  are  subject  to  change  without\nnotice.\nBy  publication  of  this  standard,  Semiconductor  Equipment  and  Materials  International  (SEMI)  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  items  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights are entirely their own responsibility."))}h.isMDXComponent=!0},5680(e,n,t){t.d(n,{xA:()=>d,yg:()=>m});var a=t(6540);function i(e,n,t){return n in e?Object.defineProperty(e,n,{value:t,enumerable:!0,configurable:!0,writable:!0}):e[n]=t,e}function o(e,n){var t=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);n&&(a=a.filter(function(n){return Object.getOwnPropertyDescriptor(e,n).enumerable})),t.push.apply(t,a)}return t}function r(e){for(var n=1;n<arguments.length;n++){var t=null!=arguments[n]?arguments[n]:{};n%2?o(Object(t),!0).forEach(function(n){i(e,n,t[n])}):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(t)):o(Object(t)).forEach(function(n){Object.defineProperty(e,n,Object.getOwnPropertyDescriptor(t,n))})}return e}function s(e,n){if(null==e)return{};var t,a,i=function(e,n){if(null==e)return{};var t,a,i={},o=Object.keys(e);for(a=0;a<o.length;a++)t=o[a],n.indexOf(t)>=0||(i[t]=e[t]);return i}(e,n);if(Object.getOwnPropertySymbols){var o=Object.getOwnPropertySymbols(e);for(a=0;a<o.length;a++)t=o[a],n.indexOf(t)>=0||Object.prototype.propertyIsEnumerable.call(e,t)&&(i[t]=e[t])}return i}var l=a.createContext({}),c=function(e){var n=a.useContext(l),t=n;return e&&(t="function"==typeof e?e(n):r(r({},n),e)),t},d=function(e){var n=c(e.components);return a.createElement(l.Provider,{value:n},e.children)},h={inlineCode:"code",wrapper:function(e){var n=e.children;return a.createElement(a.Fragment,{},n)}},p=a.forwardRef(function(e,n){var t=e.components,i=e.mdxType,o=e.originalType,l=e.parentName,d=s(e,["components","mdxType","originalType","parentName"]),p=c(t),m=i,u=p["".concat(l,".").concat(m)]||p[m]||h[m]||o;return t?a.createElement(u,r(r({ref:n},d),{},{components:t})):a.createElement(u,r({ref:n},d))});function m(e,n){var t=arguments,i=n&&n.mdxType;if("string"==typeof e||i){var o=t.length,r=new Array(o);r[0]=p;var s={};for(var l in n)hasOwnProperty.call(n,l)&&(s[l]=n[l]);s.originalType=e,s.mdxType="string"==typeof e?e:i,r[1]=s;for(var c=2;c<o;c++)r[c]=t[c];return a.createElement.apply(null,r)}return a.createElement.apply(null,t)}p.displayName="MDXCreateElement"}}]);