<map id="torc::generic::VerilogImporterVisitor::visit" name="torc::generic::VerilogImporterVisitor::visit">
<area shape="rect" id="node2" href="$da/dab/classtorc_1_1generic_1_1VerilogImporterVisitor.html#a904af645f54a32cded937874f5a7a11e" title="Create top&#45;level designs for all Verilog modules that are never instantiated. " alt="" coords="240,5,427,46"/>
</map>
