Two-stage clock domain crossing synchronizer