// Seed: 1186511095
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd86
) (
    input tri1 id_0,
    input supply1 id_1,
    input supply0 id_2
    , id_8,
    input supply1 id_3,
    input tri id_4,
    input wor _id_5,
    output logic id_6
);
  initial begin : LABEL_0
    #1;
    id_6 <= -1;
  end
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8
  );
  logic id_9;
  ;
  logic [1 : 1 'b0 !=  id_5] id_10;
  ;
endmodule
