# FISCâ€‘V Processor

![Build Status](https://img.shields.io/badge/build-passing-brightgreen) ![License](https://img.shields.io/badge/license-MIT-blue) ![Language](https://img.shields.io/badge/language-Verilog-orange)

A lightweight, educational RISCâ€‘Vâ€compliant CPU core written in Verilog â€“ perfect for FPGA prototyping, SoC integration, and learning computerâ€‘architecture from the ground up.

---

## ğŸš€ Features

- **ISA Compatibility**  
  Implements the full RV32I base integer instruction set (with Zicsr and Zifence support).

- **5â€‘Stage Pipeline**  
  - Instruction Fetch (IF)  
  - Instruction Decode & Register Read (ID)  
  - Execute & ALU (EX)  
  - Memory Access (MEM)  
  - Writeâ€‘Back (WB)

- **Hazard Management**  
  - Full dataâ€‘forwarding unit  
  - Stall logic for loadâ€“use hazards  
  - Simple static branch prediction (predictâ€‘notâ€‘taken)

- **Bus Interfaces**  
  - Instruction & data bus (Wishbone)  
  - Optional AXI4â€‘lite wrapper for AMBAâ€‘based systems

- **Configurable Parameters**  
  - Registerâ€‘file size  
  - Endianness (little/big)

- **Toolchain Support**  
  - Works with Verilator for cycleâ€‘accurate simulation  
  - Ready for synthesis on major FPGA families (Xilinx, Intel/Altera)  

---

## ğŸ“ Architecture Overview

