#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f896722720 .scope module, "instruction_memory" "instruction_memory" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "instruction";
v000001f896722ef0_0 .var/i "i", 31 0;
v000001f89670ef30 .array "instr_mem", 127 0, 31 0;
v000001f89670bdd0_0 .var "instruction", 31 0;
o000001f896758808 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001f896708a80_0 .net "pc", 31 0, o000001f896758808;  0 drivers
v000001f89670ef30_0 .array/port v000001f89670ef30, 0;
v000001f89670ef30_1 .array/port v000001f89670ef30, 1;
v000001f89670ef30_2 .array/port v000001f89670ef30, 2;
E_000001f89670c240/0 .event anyedge, v000001f896708a80_0, v000001f89670ef30_0, v000001f89670ef30_1, v000001f89670ef30_2;
v000001f89670ef30_3 .array/port v000001f89670ef30, 3;
v000001f89670ef30_4 .array/port v000001f89670ef30, 4;
v000001f89670ef30_5 .array/port v000001f89670ef30, 5;
v000001f89670ef30_6 .array/port v000001f89670ef30, 6;
E_000001f89670c240/1 .event anyedge, v000001f89670ef30_3, v000001f89670ef30_4, v000001f89670ef30_5, v000001f89670ef30_6;
v000001f89670ef30_7 .array/port v000001f89670ef30, 7;
v000001f89670ef30_8 .array/port v000001f89670ef30, 8;
v000001f89670ef30_9 .array/port v000001f89670ef30, 9;
v000001f89670ef30_10 .array/port v000001f89670ef30, 10;
E_000001f89670c240/2 .event anyedge, v000001f89670ef30_7, v000001f89670ef30_8, v000001f89670ef30_9, v000001f89670ef30_10;
v000001f89670ef30_11 .array/port v000001f89670ef30, 11;
v000001f89670ef30_12 .array/port v000001f89670ef30, 12;
v000001f89670ef30_13 .array/port v000001f89670ef30, 13;
v000001f89670ef30_14 .array/port v000001f89670ef30, 14;
E_000001f89670c240/3 .event anyedge, v000001f89670ef30_11, v000001f89670ef30_12, v000001f89670ef30_13, v000001f89670ef30_14;
v000001f89670ef30_15 .array/port v000001f89670ef30, 15;
v000001f89670ef30_16 .array/port v000001f89670ef30, 16;
v000001f89670ef30_17 .array/port v000001f89670ef30, 17;
v000001f89670ef30_18 .array/port v000001f89670ef30, 18;
E_000001f89670c240/4 .event anyedge, v000001f89670ef30_15, v000001f89670ef30_16, v000001f89670ef30_17, v000001f89670ef30_18;
v000001f89670ef30_19 .array/port v000001f89670ef30, 19;
v000001f89670ef30_20 .array/port v000001f89670ef30, 20;
v000001f89670ef30_21 .array/port v000001f89670ef30, 21;
v000001f89670ef30_22 .array/port v000001f89670ef30, 22;
E_000001f89670c240/5 .event anyedge, v000001f89670ef30_19, v000001f89670ef30_20, v000001f89670ef30_21, v000001f89670ef30_22;
v000001f89670ef30_23 .array/port v000001f89670ef30, 23;
v000001f89670ef30_24 .array/port v000001f89670ef30, 24;
v000001f89670ef30_25 .array/port v000001f89670ef30, 25;
v000001f89670ef30_26 .array/port v000001f89670ef30, 26;
E_000001f89670c240/6 .event anyedge, v000001f89670ef30_23, v000001f89670ef30_24, v000001f89670ef30_25, v000001f89670ef30_26;
v000001f89670ef30_27 .array/port v000001f89670ef30, 27;
v000001f89670ef30_28 .array/port v000001f89670ef30, 28;
v000001f89670ef30_29 .array/port v000001f89670ef30, 29;
v000001f89670ef30_30 .array/port v000001f89670ef30, 30;
E_000001f89670c240/7 .event anyedge, v000001f89670ef30_27, v000001f89670ef30_28, v000001f89670ef30_29, v000001f89670ef30_30;
v000001f89670ef30_31 .array/port v000001f89670ef30, 31;
v000001f89670ef30_32 .array/port v000001f89670ef30, 32;
v000001f89670ef30_33 .array/port v000001f89670ef30, 33;
v000001f89670ef30_34 .array/port v000001f89670ef30, 34;
E_000001f89670c240/8 .event anyedge, v000001f89670ef30_31, v000001f89670ef30_32, v000001f89670ef30_33, v000001f89670ef30_34;
v000001f89670ef30_35 .array/port v000001f89670ef30, 35;
v000001f89670ef30_36 .array/port v000001f89670ef30, 36;
v000001f89670ef30_37 .array/port v000001f89670ef30, 37;
v000001f89670ef30_38 .array/port v000001f89670ef30, 38;
E_000001f89670c240/9 .event anyedge, v000001f89670ef30_35, v000001f89670ef30_36, v000001f89670ef30_37, v000001f89670ef30_38;
v000001f89670ef30_39 .array/port v000001f89670ef30, 39;
v000001f89670ef30_40 .array/port v000001f89670ef30, 40;
v000001f89670ef30_41 .array/port v000001f89670ef30, 41;
v000001f89670ef30_42 .array/port v000001f89670ef30, 42;
E_000001f89670c240/10 .event anyedge, v000001f89670ef30_39, v000001f89670ef30_40, v000001f89670ef30_41, v000001f89670ef30_42;
v000001f89670ef30_43 .array/port v000001f89670ef30, 43;
v000001f89670ef30_44 .array/port v000001f89670ef30, 44;
v000001f89670ef30_45 .array/port v000001f89670ef30, 45;
v000001f89670ef30_46 .array/port v000001f89670ef30, 46;
E_000001f89670c240/11 .event anyedge, v000001f89670ef30_43, v000001f89670ef30_44, v000001f89670ef30_45, v000001f89670ef30_46;
v000001f89670ef30_47 .array/port v000001f89670ef30, 47;
v000001f89670ef30_48 .array/port v000001f89670ef30, 48;
v000001f89670ef30_49 .array/port v000001f89670ef30, 49;
v000001f89670ef30_50 .array/port v000001f89670ef30, 50;
E_000001f89670c240/12 .event anyedge, v000001f89670ef30_47, v000001f89670ef30_48, v000001f89670ef30_49, v000001f89670ef30_50;
v000001f89670ef30_51 .array/port v000001f89670ef30, 51;
v000001f89670ef30_52 .array/port v000001f89670ef30, 52;
v000001f89670ef30_53 .array/port v000001f89670ef30, 53;
v000001f89670ef30_54 .array/port v000001f89670ef30, 54;
E_000001f89670c240/13 .event anyedge, v000001f89670ef30_51, v000001f89670ef30_52, v000001f89670ef30_53, v000001f89670ef30_54;
v000001f89670ef30_55 .array/port v000001f89670ef30, 55;
v000001f89670ef30_56 .array/port v000001f89670ef30, 56;
v000001f89670ef30_57 .array/port v000001f89670ef30, 57;
v000001f89670ef30_58 .array/port v000001f89670ef30, 58;
E_000001f89670c240/14 .event anyedge, v000001f89670ef30_55, v000001f89670ef30_56, v000001f89670ef30_57, v000001f89670ef30_58;
v000001f89670ef30_59 .array/port v000001f89670ef30, 59;
v000001f89670ef30_60 .array/port v000001f89670ef30, 60;
v000001f89670ef30_61 .array/port v000001f89670ef30, 61;
v000001f89670ef30_62 .array/port v000001f89670ef30, 62;
E_000001f89670c240/15 .event anyedge, v000001f89670ef30_59, v000001f89670ef30_60, v000001f89670ef30_61, v000001f89670ef30_62;
v000001f89670ef30_63 .array/port v000001f89670ef30, 63;
v000001f89670ef30_64 .array/port v000001f89670ef30, 64;
v000001f89670ef30_65 .array/port v000001f89670ef30, 65;
v000001f89670ef30_66 .array/port v000001f89670ef30, 66;
E_000001f89670c240/16 .event anyedge, v000001f89670ef30_63, v000001f89670ef30_64, v000001f89670ef30_65, v000001f89670ef30_66;
v000001f89670ef30_67 .array/port v000001f89670ef30, 67;
v000001f89670ef30_68 .array/port v000001f89670ef30, 68;
v000001f89670ef30_69 .array/port v000001f89670ef30, 69;
v000001f89670ef30_70 .array/port v000001f89670ef30, 70;
E_000001f89670c240/17 .event anyedge, v000001f89670ef30_67, v000001f89670ef30_68, v000001f89670ef30_69, v000001f89670ef30_70;
v000001f89670ef30_71 .array/port v000001f89670ef30, 71;
v000001f89670ef30_72 .array/port v000001f89670ef30, 72;
v000001f89670ef30_73 .array/port v000001f89670ef30, 73;
v000001f89670ef30_74 .array/port v000001f89670ef30, 74;
E_000001f89670c240/18 .event anyedge, v000001f89670ef30_71, v000001f89670ef30_72, v000001f89670ef30_73, v000001f89670ef30_74;
v000001f89670ef30_75 .array/port v000001f89670ef30, 75;
v000001f89670ef30_76 .array/port v000001f89670ef30, 76;
v000001f89670ef30_77 .array/port v000001f89670ef30, 77;
v000001f89670ef30_78 .array/port v000001f89670ef30, 78;
E_000001f89670c240/19 .event anyedge, v000001f89670ef30_75, v000001f89670ef30_76, v000001f89670ef30_77, v000001f89670ef30_78;
v000001f89670ef30_79 .array/port v000001f89670ef30, 79;
v000001f89670ef30_80 .array/port v000001f89670ef30, 80;
v000001f89670ef30_81 .array/port v000001f89670ef30, 81;
v000001f89670ef30_82 .array/port v000001f89670ef30, 82;
E_000001f89670c240/20 .event anyedge, v000001f89670ef30_79, v000001f89670ef30_80, v000001f89670ef30_81, v000001f89670ef30_82;
v000001f89670ef30_83 .array/port v000001f89670ef30, 83;
v000001f89670ef30_84 .array/port v000001f89670ef30, 84;
v000001f89670ef30_85 .array/port v000001f89670ef30, 85;
v000001f89670ef30_86 .array/port v000001f89670ef30, 86;
E_000001f89670c240/21 .event anyedge, v000001f89670ef30_83, v000001f89670ef30_84, v000001f89670ef30_85, v000001f89670ef30_86;
v000001f89670ef30_87 .array/port v000001f89670ef30, 87;
v000001f89670ef30_88 .array/port v000001f89670ef30, 88;
v000001f89670ef30_89 .array/port v000001f89670ef30, 89;
v000001f89670ef30_90 .array/port v000001f89670ef30, 90;
E_000001f89670c240/22 .event anyedge, v000001f89670ef30_87, v000001f89670ef30_88, v000001f89670ef30_89, v000001f89670ef30_90;
v000001f89670ef30_91 .array/port v000001f89670ef30, 91;
v000001f89670ef30_92 .array/port v000001f89670ef30, 92;
v000001f89670ef30_93 .array/port v000001f89670ef30, 93;
v000001f89670ef30_94 .array/port v000001f89670ef30, 94;
E_000001f89670c240/23 .event anyedge, v000001f89670ef30_91, v000001f89670ef30_92, v000001f89670ef30_93, v000001f89670ef30_94;
v000001f89670ef30_95 .array/port v000001f89670ef30, 95;
v000001f89670ef30_96 .array/port v000001f89670ef30, 96;
v000001f89670ef30_97 .array/port v000001f89670ef30, 97;
v000001f89670ef30_98 .array/port v000001f89670ef30, 98;
E_000001f89670c240/24 .event anyedge, v000001f89670ef30_95, v000001f89670ef30_96, v000001f89670ef30_97, v000001f89670ef30_98;
v000001f89670ef30_99 .array/port v000001f89670ef30, 99;
v000001f89670ef30_100 .array/port v000001f89670ef30, 100;
v000001f89670ef30_101 .array/port v000001f89670ef30, 101;
v000001f89670ef30_102 .array/port v000001f89670ef30, 102;
E_000001f89670c240/25 .event anyedge, v000001f89670ef30_99, v000001f89670ef30_100, v000001f89670ef30_101, v000001f89670ef30_102;
v000001f89670ef30_103 .array/port v000001f89670ef30, 103;
v000001f89670ef30_104 .array/port v000001f89670ef30, 104;
v000001f89670ef30_105 .array/port v000001f89670ef30, 105;
v000001f89670ef30_106 .array/port v000001f89670ef30, 106;
E_000001f89670c240/26 .event anyedge, v000001f89670ef30_103, v000001f89670ef30_104, v000001f89670ef30_105, v000001f89670ef30_106;
v000001f89670ef30_107 .array/port v000001f89670ef30, 107;
v000001f89670ef30_108 .array/port v000001f89670ef30, 108;
v000001f89670ef30_109 .array/port v000001f89670ef30, 109;
v000001f89670ef30_110 .array/port v000001f89670ef30, 110;
E_000001f89670c240/27 .event anyedge, v000001f89670ef30_107, v000001f89670ef30_108, v000001f89670ef30_109, v000001f89670ef30_110;
v000001f89670ef30_111 .array/port v000001f89670ef30, 111;
v000001f89670ef30_112 .array/port v000001f89670ef30, 112;
v000001f89670ef30_113 .array/port v000001f89670ef30, 113;
v000001f89670ef30_114 .array/port v000001f89670ef30, 114;
E_000001f89670c240/28 .event anyedge, v000001f89670ef30_111, v000001f89670ef30_112, v000001f89670ef30_113, v000001f89670ef30_114;
v000001f89670ef30_115 .array/port v000001f89670ef30, 115;
v000001f89670ef30_116 .array/port v000001f89670ef30, 116;
v000001f89670ef30_117 .array/port v000001f89670ef30, 117;
v000001f89670ef30_118 .array/port v000001f89670ef30, 118;
E_000001f89670c240/29 .event anyedge, v000001f89670ef30_115, v000001f89670ef30_116, v000001f89670ef30_117, v000001f89670ef30_118;
v000001f89670ef30_119 .array/port v000001f89670ef30, 119;
v000001f89670ef30_120 .array/port v000001f89670ef30, 120;
v000001f89670ef30_121 .array/port v000001f89670ef30, 121;
v000001f89670ef30_122 .array/port v000001f89670ef30, 122;
E_000001f89670c240/30 .event anyedge, v000001f89670ef30_119, v000001f89670ef30_120, v000001f89670ef30_121, v000001f89670ef30_122;
v000001f89670ef30_123 .array/port v000001f89670ef30, 123;
v000001f89670ef30_124 .array/port v000001f89670ef30, 124;
v000001f89670ef30_125 .array/port v000001f89670ef30, 125;
v000001f89670ef30_126 .array/port v000001f89670ef30, 126;
E_000001f89670c240/31 .event anyedge, v000001f89670ef30_123, v000001f89670ef30_124, v000001f89670ef30_125, v000001f89670ef30_126;
v000001f89670ef30_127 .array/port v000001f89670ef30, 127;
E_000001f89670c240/32 .event anyedge, v000001f89670ef30_127, v000001f89670bdd0_0;
E_000001f89670c240 .event/or E_000001f89670c240/0, E_000001f89670c240/1, E_000001f89670c240/2, E_000001f89670c240/3, E_000001f89670c240/4, E_000001f89670c240/5, E_000001f89670c240/6, E_000001f89670c240/7, E_000001f89670c240/8, E_000001f89670c240/9, E_000001f89670c240/10, E_000001f89670c240/11, E_000001f89670c240/12, E_000001f89670c240/13, E_000001f89670c240/14, E_000001f89670c240/15, E_000001f89670c240/16, E_000001f89670c240/17, E_000001f89670c240/18, E_000001f89670c240/19, E_000001f89670c240/20, E_000001f89670c240/21, E_000001f89670c240/22, E_000001f89670c240/23, E_000001f89670c240/24, E_000001f89670c240/25, E_000001f89670c240/26, E_000001f89670c240/27, E_000001f89670c240/28, E_000001f89670c240/29, E_000001f89670c240/30, E_000001f89670c240/31, E_000001f89670c240/32;
    .scope S_000001f896722720;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f896722ef0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001f896722ef0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 13, 0, 32;
    %ix/getv/s 4, v000001f896722ef0_0;
    %store/vec4a v000001f89670ef30, 4, 0;
    %load/vec4 v000001f896722ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f896722ef0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 15 "$readmemb", "../instructions.txt", v000001f89670ef30 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001f896722720;
T_1 ;
    %wait E_000001f89670c240;
    %load/vec4 v000001f896708a80_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v000001f89670ef30, 4;
    %store/vec4 v000001f89670bdd0_0, 0, 32;
    %vpi_call 2 26 "$display", "Instruction Fetch: PC = %d, Instruction = %b", v000001f896708a80_0, v000001f89670bdd0_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "instruction_memory.v";
