<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>isadmavar.h source code [netbsd/sys/dev/isa/isadmavar.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="isa_dma_state,isa_mem "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/isa/isadmavar.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>isa</a>/<a href='isadmavar.h.html'>isadmavar.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: isadmavar.h,v 1.26 2012/04/29 21:13:56 dsl Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1997, 1998, 2000 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,</i></td></tr>
<tr><th id="9">9</th><td><i> * NASA Ames Research Center.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="12">12</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="13">13</th><td><i> * are met:</i></td></tr>
<tr><th id="14">14</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="16">16</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="17">17</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="18">18</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="21">21</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="22">22</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="23">23</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="24">24</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">ifndef</span> <span class="macro" data-ref="_M/_DEV_ISA_ISADMAVAR_H_">_DEV_ISA_ISADMAVAR_H_</span></u></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/_DEV_ISA_ISADMAVAR_H_" data-ref="_M/_DEV_ISA_ISADMAVAR_H_">_DEV_ISA_ISADMAVAR_H_</dfn></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/DMAMODE_WRITE" data-ref="_M/DMAMODE_WRITE">DMAMODE_WRITE</dfn>		0x00</u></td></tr>
<tr><th id="37">37</th><td><u>#define	<dfn class="macro" id="_M/DMAMODE_READ" data-ref="_M/DMAMODE_READ">DMAMODE_READ</dfn>		0x01</u></td></tr>
<tr><th id="38">38</th><td><u>#define	<dfn class="macro" id="_M/DMAMODE_SINGLE" data-ref="_M/DMAMODE_SINGLE">DMAMODE_SINGLE</dfn>		0x00</u></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/DMAMODE_DEMAND" data-ref="_M/DMAMODE_DEMAND">DMAMODE_DEMAND</dfn>		0x02</u></td></tr>
<tr><th id="40">40</th><td><u>#define	<dfn class="macro" id="_M/DMAMODE_LOOP" data-ref="_M/DMAMODE_LOOP">DMAMODE_LOOP</dfn>		0x04</u></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/DMAMODE_LOOPDEMAND" data-ref="_M/DMAMODE_LOOPDEMAND">DMAMODE_LOOPDEMAND</dfn>	(DMAMODE_LOOP | DMAMODE_DEMAND)</u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * ISA DMA state.  This structure is provided by the ISA chipset</i></td></tr>
<tr><th id="45">45</th><td><i> * DMA entry points to the generic back-end functions that actually</i></td></tr>
<tr><th id="46">46</th><td><i> * frob the controller.</i></td></tr>
<tr><th id="47">47</th><td><i> */</i></td></tr>
<tr><th id="48">48</th><td><b>struct</b> <dfn class="type def" id="isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</dfn> {</td></tr>
<tr><th id="49">49</th><td>	<a class="typedef" href="../../sys/device_if.h.html#device_t" title='device_t' data-type='struct device *' data-ref="device_t" data-ref-filename="device_t">device_t</a> <dfn class="decl field" id="isa_dma_state::ids_dev" title='isa_dma_state::ids_dev' data-ref="isa_dma_state::ids_dev" data-ref-filename="isa_dma_state..ids_dev">ids_dev</dfn>;		<i>/* associated device (for dv_xname) */</i></td></tr>
<tr><th id="50">50</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_tag_t" title='bus_space_tag_t' data-type='struct bus_space_tag *' data-ref="bus_space_tag_t" data-ref-filename="bus_space_tag_t">bus_space_tag_t</a> <dfn class="decl field" id="isa_dma_state::ids_bst" title='isa_dma_state::ids_bst' data-ref="isa_dma_state::ids_bst" data-ref-filename="isa_dma_state..ids_bst">ids_bst</dfn>;	<i>/* bus space tag for DMA controller */</i></td></tr>
<tr><th id="51">51</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_handle_t" title='bus_space_handle_t' data-type='vaddr_t' data-ref="bus_space_handle_t" data-ref-filename="bus_space_handle_t">bus_space_handle_t</a> <dfn class="decl field" id="isa_dma_state::ids_dma1h" title='isa_dma_state::ids_dma1h' data-ref="isa_dma_state::ids_dma1h" data-ref-filename="isa_dma_state..ids_dma1h">ids_dma1h</dfn>;	<i>/* handle for DMA controller #1 */</i></td></tr>
<tr><th id="52">52</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_handle_t" title='bus_space_handle_t' data-type='vaddr_t' data-ref="bus_space_handle_t" data-ref-filename="bus_space_handle_t">bus_space_handle_t</a> <dfn class="decl field" id="isa_dma_state::ids_dma2h" title='isa_dma_state::ids_dma2h' data-ref="isa_dma_state::ids_dma2h" data-ref-filename="isa_dma_state..ids_dma2h">ids_dma2h</dfn>;	<i>/* handle for DMA controller #2 */</i></td></tr>
<tr><th id="53">53</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_handle_t" title='bus_space_handle_t' data-type='vaddr_t' data-ref="bus_space_handle_t" data-ref-filename="bus_space_handle_t">bus_space_handle_t</a> <dfn class="decl field" id="isa_dma_state::ids_dmapgh" title='isa_dma_state::ids_dmapgh' data-ref="isa_dma_state::ids_dmapgh" data-ref-filename="isa_dma_state..ids_dmapgh">ids_dmapgh</dfn>;	<i>/* handle for DMA page registers */</i></td></tr>
<tr><th id="54">54</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_tag_t" title='bus_dma_tag_t' data-type='struct x86_bus_dma_tag *' data-ref="bus_dma_tag_t" data-ref-filename="bus_dma_tag_t">bus_dma_tag_t</a> <dfn class="decl field" id="isa_dma_state::ids_dmat" title='isa_dma_state::ids_dmat' data-ref="isa_dma_state::ids_dmat" data-ref-filename="isa_dma_state..ids_dmat">ids_dmat</dfn>;		<i>/* DMA tag for DMA controller */</i></td></tr>
<tr><th id="55">55</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dmamap_t" title='bus_dmamap_t' data-type='struct x86_bus_dmamap *' data-ref="bus_dmamap_t" data-ref-filename="bus_dmamap_t">bus_dmamap_t</a> <dfn class="decl field" id="isa_dma_state::ids_dmamaps" title='isa_dma_state::ids_dmamaps' data-ref="isa_dma_state::ids_dmamaps" data-ref-filename="isa_dma_state..ids_dmamaps">ids_dmamaps</dfn>[<var>8</var>];	<i>/* DMA maps for each channel */</i></td></tr>
<tr><th id="56">56</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_size_t" title='bus_size_t' data-type='size_t' data-ref="bus_size_t" data-ref-filename="bus_size_t">bus_size_t</a> <dfn class="decl field" id="isa_dma_state::ids_dmalength" title='isa_dma_state::ids_dmalength' data-ref="isa_dma_state::ids_dmalength" data-ref-filename="isa_dma_state..ids_dmalength">ids_dmalength</dfn>[<var>8</var>];	<i>/* size of DMA transfer per channel */</i></td></tr>
<tr><th id="57">57</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_size_t" title='bus_size_t' data-type='size_t' data-ref="bus_size_t" data-ref-filename="bus_size_t">bus_size_t</a> <dfn class="decl field" id="isa_dma_state::ids_maxsize" title='isa_dma_state::ids_maxsize' data-ref="isa_dma_state::ids_maxsize" data-ref-filename="isa_dma_state..ids_maxsize">ids_maxsize</dfn>[<var>8</var>];	<i>/* max size per channel */</i></td></tr>
<tr><th id="58">58</th><td>	<em>int</em>	<dfn class="decl field" id="isa_dma_state::ids_drqmap" title='isa_dma_state::ids_drqmap' data-ref="isa_dma_state::ids_drqmap" data-ref-filename="isa_dma_state..ids_drqmap">ids_drqmap</dfn>;		<i>/* available DRQs (bitmap) */</i></td></tr>
<tr><th id="59">59</th><td>	<em>int</em>	<dfn class="decl field" id="isa_dma_state::ids_dmareads" title='isa_dma_state::ids_dmareads' data-ref="isa_dma_state::ids_dmareads" data-ref-filename="isa_dma_state..ids_dmareads">ids_dmareads</dfn>;		<i>/* state for isa_dmadone() (bitmap) */</i></td></tr>
<tr><th id="60">60</th><td>	<em>int</em>	<dfn class="decl field" id="isa_dma_state::ids_dmafinished" title='isa_dma_state::ids_dmafinished' data-ref="isa_dma_state::ids_dmafinished" data-ref-filename="isa_dma_state..ids_dmafinished">ids_dmafinished</dfn>;	<i>/* DMA completion state (bitmap) */</i></td></tr>
<tr><th id="61">61</th><td>	<em>int</em>	<dfn class="decl field" id="isa_dma_state::ids_masked" title='isa_dma_state::ids_masked' data-ref="isa_dma_state::ids_masked" data-ref-filename="isa_dma_state..ids_masked">ids_masked</dfn>;		<i>/* masked channels (bitmap) */</i></td></tr>
<tr><th id="62">62</th><td>	<em>int</em>	<dfn class="decl field" id="isa_dma_state::ids_frozen" title='isa_dma_state::ids_frozen' data-ref="isa_dma_state::ids_frozen" data-ref-filename="isa_dma_state..ids_frozen">ids_frozen</dfn>;		<i>/* `frozen' count */</i></td></tr>
<tr><th id="63">63</th><td>	<em>int</em>	<dfn class="decl field" id="isa_dma_state::ids_initialized" title='isa_dma_state::ids_initialized' data-ref="isa_dma_state::ids_initialized" data-ref-filename="isa_dma_state..ids_initialized">ids_initialized</dfn>;	<i>/* only initialize once... */</i></td></tr>
<tr><th id="64">64</th><td>};</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/ISA_DMA_DRQ_ISFREE" data-ref="_M/ISA_DMA_DRQ_ISFREE">ISA_DMA_DRQ_ISFREE</dfn>(state, drq)					\</u></td></tr>
<tr><th id="67">67</th><td><u>	(((state)-&gt;ids_drqmap &amp; (1 &lt;&lt; (drq))) == 0)</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/ISA_DMA_DRQ_ALLOC" data-ref="_M/ISA_DMA_DRQ_ALLOC">ISA_DMA_DRQ_ALLOC</dfn>(state, drq)					\</u></td></tr>
<tr><th id="70">70</th><td><u>	(state)-&gt;ids_drqmap |= (1 &lt;&lt; (drq))</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/ISA_DMA_DRQ_FREE" data-ref="_M/ISA_DMA_DRQ_FREE">ISA_DMA_DRQ_FREE</dfn>(state, drq)					\</u></td></tr>
<tr><th id="73">73</th><td><u>	(state)-&gt;ids_drqmap &amp;= ~(1 &lt;&lt; (drq))</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/ISA_DMA_MASK_SET" data-ref="_M/ISA_DMA_MASK_SET">ISA_DMA_MASK_SET</dfn>(state, drq)					\</u></td></tr>
<tr><th id="76">76</th><td><u>	(state)-&gt;ids_masked |= (1 &lt;&lt; (drq))</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/ISA_DMA_MASK_CLR" data-ref="_M/ISA_DMA_MASK_CLR">ISA_DMA_MASK_CLR</dfn>(state, drq)					\</u></td></tr>
<tr><th id="79">79</th><td><u>	(state)-&gt;ids_masked &amp;= ~(1 &lt;&lt; (drq))</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/*</i></td></tr>
<tr><th id="82">82</th><td><i> * Memory list used by _isa_malloc().</i></td></tr>
<tr><th id="83">83</th><td><i> */</i></td></tr>
<tr><th id="84">84</th><td><b>struct</b> <dfn class="type def" id="isa_mem" title='isa_mem' data-ref="isa_mem" data-ref-filename="isa_mem">isa_mem</dfn> {</td></tr>
<tr><th id="85">85</th><td>	<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *<dfn class="decl field" id="isa_mem::ids" title='isa_mem::ids' data-ref="isa_mem::ids" data-ref-filename="isa_mem..ids">ids</dfn>;</td></tr>
<tr><th id="86">86</th><td>	<em>int</em> <dfn class="decl field" id="isa_mem::chan" title='isa_mem::chan' data-ref="isa_mem::chan" data-ref-filename="isa_mem..chan">chan</dfn>;</td></tr>
<tr><th id="87">87</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_size_t" title='bus_size_t' data-type='size_t' data-ref="bus_size_t" data-ref-filename="bus_size_t">bus_size_t</a> <dfn class="decl field" id="isa_mem::size" title='isa_mem::size' data-ref="isa_mem::size" data-ref-filename="isa_mem..size">size</dfn>;</td></tr>
<tr><th id="88">88</th><td>	<a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a> <dfn class="decl field" id="isa_mem::addr" title='isa_mem::addr' data-ref="isa_mem::addr" data-ref-filename="isa_mem..addr">addr</dfn>;</td></tr>
<tr><th id="89">89</th><td>	<em>void</em> *<dfn class="decl field" id="isa_mem::kva" title='isa_mem::kva' data-ref="isa_mem::kva" data-ref-filename="isa_mem..kva">kva</dfn>;</td></tr>
<tr><th id="90">90</th><td>	<b>struct</b> <a class="type" href="#isa_mem" title='isa_mem' data-ref="isa_mem" data-ref-filename="isa_mem">isa_mem</a> *<dfn class="decl field" id="isa_mem::next" title='isa_mem::next' data-ref="isa_mem::next" data-ref-filename="isa_mem..next">next</dfn>;</td></tr>
<tr><th id="91">91</th><td>};</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#<span data-ppcond="93">ifdef</span> <span class="macro" data-ref="_M/_KERNEL">_KERNEL</span></u></td></tr>
<tr><th id="94">94</th><td><b>struct</b> <a class="type" href="../../sys/proc.h.html#proc" title='proc' data-ref="proc" data-ref-filename="proc" id="proc">proc</a>;</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><em>void</em>	   <dfn class="decl fn" id="_isa_dmainit" title='_isa_dmainit' data-ref="_isa_dmainit" data-ref-filename="_isa_dmainit">_isa_dmainit</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_space_tag_t" title='bus_space_tag_t' data-type='struct bus_space_tag *' data-ref="bus_space_tag_t" data-ref-filename="bus_space_tag_t">bus_space_tag_t</a>,</td></tr>
<tr><th id="97">97</th><td>	       <a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_dma_tag_t" title='bus_dma_tag_t' data-type='struct x86_bus_dma_tag *' data-ref="bus_dma_tag_t" data-ref-filename="bus_dma_tag_t">bus_dma_tag_t</a>, <a class="typedef" href="../../sys/device_if.h.html#device_t" title='device_t' data-type='struct device *' data-ref="device_t" data-ref-filename="device_t">device_t</a>);</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><em>void</em>	   <dfn class="decl fn" id="_isa_dmadestroy" title='_isa_dmadestroy' data-ref="_isa_dmadestroy" data-ref-filename="_isa_dmadestroy">_isa_dmadestroy</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *);</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><em>int</em>	   <dfn class="decl fn" id="_isa_dmacascade" title='_isa_dmacascade' data-ref="_isa_dmacascade" data-ref-filename="_isa_dmacascade">_isa_dmacascade</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>);</td></tr>
<tr><th id="102">102</th><td><em>int</em>	   <dfn class="decl fn" id="_isa_dmacascade_stop" title='_isa_dmacascade_stop' data-ref="_isa_dmacascade_stop" data-ref-filename="_isa_dmacascade_stop">_isa_dmacascade_stop</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_size_t" title='bus_size_t' data-type='size_t' data-ref="bus_size_t" data-ref-filename="bus_size_t">bus_size_t</a> <dfn class="decl fn" id="_isa_dmamaxsize" title='_isa_dmamaxsize' data-ref="_isa_dmamaxsize" data-ref-filename="_isa_dmamaxsize">_isa_dmamaxsize</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>);</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><em>int</em>	   <dfn class="decl fn" id="_isa_dmamap_create" title='_isa_dmamap_create' data-ref="_isa_dmamap_create" data-ref-filename="_isa_dmamap_create">_isa_dmamap_create</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>, <a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_size_t" title='bus_size_t' data-type='size_t' data-ref="bus_size_t" data-ref-filename="bus_size_t">bus_size_t</a>, <em>int</em>);</td></tr>
<tr><th id="107">107</th><td><em>void</em>	   <dfn class="decl fn" id="_isa_dmamap_destroy" title='_isa_dmamap_destroy' data-ref="_isa_dmamap_destroy" data-ref-filename="_isa_dmamap_destroy">_isa_dmamap_destroy</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>);</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><em>int</em>	   <dfn class="decl fn" id="_isa_dmastart" title='_isa_dmastart' data-ref="_isa_dmastart" data-ref-filename="_isa_dmastart">_isa_dmastart</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>, <em>void</em> *, <a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_size_t" title='bus_size_t' data-type='size_t' data-ref="bus_size_t" data-ref-filename="bus_size_t">bus_size_t</a>,</td></tr>
<tr><th id="110">110</th><td>	       <b>struct</b> <a class="type" href="../../sys/proc.h.html#proc" title='proc' data-ref="proc" data-ref-filename="proc">proc</a> *, <em>int</em>, <em>int</em>);</td></tr>
<tr><th id="111">111</th><td><em>void</em>	   <dfn class="decl fn" id="_isa_dmaabort" title='_isa_dmaabort' data-ref="_isa_dmaabort" data-ref-filename="_isa_dmaabort">_isa_dmaabort</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>);</td></tr>
<tr><th id="112">112</th><td><a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_size_t" title='bus_size_t' data-type='size_t' data-ref="bus_size_t" data-ref-filename="bus_size_t">bus_size_t</a> <dfn class="decl fn" id="_isa_dmacount" title='_isa_dmacount' data-ref="_isa_dmacount" data-ref-filename="_isa_dmacount">_isa_dmacount</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>);</td></tr>
<tr><th id="113">113</th><td><em>int</em>	   <dfn class="decl fn" id="_isa_dmafinished" title='_isa_dmafinished' data-ref="_isa_dmafinished" data-ref-filename="_isa_dmafinished">_isa_dmafinished</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>);</td></tr>
<tr><th id="114">114</th><td><em>void</em>	   <dfn class="decl fn" id="_isa_dmadone" title='_isa_dmadone' data-ref="_isa_dmadone" data-ref-filename="_isa_dmadone">_isa_dmadone</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>);</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><em>void</em>	   <dfn class="decl fn" id="_isa_dmafreeze" title='_isa_dmafreeze' data-ref="_isa_dmafreeze" data-ref-filename="_isa_dmafreeze">_isa_dmafreeze</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *);</td></tr>
<tr><th id="117">117</th><td><em>void</em>	   <dfn class="decl fn" id="_isa_dmathaw" title='_isa_dmathaw' data-ref="_isa_dmathaw" data-ref-filename="_isa_dmathaw">_isa_dmathaw</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *);</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><em>int</em>	   <dfn class="decl fn" id="_isa_dmamem_alloc" title='_isa_dmamem_alloc' data-ref="_isa_dmamem_alloc" data-ref-filename="_isa_dmamem_alloc">_isa_dmamem_alloc</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>, <a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_size_t" title='bus_size_t' data-type='size_t' data-ref="bus_size_t" data-ref-filename="bus_size_t">bus_size_t</a>,</td></tr>
<tr><th id="120">120</th><td>	       <a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a> *, <em>int</em>);</td></tr>
<tr><th id="121">121</th><td><em>void</em>	   <dfn class="decl fn" id="_isa_dmamem_free" title='_isa_dmamem_free' data-ref="_isa_dmamem_free" data-ref-filename="_isa_dmamem_free">_isa_dmamem_free</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>, <a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>,</td></tr>
<tr><th id="122">122</th><td>	       <a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_size_t" title='bus_size_t' data-type='size_t' data-ref="bus_size_t" data-ref-filename="bus_size_t">bus_size_t</a>);</td></tr>
<tr><th id="123">123</th><td><em>int</em>	   <dfn class="decl fn" id="_isa_dmamem_map" title='_isa_dmamem_map' data-ref="_isa_dmamem_map" data-ref-filename="_isa_dmamem_map">_isa_dmamem_map</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>, <a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>,</td></tr>
<tr><th id="124">124</th><td>	       <a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_size_t" title='bus_size_t' data-type='size_t' data-ref="bus_size_t" data-ref-filename="bus_size_t">bus_size_t</a>, <em>void</em> **, <em>int</em>);</td></tr>
<tr><th id="125">125</th><td><em>void</em>	   <dfn class="decl fn" id="_isa_dmamem_unmap" title='_isa_dmamem_unmap' data-ref="_isa_dmamem_unmap" data-ref-filename="_isa_dmamem_unmap">_isa_dmamem_unmap</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>, <em>void</em> *,</td></tr>
<tr><th id="126">126</th><td>	       <a class="typedef" href="../../sys/types.h.html#size_t" title='size_t' data-type='unsigned long' data-ref="size_t" data-ref-filename="size_t">size_t</a>);</td></tr>
<tr><th id="127">127</th><td><a class="typedef" href="../../arch/amd64/include/types.h.html#paddr_t" title='paddr_t' data-type='unsigned long' data-ref="paddr_t" data-ref-filename="paddr_t">paddr_t</a>	   <dfn class="decl fn" id="_isa_dmamem_mmap" title='_isa_dmamem_mmap' data-ref="_isa_dmamem_mmap" data-ref-filename="_isa_dmamem_mmap">_isa_dmamem_mmap</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>, <a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_addr_t" title='bus_addr_t' data-type='paddr_t' data-ref="bus_addr_t" data-ref-filename="bus_addr_t">bus_addr_t</a>,</td></tr>
<tr><th id="128">128</th><td>	       <a class="typedef" href="../../arch/x86/include/bus_defs.h.html#bus_size_t" title='bus_size_t' data-type='size_t' data-ref="bus_size_t" data-ref-filename="bus_size_t">bus_size_t</a>, <a class="macro" href="../../sys/types.h.html#178" title="__off_t" data-ref="_M/off_t">off_t</a>, <em>int</em>, <em>int</em>);</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><em>int</em>	   <dfn class="decl fn" id="_isa_drq_alloc" title='_isa_drq_alloc' data-ref="_isa_drq_alloc" data-ref-filename="_isa_drq_alloc">_isa_drq_alloc</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>);</td></tr>
<tr><th id="131">131</th><td><em>int</em>	   <dfn class="decl fn" id="_isa_drq_free" title='_isa_drq_free' data-ref="_isa_drq_free" data-ref-filename="_isa_drq_free">_isa_drq_free</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>);</td></tr>
<tr><th id="132">132</th><td><em>int</em>	   <dfn class="decl fn" id="_isa_drq_isfree" title='_isa_drq_isfree' data-ref="_isa_drq_isfree" data-ref-filename="_isa_drq_isfree">_isa_drq_isfree</dfn>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>);</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/_isa_malloc" data-ref="_M/_isa_malloc">_isa_malloc</dfn>(dma_state, c, s, p, f) \</u></td></tr>
<tr><th id="135">135</th><td><u>    <dfn class="decl fn" id="_isa_malloc" title='_isa_malloc' data-ref="_isa_malloc" data-ref-filename="_isa_malloc">_isa_malloc</dfn>(dma_state, c, s, f)</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/_isa_free" data-ref="_M/_isa_free">_isa_free</dfn>(v, p) <dfn class="decl fn" id="_isa_free" title='_isa_free' data-ref="_isa_free" data-ref-filename="_isa_free">_isa_free</dfn>(v)</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><em>void</em>      *<a class="macro" href="#134" title="_isa_malloc(struct isa_dma_state *, int, size_t, int)" data-ref="_M/_isa_malloc">_isa_malloc</a>(<b>struct</b> <a class="type" href="#isa_dma_state" title='isa_dma_state' data-ref="isa_dma_state" data-ref-filename="isa_dma_state">isa_dma_state</a> *, <em>int</em>, <a class="typedef" href="../../sys/types.h.html#size_t" title='size_t' data-type='unsigned long' data-ref="size_t" data-ref-filename="size_t">size_t</a>,</td></tr>
<tr><th id="139">139</th><td>		<b>struct</b> malloc_type *, <em>int</em>);</td></tr>
<tr><th id="140">140</th><td><em>void</em>	   <a class="macro" href="#136" title="_isa_free(void *)" data-ref="_M/_isa_free">_isa_free</a>(<em>void</em> *, <b>struct</b> malloc_type *);</td></tr>
<tr><th id="141">141</th><td><a class="typedef" href="../../arch/amd64/include/types.h.html#paddr_t" title='paddr_t' data-type='unsigned long' data-ref="paddr_t" data-ref-filename="paddr_t">paddr_t</a>	   <dfn class="decl fn" id="_isa_mappage" title='_isa_mappage' data-ref="_isa_mappage" data-ref-filename="_isa_mappage">_isa_mappage</dfn>(<em>void</em> *, <a class="macro" href="../../sys/types.h.html#178" title="__off_t" data-ref="_M/off_t">off_t</a>, <em>int</em>);</td></tr>
<tr><th id="142">142</th><td><u>#<span data-ppcond="93">endif</span> /* _KERNEL */</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><u>#<span data-ppcond="33">endif</span> /* _DEV_ISA_ISADMAVAR_H_ */</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../arch/amd64/amd64/amd64_mainbus.c.html'>netbsd/sys/arch/amd64/amd64/amd64_mainbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
