# Synchronous-FIFO-DESIGN-using-VERILOG-HDL
# RTL
![RTL](https://user-images.githubusercontent.com/98607828/208850043-728725dd-67e5-497b-8848-dc7b70132cb7.jpg)
# Simulation
![simulation_synchronous_fifo](https://user-images.githubusercontent.com/98607828/208850086-03296f61-a315-4a97-b291-ed66ac194168.jpg)
