#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Apr 26 03:42:33 2025
# Process ID: 2144
# Current directory: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27336 C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.xpr
# Log file: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/vivado.log
# Journal file: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction\vivado.jou
# Running On: DESKTOP-5RUADSS, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34287 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.215 ; gain = 216.352
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Modular_Reduction_tb_behav xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Modular_Reduction_tb_behav xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Modular_Reduction_tb_behav -key {Behavioral:sim_1:Functional:Modular_Reduction_tb} -tclbatch {Modular_Reduction_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg
source Modular_Reduction_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
time=0 reset=1 in=000000000000 out=xxxxxx
time=5000 reset=1 in=000000000000 out=000000
time=20000 reset=0 in=123456789abc out=000000
time=30000 reset=0 in=3fffffffffff out=000000
time=40000 reset=0 in=000000000001 out=000000
time=50000 reset=0 in=2aaaaaaa5555 out=000000
time=55000 reset=0 in=2aaaaaaa5555 out=0d48f3
time=60000 reset=0 in=155555555555 out=0d48f3
time=65000 reset=0 in=155555555555 out=00bff8
time=70000 reset=0 in=000012153524 out=00bff8
time=75000 reset=0 in=000012153524 out=000001
time=80000 reset=0 in=3fffc0895e81 out=000001
time=85000 reset=0 in=3fffc0895e81 out=2acaa6
time=90000 reset=0 in=3fff8484d609 out=2acaa6
time=95000 reset=0 in=3fff8484d609 out=557ffe
time=100000 reset=0 in=3fffb1f05663 out=557ffe
time=105000 reset=0 in=3fffb1f05663 out=19b500
time=110000 reset=0 in=000006b97b0d out=19b500
time=115000 reset=0 in=000006b97b0d out=7a1efa
time=120000 reset=0 in=000046df998d out=7a1efa
time=125000 reset=0 in=000046df998d out=6696fa
time=130000 reset=0 in=3fffb2c28465 out=6696fa
time=135000 reset=0 in=3fffb2c28465 out=5d76f9
time=140000 reset=0 in=3fff89375212 out=5d76f9
time=145000 reset=0 in=3fff89375212 out=3b1b00
time=150000 reset=0 in=000000f3e301 out=3b1b00
time=155000 reset=0 in=000000f3e301 out=713900
time=160000 reset=0 in=000006d7cd0d out=713900
time=165000 reset=0 in=000006d7cd0d out=2fe4f9
time=175000 reset=0 in=000006d7cd0d out=1a52f9
time=185000 reset=0 in=000006d7cd0d out=740300
$finish called at time : 190 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Modular_Reduction_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1530.066 ; gain = 49.031
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1884.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1968.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.957 ; gain = 573.891
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Modular_Reduction_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Modular_Reduction_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Modular_Reduction_tb_time_synth.sdf", for root module "Modular_Reduction_tb/MUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Modular_Reduction_tb_time_synth.sdf", for root module "Modular_Reduction_tb/MUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.Modular_Reduction_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Modular_Reduction_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2527.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Modular_Reduction_tb_time_synth -key {Post-Synthesis:sim_1:Timing:Modular_Reduction_tb} -tclbatch {Modular_Reduction_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg
WARNING: Simulation object /Modular_Reduction_tb/MUT/x was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/adder_0 was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/y was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/z was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/adjust was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/concatenate_temp was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/adder_3_temp was not found in the design.
source Modular_Reduction_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
time=0 reset=1 in=000000000000 out=xxxxxx
time=3000 reset=1 in=000000000000 out=000000
time=20000 reset=0 in=123456789abc out=000000
time=30000 reset=0 in=3fffffffffff out=000000
time=40000 reset=0 in=000000000001 out=000000
time=50000 reset=0 in=2aaaaaaa5555 out=000000
time=60000 reset=0 in=155555555555 out=000000
time=70000 reset=0 in=000012153524 out=000000
time=80000 reset=0 in=3fffc0895e81 out=000000
time=90000 reset=0 in=3fff8484d609 out=000000
time=100000 reset=0 in=3fffb1f05663 out=000000
time=110000 reset=0 in=000006b97b0d out=000000
time=120000 reset=0 in=000046df998d out=000000
time=130000 reset=0 in=3fffb2c28465 out=000000
time=140000 reset=0 in=3fff89375212 out=000000
time=140000 reset=0 in=3fff89375212 out=5d76f9
time=150000 reset=0 in=000000f3e301 out=5d76f9
time=150000 reset=0 in=000000f3e301 out=3b1b00
time=160000 reset=0 in=000006d7cd0d out=3b1b00
time=160000 reset=0 in=000006d7cd0d out=713900
time=170000 reset=0 in=000006d7cd0d out=2fe4f9
time=180000 reset=0 in=000006d7cd0d out=1a52f9
$finish called at time : 190 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Modular_Reduction_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2570.758 ; gain = 1040.691
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
time=0 reset=1 in=000000000000 out=xxxxxx
time=3000 reset=1 in=000000000000 out=000000
time=20000 reset=0 in=123456789abc out=000000
time=30000 reset=0 in=3fffffffffff out=000000
time=40000 reset=0 in=000000000001 out=000000
time=50000 reset=0 in=2aaaaaaa5555 out=000000
time=60000 reset=0 in=155555555555 out=000000
time=70000 reset=0 in=000012153524 out=000000
time=80000 reset=0 in=3fffc0895e81 out=000000
time=90000 reset=0 in=3fff8484d609 out=000000
time=100000 reset=0 in=3fffb1f05663 out=000000
time=110000 reset=0 in=000006b97b0d out=000000
time=120000 reset=0 in=000046df998d out=000000
time=130000 reset=0 in=3fffb2c28465 out=000000
time=140000 reset=0 in=3fff89375212 out=000000
time=140000 reset=0 in=3fff89375212 out=5d76f9
time=150000 reset=0 in=000000f3e301 out=5d76f9
time=150000 reset=0 in=000000f3e301 out=3b1b00
time=160000 reset=0 in=000006d7cd0d out=3b1b00
time=160000 reset=0 in=000006d7cd0d out=713900
time=170000 reset=0 in=000006d7cd0d out=2fe4f9
time=180000 reset=0 in=000006d7cd0d out=1a52f9
$finish called at time : 190 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" Line 63
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
time=0 reset=1 in=000000000000 out=xxxxxx
time=3000 reset=1 in=000000000000 out=000000
time=20000 reset=0 in=123456789abc out=000000
time=30000 reset=0 in=3fffffffffff out=000000
time=40000 reset=0 in=000000000001 out=000000
time=50000 reset=0 in=2aaaaaaa5555 out=000000
time=60000 reset=0 in=155555555555 out=000000
time=70000 reset=0 in=000012153524 out=000000
time=80000 reset=0 in=3fffc0895e81 out=000000
time=90000 reset=0 in=3fff8484d609 out=000000
time=100000 reset=0 in=3fffb1f05663 out=000000
time=110000 reset=0 in=000006b97b0d out=000000
time=120000 reset=0 in=000046df998d out=000000
time=130000 reset=0 in=3fffb2c28465 out=000000
time=140000 reset=0 in=3fff89375212 out=000000
time=140000 reset=0 in=3fff89375212 out=5d76f9
time=150000 reset=0 in=000000f3e301 out=5d76f9
time=150000 reset=0 in=000000f3e301 out=3b1b00
time=160000 reset=0 in=000006d7cd0d out=3b1b00
time=160000 reset=0 in=000006d7cd0d out=713900
time=170000 reset=0 in=000006d7cd0d out=2fe4f9
time=180000 reset=0 in=000006d7cd0d out=1a52f9
$finish called at time : 190 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" Line 63
run 10 us
time=190000 reset=0 in=000006d7cd0d out=740300
time=200000 reset=0 in=000006d7cd0d out=596d00
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
time=0 reset=1 in=000000000000 out=xxxxxx
time=3000 reset=1 in=000000000000 out=000000
time=20000 reset=0 in=123456789abc out=000000
time=30000 reset=0 in=3fffffffffff out=000000
time=40000 reset=0 in=000000000001 out=000000
time=50000 reset=0 in=2aaaaaaa5555 out=000000
time=60000 reset=0 in=155555555555 out=000000
time=70000 reset=0 in=000012153524 out=000000
time=80000 reset=0 in=3fffc0895e81 out=000000
time=90000 reset=0 in=3fff8484d609 out=000000
time=100000 reset=0 in=3fffb1f05663 out=000000
time=110000 reset=0 in=000006b97b0d out=000000
time=120000 reset=0 in=000046df998d out=000000
time=130000 reset=0 in=3fffb2c28465 out=000000
time=140000 reset=0 in=3fff89375212 out=000000
time=140000 reset=0 in=3fff89375212 out=5d76f9
time=150000 reset=0 in=000000f3e301 out=5d76f9
time=150000 reset=0 in=000000f3e301 out=3b1b00
time=160000 reset=0 in=000006d7cd0d out=3b1b00
time=160000 reset=0 in=000006d7cd0d out=713900
time=170000 reset=0 in=000006d7cd0d out=2fe4f9
time=180000 reset=0 in=000006d7cd0d out=1a52f9
$finish called at time : 190 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" Line 63
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Modular_Reduction_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Modular_Reduction_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Modular_Reduction_tb_time_synth.sdf", for root module "Modular_Reduction_tb/MUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Modular_Reduction_tb_time_synth.sdf", for root module "Modular_Reduction_tb/MUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.Modular_Reduction_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Modular_Reduction_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3647.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3647.934 ; gain = 0.000
Time resolution is 1 ps
time=0 reset=1 in=000000000000 out=xxxxxx
time=3000 reset=1 in=000000000000 out=000000
time=20000 reset=0 in=123456789abc out=000000
time=30000 reset=0 in=3fffffffffff out=000000
time=40000 reset=0 in=000000000001 out=000000
time=50000 reset=0 in=2aaaaaaa5555 out=000000
time=60000 reset=0 in=155555555555 out=000000
$finish called at time : 90 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" Line 63
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3647.934 ; gain = 0.000
run 10 us
time=140000 reset=0 in=155555555555 out=557ffe
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Modular_Reduction_tb_behav xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Modular_Reduction_tb_behav xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.Modular_Reduction_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Modular_Reduction_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Modular_Reduction_tb_behav -key {Behavioral:sim_1:Functional:Modular_Reduction_tb} -tclbatch {Modular_Reduction_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg
source Modular_Reduction_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
time=0 reset=1 in=000000000000 out=xxxxxx
time=5000 reset=1 in=000000000000 out=000000
time=20000 reset=0 in=123456789abc out=000000
time=30000 reset=0 in=3fffffffffff out=000000
time=40000 reset=0 in=000000000001 out=000000
time=50000 reset=0 in=2aaaaaaa5555 out=000000
time=55000 reset=0 in=2aaaaaaa5555 out=0d48f3
time=60000 reset=0 in=155555555555 out=0d48f3
time=65000 reset=0 in=155555555555 out=00bff8
time=75000 reset=0 in=155555555555 out=000001
time=85000 reset=0 in=155555555555 out=2acaa6
$finish called at time : 90 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Modular_Reduction_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 3647.934 ; gain = 0.000
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Modular_Reduction_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Modular_Reduction_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Modular_Reduction_tb_time_synth.sdf", for root module "Modular_Reduction_tb/MUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Modular_Reduction_tb_time_synth.sdf", for root module "Modular_Reduction_tb/MUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.Modular_Reduction_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Modular_Reduction_tb_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3647.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Modular_Reduction_tb_time_synth -key {Post-Synthesis:sim_1:Timing:Modular_Reduction_tb} -tclbatch {Modular_Reduction_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg
WARNING: Simulation object /Modular_Reduction_tb/MUT/x was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/adder_0 was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/y was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/z was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/adjust was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/concatenate_temp was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/adder_3_temp was not found in the design.
source Modular_Reduction_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
time=0 reset=1 in=000000000000 out=xxxxxx
time=3000 reset=1 in=000000000000 out=000000
time=20000 reset=0 in=123456789abc out=000000
time=30000 reset=0 in=3fffffffffff out=000000
time=40000 reset=0 in=000000000001 out=000000
time=50000 reset=0 in=2aaaaaaa5555 out=000000
time=60000 reset=0 in=155555555555 out=000000
$finish called at time : 90 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Modular_Reduction_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3647.934 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
time=0 reset=1 in=000000000000 out=xxxxxx
time=3000 reset=1 in=000000000000 out=000000
time=20000 reset=0 in=123456789abc out=000000
time=30000 reset=0 in=3fffffffffff out=000000
time=40000 reset=0 in=000000000001 out=000000
time=50000 reset=0 in=2aaaaaaa5555 out=000000
time=60000 reset=0 in=155555555555 out=000000
$finish called at time : 90 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" Line 63
current_wave_config {Modular_Reduction_tb_behav.wcfg}
Modular_Reduction_tb_behav.wcfg
add_wave {{/Modular_Reduction_tb/in}} {{/Modular_Reduction_tb/out}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
ERROR: [Common 17-180] Spawn failed: No error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Modular_Reduction_tb_behav xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Modular_Reduction_tb_behav xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.Modular_Reduction_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Modular_Reduction_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Modular_Reduction_tb_behav -key {Behavioral:sim_1:Functional:Modular_Reduction_tb} -tclbatch {Modular_Reduction_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg
source Modular_Reduction_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
time=0 reset=1 in=000000000000 out=xxxxxx
time=5000 reset=1 in=000000000000 out=000000
time=20000 reset=0 in=123456789abc out=000000
time=30000 reset=0 in=3fffffffffff out=000000
time=40000 reset=0 in=000000000001 out=000000
time=50000 reset=0 in=2aaaaaaa5555 out=000000
time=55000 reset=0 in=2aaaaaaa5555 out=0d48f3
time=60000 reset=0 in=155555555555 out=0d48f3
time=65000 reset=0 in=155555555555 out=00bff8
time=75000 reset=0 in=155555555555 out=000001
time=85000 reset=0 in=155555555555 out=2acaa6
$finish called at time : 90 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Modular_Reduction_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3647.934 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/utils_1/imports/synth_1/Modular_Reduction.dcp with file C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.runs/synth_1/Modular_Reduction.dcp
launch_runs synth_1 -jobs 8
[Sat Apr 26 03:51:53 2025] Launched synth_1...
Run output will be captured here: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_design
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k70tfbv676-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3647.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3647.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Modular_Reduction_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Modular_Reduction_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Modular_Reduction_tb_time_synth.sdf", for root module "Modular_Reduction_tb/MUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Modular_Reduction_tb_time_synth.sdf", for root module "Modular_Reduction_tb/MUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.Modular_Reduction_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Modular_Reduction_tb_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3647.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Modular_Reduction_tb_time_synth -key {Post-Synthesis:sim_1:Timing:Modular_Reduction_tb} -tclbatch {Modular_Reduction_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg
WARNING: Simulation object /Modular_Reduction_tb/MUT/x was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/adder_0 was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/y was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/z was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/adjust was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/concatenate_temp was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/adder_3_temp was not found in the design.
source Modular_Reduction_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
time=0 reset=1 in=000000000000 out=xxxxxx
time=3000 reset=1 in=000000000000 out=000000
time=20000 reset=0 in=123456789abc out=000000
time=30000 reset=0 in=3fffffffffff out=000000
time=40000 reset=0 in=000000000001 out=000000
time=50000 reset=0 in=2aaaaaaa5555 out=000000
time=60000 reset=0 in=155555555555 out=000000
$finish called at time : 90 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Modular_Reduction_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 3647.934 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
copy_run -name synth_1_copy_1 [get_runs synth_1] 
synth_1_copy_1
set_property part xcu250-figd2104-2L-e [current_project]
CRITICAL WARNING: [Runs 36-291] Incremental checkpoint part, 'xc7k70tfbv676-1', does not match run part, 'xcu250-figd2104-2L-e', for run 'synth_1'.
CRITICAL WARNING: [Runs 36-291] Incremental checkpoint part, 'xc7k70tfbv676-1', does not match run part, 'xcu250-figd2104-2L-e', for run 'synth_1_copy_1'.
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu250-figd2104-2L-e
WARNING: [Project 1-591] Current part 'xcu250-figd2104-2L-e' is different from part 'xc7k70tfbv676-1' stored in the checkpoint.  Please run report_drc, report_timing and report_power.
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
WARNING: [Project 1-1742] Device family associated with the design checkpoint (virtexuplus) does not match the device family for the part selected with the -part option (kintex7). Binary netlist can not be read, falling back to read EDIF.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3647.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3647.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 63 instances were transformed.
  (CARRY4) => CARRY8: 14 instances
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 48 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3855.945 ; gain = 208.012
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
write_sdf: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 5534.562 ; gain = 1191.566
ERROR: [Common 17-39] 'write_sdf' failed due to earlier errors.

    while executing
"write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/sy..."
    ("eval" body line 1)
    invoked from within
"eval "write_sdf $ws_args""
    (procedure "xcs_write_design_netlist" line 95)
    invoked from within
"xcs_write_design_netlist $a_sim_vars(s_simset)           $a_sim_vars(s_simulation_flow)  $a_sim_vars(s_type)             $a_sim_vars(s_sim_top)       ..."
    (procedure "usf_xsim_setup_simulation" line 58)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 24)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-synthesis -type timing -run_dir C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Mo..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 5534.562 ; gain = 1191.566
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
INFO: [SIM-utils-36] Netlist generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD1
INFO: [VRFC 10-311] analyzing module IBUF_HD10
INFO: [VRFC 10-311] analyzing module IBUF_HD11
INFO: [VRFC 10-311] analyzing module IBUF_HD12
INFO: [VRFC 10-311] analyzing module IBUF_HD13
INFO: [VRFC 10-311] analyzing module IBUF_HD14
INFO: [VRFC 10-311] analyzing module IBUF_HD15
INFO: [VRFC 10-311] analyzing module IBUF_HD16
INFO: [VRFC 10-311] analyzing module IBUF_HD17
INFO: [VRFC 10-311] analyzing module IBUF_HD18
INFO: [VRFC 10-311] analyzing module IBUF_HD19
INFO: [VRFC 10-311] analyzing module IBUF_HD2
INFO: [VRFC 10-311] analyzing module IBUF_HD20
INFO: [VRFC 10-311] analyzing module IBUF_HD21
INFO: [VRFC 10-311] analyzing module IBUF_HD22
INFO: [VRFC 10-311] analyzing module IBUF_HD23
INFO: [VRFC 10-311] analyzing module IBUF_HD24
INFO: [VRFC 10-311] analyzing module IBUF_HD25
INFO: [VRFC 10-311] analyzing module IBUF_HD26
INFO: [VRFC 10-311] analyzing module IBUF_HD27
INFO: [VRFC 10-311] analyzing module IBUF_HD28
INFO: [VRFC 10-311] analyzing module IBUF_HD29
INFO: [VRFC 10-311] analyzing module IBUF_HD3
INFO: [VRFC 10-311] analyzing module IBUF_HD30
INFO: [VRFC 10-311] analyzing module IBUF_HD31
INFO: [VRFC 10-311] analyzing module IBUF_HD32
INFO: [VRFC 10-311] analyzing module IBUF_HD33
INFO: [VRFC 10-311] analyzing module IBUF_HD34
INFO: [VRFC 10-311] analyzing module IBUF_HD35
INFO: [VRFC 10-311] analyzing module IBUF_HD36
INFO: [VRFC 10-311] analyzing module IBUF_HD37
INFO: [VRFC 10-311] analyzing module IBUF_HD38
INFO: [VRFC 10-311] analyzing module IBUF_HD39
INFO: [VRFC 10-311] analyzing module IBUF_HD4
INFO: [VRFC 10-311] analyzing module IBUF_HD40
INFO: [VRFC 10-311] analyzing module IBUF_HD41
INFO: [VRFC 10-311] analyzing module IBUF_HD42
INFO: [VRFC 10-311] analyzing module IBUF_HD43
INFO: [VRFC 10-311] analyzing module IBUF_HD44
INFO: [VRFC 10-311] analyzing module IBUF_HD45
INFO: [VRFC 10-311] analyzing module IBUF_HD46
INFO: [VRFC 10-311] analyzing module IBUF_HD47
INFO: [VRFC 10-311] analyzing module IBUF_HD5
INFO: [VRFC 10-311] analyzing module IBUF_HD6
INFO: [VRFC 10-311] analyzing module IBUF_HD7
INFO: [VRFC 10-311] analyzing module IBUF_HD8
INFO: [VRFC 10-311] analyzing module IBUF_HD9
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
Clean Project
invalid command name "Clean"
Clean Project
invalid command name "Clean"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_time_synth.sdf"
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
ERROR: [Common 17-39] 'write_sdf' failed due to earlier errors.

    while executing
"write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/sy..."
    ("eval" body line 1)
    invoked from within
"eval "write_sdf $ws_args""
    (procedure "xcs_write_design_netlist" line 95)
    invoked from within
"xcs_write_design_netlist $a_sim_vars(s_simset)           $a_sim_vars(s_simulation_flow)  $a_sim_vars(s_type)             $a_sim_vars(s_sim_top)       ..."
    (procedure "usf_xsim_setup_simulation" line 58)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 24)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode post-synthesis -type timing -run_dir C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Mo..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_design
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/utils_1/imports/synth_1/Modular_Reduction.dcp with file C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.runs/synth_1/Modular_Reduction.dcp
launch_runs synth_1 -jobs 8
[Sat Apr 26 04:05:02 2025] Launched synth_1...
Run output will be captured here: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu250-figd2104-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5534.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
INFO: [Project 1-570] Preparing netlist for logic optimization
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5534.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 48 instances

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module IBUF_HD51
INFO: [VRFC 10-311] analyzing module IBUF_HD52
INFO: [VRFC 10-311] analyzing module IBUF_HD53
INFO: [VRFC 10-311] analyzing module IBUF_HD54
INFO: [VRFC 10-311] analyzing module IBUF_HD55
INFO: [VRFC 10-311] analyzing module IBUF_HD56
INFO: [VRFC 10-311] analyzing module IBUF_HD57
INFO: [VRFC 10-311] analyzing module IBUF_HD58
INFO: [VRFC 10-311] analyzing module IBUF_HD59
INFO: [VRFC 10-311] analyzing module IBUF_HD60
INFO: [VRFC 10-311] analyzing module IBUF_HD61
INFO: [VRFC 10-311] analyzing module IBUF_HD62
INFO: [VRFC 10-311] analyzing module IBUF_HD63
INFO: [VRFC 10-311] analyzing module IBUF_HD64
INFO: [VRFC 10-311] analyzing module IBUF_HD65
INFO: [VRFC 10-311] analyzing module IBUF_HD66
INFO: [VRFC 10-311] analyzing module IBUF_HD67
INFO: [VRFC 10-311] analyzing module IBUF_HD68
INFO: [VRFC 10-311] analyzing module IBUF_HD69
INFO: [VRFC 10-311] analyzing module IBUF_HD70
INFO: [VRFC 10-311] analyzing module IBUF_HD71
INFO: [VRFC 10-311] analyzing module IBUF_HD72
INFO: [VRFC 10-311] analyzing module IBUF_HD73
INFO: [VRFC 10-311] analyzing module IBUF_HD74
INFO: [VRFC 10-311] analyzing module IBUF_HD75
INFO: [VRFC 10-311] analyzing module IBUF_HD76
INFO: [VRFC 10-311] analyzing module IBUF_HD77
INFO: [VRFC 10-311] analyzing module IBUF_HD78
INFO: [VRFC 10-311] analyzing module IBUF_HD79
INFO: [VRFC 10-311] analyzing module IBUF_HD80
INFO: [VRFC 10-311] analyzing module IBUF_HD81
INFO: [VRFC 10-311] analyzing module IBUF_HD82
INFO: [VRFC 10-311] analyzing module IBUF_HD83
INFO: [VRFC 10-311] analyzing module IBUF_HD84
INFO: [VRFC 10-311] analyzing module IBUF_HD85
INFO: [VRFC 10-311] analyzing module IBUF_HD86
INFO: [VRFC 10-311] analyzing module IBUF_HD87
INFO: [VRFC 10-311] analyzing module IBUF_HD88
INFO: [VRFC 10-311] analyzing module IBUF_HD89
INFO: [VRFC 10-311] analyzing module IBUF_HD90
INFO: [VRFC 10-311] analyzing module IBUF_HD91
INFO: [VRFC 10-311] analyzing module IBUF_HD92
INFO: [VRFC 10-311] analyzing module IBUF_HD93
INFO: [VRFC 10-311] analyzing module IBUF_HD94
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Modular_Reduction_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Modular_Reduction_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Modular_Reduction_tb_time_synth.sdf", for root module "Modular_Reduction_tb/MUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Modular_Reduction_tb_time_synth.sdf", for root module "Modular_Reduction_tb/MUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY8
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD48
Compiling module xil_defaultlib.IBUF_HD49
Compiling module xil_defaultlib.IBUF_HD50
Compiling module xil_defaultlib.IBUF_HD51
Compiling module xil_defaultlib.IBUF_HD52
Compiling module xil_defaultlib.IBUF_HD53
Compiling module xil_defaultlib.IBUF_HD54
Compiling module xil_defaultlib.IBUF_HD55
Compiling module xil_defaultlib.IBUF_HD56
Compiling module xil_defaultlib.IBUF_HD57
Compiling module xil_defaultlib.IBUF_HD58
Compiling module xil_defaultlib.IBUF_HD59
Compiling module xil_defaultlib.IBUF_HD60
Compiling module xil_defaultlib.IBUF_HD61
Compiling module xil_defaultlib.IBUF_HD62
Compiling module xil_defaultlib.IBUF_HD63
Compiling module xil_defaultlib.IBUF_HD64
Compiling module xil_defaultlib.IBUF_HD65
Compiling module xil_defaultlib.IBUF_HD66
Compiling module xil_defaultlib.IBUF_HD67
Compiling module xil_defaultlib.IBUF_HD68
Compiling module xil_defaultlib.IBUF_HD69
Compiling module xil_defaultlib.IBUF_HD70
Compiling module xil_defaultlib.IBUF_HD71
Compiling module xil_defaultlib.IBUF_HD72
Compiling module xil_defaultlib.IBUF_HD73
Compiling module xil_defaultlib.IBUF_HD74
Compiling module xil_defaultlib.IBUF_HD75
Compiling module xil_defaultlib.IBUF_HD76
Compiling module xil_defaultlib.IBUF_HD77
Compiling module xil_defaultlib.IBUF_HD78
Compiling module xil_defaultlib.IBUF_HD79
Compiling module xil_defaultlib.IBUF_HD80
Compiling module xil_defaultlib.IBUF_HD81
Compiling module xil_defaultlib.IBUF_HD82
Compiling module xil_defaultlib.IBUF_HD83
Compiling module xil_defaultlib.IBUF_HD84
Compiling module xil_defaultlib.IBUF_HD85
Compiling module xil_defaultlib.IBUF_HD86
Compiling module xil_defaultlib.IBUF_HD87
Compiling module xil_defaultlib.IBUF_HD88
Compiling module xil_defaultlib.IBUF_HD89
Compiling module xil_defaultlib.IBUF_HD90
Compiling module xil_defaultlib.IBUF_HD91
Compiling module xil_defaultlib.IBUF_HD92
Compiling module xil_defaultlib.IBUF_HD93
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD94
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.Modular_Reduction_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Modular_Reduction_tb_time_synth
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5534.562 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Modular_Reduction_tb_time_synth -key {Post-Synthesis:sim_1:Timing:Modular_Reduction_tb} -tclbatch {Modular_Reduction_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg
WARNING: Simulation object /Modular_Reduction_tb/MUT/x was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/adder_0 was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/y was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/z was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/adjust was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/concatenate_temp was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/adder_3_temp was not found in the design.
source Modular_Reduction_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
time=0 reset=1 in=000000000000 out=xxxxxx
time=2000 reset=1 in=000000000000 out=000000
time=20000 reset=0 in=123456789abc out=000000
time=30000 reset=0 in=3fffffffffff out=000000
time=40000 reset=0 in=000000000001 out=000000
time=50000 reset=0 in=2aaaaaaa5555 out=000000
time=60000 reset=0 in=155555555555 out=000000
time=70000 reset=0 in=000012153524 out=000000
time=80000 reset=0 in=3fffc0895e81 out=000000
time=90000 reset=0 in=3fff8484d609 out=000000
time=100000 reset=0 in=3fffb1f05663 out=000000
time=110000 reset=0 in=000006b97b0d out=000000
time=120000 reset=0 in=000046df998d out=000000
time=130000 reset=0 in=3fffb2c28465 out=000000
time=130000 reset=0 in=3fffb2c28465 out=5d76f9
time=140000 reset=0 in=3fff89375212 out=5d76f9
time=150000 reset=0 in=000000f3e301 out=5d76f9
time=150000 reset=0 in=000000f3e301 out=3b1b00
time=160000 reset=0 in=000006d7cd0d out=3b1b00
time=160000 reset=0 in=000006d7cd0d out=713900
time=170000 reset=0 in=000006d7cd0d out=2fe4f9
time=180000 reset=0 in=000006d7cd0d out=1a52f9
$finish called at time : 190 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Modular_Reduction_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 5534.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
ERROR: [Common 17-180] Spawn failed: No error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v:25]
ERROR: [VRFC 10-2989] 'adder_1_temp' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v:47]
ERROR: [VRFC 10-2989] 'adder_1_temp' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v:49]
ERROR: [VRFC 10-2989] 'adder_1_temp' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v:62]
ERROR: [VRFC 10-2989] 'adder_1_temp' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v:64]
ERROR: [VRFC 10-2989] 'adder_1_temp' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v:79]
ERROR: [VRFC 10-8530] module 'Modular_Reduction' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v:25]
ERROR: [VRFC 10-2989] 'adder_1_temp' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v:47]
ERROR: [VRFC 10-2989] 'adder_1_temp' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v:49]
ERROR: [VRFC 10-2989] 'adder_1_temp' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v:62]
ERROR: [VRFC 10-2989] 'adder_1_temp' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v:64]
ERROR: [VRFC 10-2989] 'adder_1_temp' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v:79]
ERROR: [VRFC 10-8530] module 'Modular_Reduction' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Modular_Reduction_tb_behav xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Modular_Reduction_tb_behav xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.Modular_Reduction_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Modular_Reduction_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Modular_Reduction_tb_behav -key {Behavioral:sim_1:Functional:Modular_Reduction_tb} -tclbatch {Modular_Reduction_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg
source Modular_Reduction_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
time=0 reset=1 in=000000000000 out=xxxxxx
time=5000 reset=1 in=000000000000 out=000000
time=20000 reset=0 in=123456789abc out=000000
time=30000 reset=0 in=3fffffffffff out=000000
time=40000 reset=0 in=000000000001 out=000000
time=50000 reset=0 in=2aaaaaaa5555 out=000000
time=55000 reset=0 in=2aaaaaaa5555 out=0d48f3
time=60000 reset=0 in=155555555555 out=0d48f3
time=65000 reset=0 in=155555555555 out=00bff8
time=70000 reset=0 in=000012153524 out=00bff8
time=75000 reset=0 in=000012153524 out=000001
time=80000 reset=0 in=3fffc0895e81 out=000001
time=85000 reset=0 in=3fffc0895e81 out=2acaa6
time=90000 reset=0 in=3fff8484d609 out=2acaa6
time=95000 reset=0 in=3fff8484d609 out=557ffe
time=100000 reset=0 in=3fffb1f05663 out=557ffe
time=105000 reset=0 in=3fffb1f05663 out=19b500
time=110000 reset=0 in=000006b97b0d out=19b500
time=115000 reset=0 in=000006b97b0d out=7a1efa
time=120000 reset=0 in=000046df998d out=7a1efa
time=125000 reset=0 in=000046df998d out=6696fa
time=130000 reset=0 in=3fffb2c28465 out=6696fa
time=135000 reset=0 in=3fffb2c28465 out=5d76f9
time=140000 reset=0 in=3fff89375212 out=5d76f9
time=145000 reset=0 in=3fff89375212 out=3b1b00
time=150000 reset=0 in=000000f3e301 out=3b1b00
time=155000 reset=0 in=000000f3e301 out=713900
time=160000 reset=0 in=000006d7cd0d out=713900
time=165000 reset=0 in=000006d7cd0d out=2fe4f9
time=175000 reset=0 in=000006d7cd0d out=1a52f9
time=185000 reset=0 in=000006d7cd0d out=740300
$finish called at time : 190 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Modular_Reduction_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 5870.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
INFO: [SIM-utils-36] Netlist generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module IBUF_HD51
INFO: [VRFC 10-311] analyzing module IBUF_HD52
INFO: [VRFC 10-311] analyzing module IBUF_HD53
INFO: [VRFC 10-311] analyzing module IBUF_HD54
INFO: [VRFC 10-311] analyzing module IBUF_HD55
INFO: [VRFC 10-311] analyzing module IBUF_HD56
INFO: [VRFC 10-311] analyzing module IBUF_HD57
INFO: [VRFC 10-311] analyzing module IBUF_HD58
INFO: [VRFC 10-311] analyzing module IBUF_HD59
INFO: [VRFC 10-311] analyzing module IBUF_HD60
INFO: [VRFC 10-311] analyzing module IBUF_HD61
INFO: [VRFC 10-311] analyzing module IBUF_HD62
INFO: [VRFC 10-311] analyzing module IBUF_HD63
INFO: [VRFC 10-311] analyzing module IBUF_HD64
INFO: [VRFC 10-311] analyzing module IBUF_HD65
INFO: [VRFC 10-311] analyzing module IBUF_HD66
INFO: [VRFC 10-311] analyzing module IBUF_HD67
INFO: [VRFC 10-311] analyzing module IBUF_HD68
INFO: [VRFC 10-311] analyzing module IBUF_HD69
INFO: [VRFC 10-311] analyzing module IBUF_HD70
INFO: [VRFC 10-311] analyzing module IBUF_HD71
INFO: [VRFC 10-311] analyzing module IBUF_HD72
INFO: [VRFC 10-311] analyzing module IBUF_HD73
INFO: [VRFC 10-311] analyzing module IBUF_HD74
INFO: [VRFC 10-311] analyzing module IBUF_HD75
INFO: [VRFC 10-311] analyzing module IBUF_HD76
INFO: [VRFC 10-311] analyzing module IBUF_HD77
INFO: [VRFC 10-311] analyzing module IBUF_HD78
INFO: [VRFC 10-311] analyzing module IBUF_HD79
INFO: [VRFC 10-311] analyzing module IBUF_HD80
INFO: [VRFC 10-311] analyzing module IBUF_HD81
INFO: [VRFC 10-311] analyzing module IBUF_HD82
INFO: [VRFC 10-311] analyzing module IBUF_HD83
INFO: [VRFC 10-311] analyzing module IBUF_HD84
INFO: [VRFC 10-311] analyzing module IBUF_HD85
INFO: [VRFC 10-311] analyzing module IBUF_HD86
INFO: [VRFC 10-311] analyzing module IBUF_HD87
INFO: [VRFC 10-311] analyzing module IBUF_HD88
INFO: [VRFC 10-311] analyzing module IBUF_HD89
INFO: [VRFC 10-311] analyzing module IBUF_HD90
INFO: [VRFC 10-311] analyzing module IBUF_HD91
INFO: [VRFC 10-311] analyzing module IBUF_HD92
INFO: [VRFC 10-311] analyzing module IBUF_HD93
INFO: [VRFC 10-311] analyzing module IBUF_HD94
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
INFO: [SIM-utils-36] Netlist generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module IBUF_HD51
INFO: [VRFC 10-311] analyzing module IBUF_HD52
INFO: [VRFC 10-311] analyzing module IBUF_HD53
INFO: [VRFC 10-311] analyzing module IBUF_HD54
INFO: [VRFC 10-311] analyzing module IBUF_HD55
INFO: [VRFC 10-311] analyzing module IBUF_HD56
INFO: [VRFC 10-311] analyzing module IBUF_HD57
INFO: [VRFC 10-311] analyzing module IBUF_HD58
INFO: [VRFC 10-311] analyzing module IBUF_HD59
INFO: [VRFC 10-311] analyzing module IBUF_HD60
INFO: [VRFC 10-311] analyzing module IBUF_HD61
INFO: [VRFC 10-311] analyzing module IBUF_HD62
INFO: [VRFC 10-311] analyzing module IBUF_HD63
INFO: [VRFC 10-311] analyzing module IBUF_HD64
INFO: [VRFC 10-311] analyzing module IBUF_HD65
INFO: [VRFC 10-311] analyzing module IBUF_HD66
INFO: [VRFC 10-311] analyzing module IBUF_HD67
INFO: [VRFC 10-311] analyzing module IBUF_HD68
INFO: [VRFC 10-311] analyzing module IBUF_HD69
INFO: [VRFC 10-311] analyzing module IBUF_HD70
INFO: [VRFC 10-311] analyzing module IBUF_HD71
INFO: [VRFC 10-311] analyzing module IBUF_HD72
INFO: [VRFC 10-311] analyzing module IBUF_HD73
INFO: [VRFC 10-311] analyzing module IBUF_HD74
INFO: [VRFC 10-311] analyzing module IBUF_HD75
INFO: [VRFC 10-311] analyzing module IBUF_HD76
INFO: [VRFC 10-311] analyzing module IBUF_HD77
INFO: [VRFC 10-311] analyzing module IBUF_HD78
INFO: [VRFC 10-311] analyzing module IBUF_HD79
INFO: [VRFC 10-311] analyzing module IBUF_HD80
INFO: [VRFC 10-311] analyzing module IBUF_HD81
INFO: [VRFC 10-311] analyzing module IBUF_HD82
INFO: [VRFC 10-311] analyzing module IBUF_HD83
INFO: [VRFC 10-311] analyzing module IBUF_HD84
INFO: [VRFC 10-311] analyzing module IBUF_HD85
INFO: [VRFC 10-311] analyzing module IBUF_HD86
INFO: [VRFC 10-311] analyzing module IBUF_HD87
INFO: [VRFC 10-311] analyzing module IBUF_HD88
INFO: [VRFC 10-311] analyzing module IBUF_HD89
INFO: [VRFC 10-311] analyzing module IBUF_HD90
INFO: [VRFC 10-311] analyzing module IBUF_HD91
INFO: [VRFC 10-311] analyzing module IBUF_HD92
INFO: [VRFC 10-311] analyzing module IBUF_HD93
INFO: [VRFC 10-311] analyzing module IBUF_HD94
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf"
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
INFO: [SIM-utils-36] Netlist generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD48
INFO: [VRFC 10-311] analyzing module IBUF_HD49
INFO: [VRFC 10-311] analyzing module IBUF_HD50
INFO: [VRFC 10-311] analyzing module IBUF_HD51
INFO: [VRFC 10-311] analyzing module IBUF_HD52
INFO: [VRFC 10-311] analyzing module IBUF_HD53
INFO: [VRFC 10-311] analyzing module IBUF_HD54
INFO: [VRFC 10-311] analyzing module IBUF_HD55
INFO: [VRFC 10-311] analyzing module IBUF_HD56
INFO: [VRFC 10-311] analyzing module IBUF_HD57
INFO: [VRFC 10-311] analyzing module IBUF_HD58
INFO: [VRFC 10-311] analyzing module IBUF_HD59
INFO: [VRFC 10-311] analyzing module IBUF_HD60
INFO: [VRFC 10-311] analyzing module IBUF_HD61
INFO: [VRFC 10-311] analyzing module IBUF_HD62
INFO: [VRFC 10-311] analyzing module IBUF_HD63
INFO: [VRFC 10-311] analyzing module IBUF_HD64
INFO: [VRFC 10-311] analyzing module IBUF_HD65
INFO: [VRFC 10-311] analyzing module IBUF_HD66
INFO: [VRFC 10-311] analyzing module IBUF_HD67
INFO: [VRFC 10-311] analyzing module IBUF_HD68
INFO: [VRFC 10-311] analyzing module IBUF_HD69
INFO: [VRFC 10-311] analyzing module IBUF_HD70
INFO: [VRFC 10-311] analyzing module IBUF_HD71
INFO: [VRFC 10-311] analyzing module IBUF_HD72
INFO: [VRFC 10-311] analyzing module IBUF_HD73
INFO: [VRFC 10-311] analyzing module IBUF_HD74
INFO: [VRFC 10-311] analyzing module IBUF_HD75
INFO: [VRFC 10-311] analyzing module IBUF_HD76
INFO: [VRFC 10-311] analyzing module IBUF_HD77
INFO: [VRFC 10-311] analyzing module IBUF_HD78
INFO: [VRFC 10-311] analyzing module IBUF_HD79
INFO: [VRFC 10-311] analyzing module IBUF_HD80
INFO: [VRFC 10-311] analyzing module IBUF_HD81
INFO: [VRFC 10-311] analyzing module IBUF_HD82
INFO: [VRFC 10-311] analyzing module IBUF_HD83
INFO: [VRFC 10-311] analyzing module IBUF_HD84
INFO: [VRFC 10-311] analyzing module IBUF_HD85
INFO: [VRFC 10-311] analyzing module IBUF_HD86
INFO: [VRFC 10-311] analyzing module IBUF_HD87
INFO: [VRFC 10-311] analyzing module IBUF_HD88
INFO: [VRFC 10-311] analyzing module IBUF_HD89
INFO: [VRFC 10-311] analyzing module IBUF_HD90
INFO: [VRFC 10-311] analyzing module IBUF_HD91
INFO: [VRFC 10-311] analyzing module IBUF_HD92
INFO: [VRFC 10-311] analyzing module IBUF_HD93
INFO: [VRFC 10-311] analyzing module IBUF_HD94
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
Run Post-Synthesis Timing Simulation
invalid command name "Run"
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/func/xsim/Modular_Reduction_tb_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/func/xsim/Modular_Reduction_tb_func_synth.v
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/func/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
ERROR: [Common 17-180] Spawn failed: No error
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/func/xsim/Modular_Reduction_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/func/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_design
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'Modular_Reduction_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu250-figd2104-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 5870.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
INFO: [Project 1-570] Preparing netlist for logic optimization
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 5870.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 48 instances

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'Modular_Reduction_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj Modular_Reduction_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim/Modular_Reduction_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD100
INFO: [VRFC 10-311] analyzing module IBUF_HD101
INFO: [VRFC 10-311] analyzing module IBUF_HD102
INFO: [VRFC 10-311] analyzing module IBUF_HD103
INFO: [VRFC 10-311] analyzing module IBUF_HD104
INFO: [VRFC 10-311] analyzing module IBUF_HD105
INFO: [VRFC 10-311] analyzing module IBUF_HD106
INFO: [VRFC 10-311] analyzing module IBUF_HD107
INFO: [VRFC 10-311] analyzing module IBUF_HD108
INFO: [VRFC 10-311] analyzing module IBUF_HD109
INFO: [VRFC 10-311] analyzing module IBUF_HD110
INFO: [VRFC 10-311] analyzing module IBUF_HD111
INFO: [VRFC 10-311] analyzing module IBUF_HD112
INFO: [VRFC 10-311] analyzing module IBUF_HD113
INFO: [VRFC 10-311] analyzing module IBUF_HD114
INFO: [VRFC 10-311] analyzing module IBUF_HD115
INFO: [VRFC 10-311] analyzing module IBUF_HD116
INFO: [VRFC 10-311] analyzing module IBUF_HD117
INFO: [VRFC 10-311] analyzing module IBUF_HD118
INFO: [VRFC 10-311] analyzing module IBUF_HD119
INFO: [VRFC 10-311] analyzing module IBUF_HD120
INFO: [VRFC 10-311] analyzing module IBUF_HD121
INFO: [VRFC 10-311] analyzing module IBUF_HD122
INFO: [VRFC 10-311] analyzing module IBUF_HD123
INFO: [VRFC 10-311] analyzing module IBUF_HD124
INFO: [VRFC 10-311] analyzing module IBUF_HD125
INFO: [VRFC 10-311] analyzing module IBUF_HD126
INFO: [VRFC 10-311] analyzing module IBUF_HD127
INFO: [VRFC 10-311] analyzing module IBUF_HD128
INFO: [VRFC 10-311] analyzing module IBUF_HD129
INFO: [VRFC 10-311] analyzing module IBUF_HD130
INFO: [VRFC 10-311] analyzing module IBUF_HD131
INFO: [VRFC 10-311] analyzing module IBUF_HD132
INFO: [VRFC 10-311] analyzing module IBUF_HD133
INFO: [VRFC 10-311] analyzing module IBUF_HD134
INFO: [VRFC 10-311] analyzing module IBUF_HD135
INFO: [VRFC 10-311] analyzing module IBUF_HD136
INFO: [VRFC 10-311] analyzing module IBUF_HD137
INFO: [VRFC 10-311] analyzing module IBUF_HD138
INFO: [VRFC 10-311] analyzing module IBUF_HD139
INFO: [VRFC 10-311] analyzing module IBUF_HD140
INFO: [VRFC 10-311] analyzing module IBUF_HD141
INFO: [VRFC 10-311] analyzing module IBUF_HD95
INFO: [VRFC 10-311] analyzing module IBUF_HD96
INFO: [VRFC 10-311] analyzing module IBUF_HD97
INFO: [VRFC 10-311] analyzing module IBUF_HD98
INFO: [VRFC 10-311] analyzing module IBUF_HD99
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Modular_Reduction_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Modular_Reduction_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Modular_Reduction_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Modular_Reduction_tb_time_synth.sdf", for root module "Modular_Reduction_tb/MUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Modular_Reduction_tb_time_synth.sdf", for root module "Modular_Reduction_tb/MUT".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.CARRY8
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IBUF_HD95
Compiling module xil_defaultlib.IBUF_HD96
Compiling module xil_defaultlib.IBUF_HD97
Compiling module xil_defaultlib.IBUF_HD98
Compiling module xil_defaultlib.IBUF_HD99
Compiling module xil_defaultlib.IBUF_HD100
Compiling module xil_defaultlib.IBUF_HD101
Compiling module xil_defaultlib.IBUF_HD102
Compiling module xil_defaultlib.IBUF_HD103
Compiling module xil_defaultlib.IBUF_HD104
Compiling module xil_defaultlib.IBUF_HD105
Compiling module xil_defaultlib.IBUF_HD106
Compiling module xil_defaultlib.IBUF_HD107
Compiling module xil_defaultlib.IBUF_HD108
Compiling module xil_defaultlib.IBUF_HD109
Compiling module xil_defaultlib.IBUF_HD110
Compiling module xil_defaultlib.IBUF_HD111
Compiling module xil_defaultlib.IBUF_HD112
Compiling module xil_defaultlib.IBUF_HD113
Compiling module xil_defaultlib.IBUF_HD114
Compiling module xil_defaultlib.IBUF_HD115
Compiling module xil_defaultlib.IBUF_HD116
Compiling module xil_defaultlib.IBUF_HD117
Compiling module xil_defaultlib.IBUF_HD118
Compiling module xil_defaultlib.IBUF_HD119
Compiling module xil_defaultlib.IBUF_HD120
Compiling module xil_defaultlib.IBUF_HD121
Compiling module xil_defaultlib.IBUF_HD122
Compiling module xil_defaultlib.IBUF_HD123
Compiling module xil_defaultlib.IBUF_HD124
Compiling module xil_defaultlib.IBUF_HD125
Compiling module xil_defaultlib.IBUF_HD126
Compiling module xil_defaultlib.IBUF_HD127
Compiling module xil_defaultlib.IBUF_HD128
Compiling module xil_defaultlib.IBUF_HD129
Compiling module xil_defaultlib.IBUF_HD130
Compiling module xil_defaultlib.IBUF_HD131
Compiling module xil_defaultlib.IBUF_HD132
Compiling module xil_defaultlib.IBUF_HD133
Compiling module xil_defaultlib.IBUF_HD134
Compiling module xil_defaultlib.IBUF_HD135
Compiling module xil_defaultlib.IBUF_HD136
Compiling module xil_defaultlib.IBUF_HD137
Compiling module xil_defaultlib.IBUF_HD138
Compiling module xil_defaultlib.IBUF_HD139
Compiling module xil_defaultlib.IBUF_HD140
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.IBUF_HD141
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.Modular_Reduction_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Modular_Reduction_tb_time_synth
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5870.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Modular_Reduction_tb_time_synth -key {Post-Synthesis:sim_1:Timing:Modular_Reduction_tb} -tclbatch {Modular_Reduction_tb.tcl} -view {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction_tb_behav.wcfg
WARNING: Simulation object /Modular_Reduction_tb/MUT/x was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/adder_0 was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/y was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/z was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/adjust was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/concatenate_temp was not found in the design.
WARNING: Simulation object /Modular_Reduction_tb/MUT/adder_3_temp was not found in the design.
source Modular_Reduction_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
time=0 reset=1 in=000000000000 out=xxxxxx
time=2000 reset=1 in=000000000000 out=000000
time=20000 reset=0 in=123456789abc out=000000
time=30000 reset=0 in=3fffffffffff out=000000
time=40000 reset=0 in=000000000001 out=000000
time=50000 reset=0 in=2aaaaaaa5555 out=000000
time=60000 reset=0 in=155555555555 out=000000
$finish called at time : 90 ns : File "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/Modular_Reduction/Modular_Reduction.srcs/sim_1/new/Modular_Reduction_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Modular_Reduction_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 5870.488 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sources_1\imports\NTT\Modular_Reduction.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\Modular_Reduction\Modular_Reduction.srcs\sim_1\new\Modular_Reduction_tb.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 26 04:40:40 2025...
