{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "https://www.philipzucker.com/td4-4bit-cpu/\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "Add(lhs=2, rhs=4)"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from collections import namedtuple\n",
    "class TaggedUnion():\n",
    "    def __init__(self, name, cases):\n",
    "        self.name = name\n",
    "        self.constructors = []\n",
    "        for name, args in cases:\n",
    "            cons = namedtuple(name, args)\n",
    "            self.constructors.append(cons)\n",
    "            setattr(self, name, lambda self, *args, **kwargs: cons(*args, **kwargs))\n",
    "            setattr(self, \"is_\" + name, lambda x: isinstance(x, cons))\n",
    "            for fname in args:\n",
    "                setattr(self, fname, lambda x: getattr(x, fname))\n",
    "    def num_constructors(self):\n",
    "        return len(self.constructors)\n",
    "    def constructor(self, idx):\n",
    "        return self.constructors[idx]\n",
    "    \n",
    "\n",
    "AExpr = TaggedUnion(\"AExpr\", [\n",
    "    (\"Int\", [\"value\"]),\n",
    "    (\"Add\", [\"lhs\", \"rhs\"]),\n",
    "])\n",
    "            \n",
    "\n",
    "\n",
    "AExpr.Int(1,2,4)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from collections import namedtuple\n",
    "from enum import Enum\n",
    "\n",
    "Op = Enum(\"Op\", \"ADD MOV IN OUT JNC JMP\")\n",
    "Op = Enum(\"Op\", \"ADD_A ADD_B MOV_AB MOV_BA IN_A IN_B OUT_B OUT JNC JMP\")\n",
    "Insn = namedtuple(\"Insn\", \"op im\")\n",
    "State = namedtuple(\"State\", \"a, b, out, pc, c, inp, program\")\n",
    "def step(state):\n",
    "    a, b, out, pc, c, inp, program = state \n",
    "    insn = program[pc]\n",
    "    im = insn.im\n",
    "    match insn.op:\n",
    "        case Op.ADD_A:\n",
    "            im_int = int(im)\n",
    "            assert 0 <= im_int < 16\n",
    "            a_tmp = a+im_int\n",
    "            return State(a_tmp%16, b, out, (pc+1)%16, a_tmp>=16, inp, program)\n",
    "        case Op.MOV_A_B:\n",
    "            return State._replace(pc = (pc+1)%16, )(b, b, out, (pc+1)%16, False, inp, program)\n",
    "        case \"IN\", \"A\", None:\n",
    "            return State(inp, b, out, (pc+1)%16, False, inp, program)\n",
    "        case \"MOV\", \"A\", im:\n",
    "            im_int = int(im)\n",
    "            assert 0 <= im_int < 16\n",
    "            return State(im_int, b, out, (pc+1)%16, False, inp, program)\n",
    "        case \"MOV\", \"B\", \"A\":\n",
    "            return State(a, a, out, (pc+1)%16, False, inp, program)\n",
    "        case \"ADD\", \"B\", im:\n",
    "            im_int = int(im)\n",
    "            assert 0 <= im_int < 16\n",
    "            b_tmp = b+im_int\n",
    "            return State(a, b_tmp%16, out, (pc+1)%16, b_tmp>=16, inp, program)\n",
    "        case \"IN\", \"B\", None:\n",
    "            return State(a, inp, out, (pc+1)%16, False, inp, program)\n",
    "        case \"MOV\", \"B\", im:\n",
    "            im_int = int(im)\n",
    "            assert 0 <= im_int < 16\n",
    "            return State(a, im_int, out, (pc+1)%16, False, inp, program)\n",
    "        case \"OUT\", \"B\", None:\n",
    "            print(b)\n",
    "            return State(a, b, b, (pc+1)%16, False, inp, program)\n",
    "        case \"OUT\", im, None:\n",
    "            im_int = int(im)\n",
    "            assert 0 <= im_int < 16\n",
    "            print(im_int)\n",
    "            return State(a, b, im_int, (pc+1)%16, False, inp, program)\n",
    "        case \"JNC\", im, None:\n",
    "            im_int = int(im)\n",
    "            assert 0 <= im_int < 16\n",
    "            return State(a, b, out, im_int if not c else (pc+1)%16, False, inp, program)\n",
    "        case \"JMP\", im, None:\n",
    "            im_int = int(im)\n",
    "            assert 0 <= im_int < 16\n",
    "            return State(a, b, out, im_int, False, inp, program)\n",
    "        case _:\n",
    "            raise Exception(\"Unrecognized command\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Bits and Bobbles\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%file /tmp/td4.v\n",
    "module TD4 (\n",
    "    input clk,\n",
    "    input rst,\n",
    "    input [7:0] dip_switch [16],\n",
    "    input [3:0] in_dip_switch,\n",
    "    output reg [3:0] out_led,\n",
    "    output reg [3:0] A,       // Added output for register A\n",
    "    output reg [3:0] B,       // Added output for register B\n",
    "    output reg [3:0] PC,      // Added output for program counter\n",
    "    output reg carry          // Added output for carry flag\n",
    ");\n",
    "\n",
    "    // Instruction opcodes\n",
    "    parameter ADD_A_IM = 4'b0000,  MOV_A_B = 4'b0001,   IN_A = 4'b0010, MOV_A_IM = 4'b0011;\n",
    "    parameter MOV_B_A =  4'b0100, ADD_B_IM = 4'b0101,   IN_B = 4'b0110, MOV_B_IM = 4'b0111;\n",
    "    parameter OUT_B =    4'b1001,   OUT_IM = 4'b1011, JNC_IM = 4'b1110,   JMP_IM = 4'b1111;\n",
    "\n",
    "    // Main CPU cycle\n",
    "    always @(posedge clk or posedge rst) begin\n",
    "        if (rst) {A, B, PC, carry, out_led} <= 0;\n",
    "        else begin\n",
    "            // Data\n",
    "            case (dip_switch[PC][7:4])\n",
    "                ADD_A_IM:  {carry, A} <= A + dip_switch[PC][3:0];\n",
    "                MOV_A_B:   A <= B;\n",
    "                IN_A, MOV_A_IM:  A <= dip_switch;\n",
    "                MOV_B_A:   B <= A;\n",
    "                ADD_B_IM:  {carry, B} <= B + dip_switch[PC][3:0];\n",
    "                IN_B, MOV_B_IM:  B <= dip_switch[PC][3:0];\n",
    "                OUT_B:     out_led <= B;\n",
    "                OUT_IM:    out_led <= dip_switch;\n",
    "            endcase\n",
    "            // Control\n",
    "            case (dip_switch[PC][7:4])\n",
    "                JNC_IM:    PC <= !carry ? dip_switch : PC + 1;\n",
    "                JMP_IM:    PC <= dip_switch;\n",
    "                default:   PC <= PC + 1;\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%file /tmp/tb.v\n",
    "module td4_tb;\n",
    "    reg clk, rst;\n",
    "    reg [3:0] dip_switch;\n",
    "    wire [3:0] out_led;\n",
    "    wire [3:0] A, B, PC;\n",
    "    wire carry;\n",
    "\n",
    "    // Instantiate the TD4 CPU with new outputs for A, B, PC, and carry\n",
    "    TD4 td4 (\n",
    "        .clk(clk), .rst(rst), .dip_switch(dip_switch),\n",
    "        .out_led(out_led), .A(A), .B(B), .PC(PC), .carry(carry)\n",
    "    );\n",
    "\n",
    "    // Clock generation\n",
    "    always #5 clk = ~clk;  // 10ns period (100MHz)\n",
    "\n",
    "    initial begin\n",
    "        // Initialize signals\n",
    "        clk = 0;\n",
    "        rst = 1;\n",
    "        dip_switch = 4'b0000;\n",
    "\n",
    "        // Release reset after some delay\n",
    "        #20 rst = 0;\n",
    "\n",
    "        // Test a simple sequence of instructions\n",
    "        #10 dip_switch = 4'b0000;  // ADD A, Im\n",
    "        #10 dip_switch = 4'b0001;  // MOV A, B\n",
    "        #10 dip_switch = 4'b1001;  // OUT B\n",
    "        #10 dip_switch = 4'b1111;  // JMP 0\n",
    "        #10 dip_switch = 4'b0000;  // Set dip_switch to zero for testing\n",
    "\n",
    "        // Run simulation for some cycles\n",
    "        #1000 $finish;\n",
    "    end\n",
    "\n",
    "    // Monitor outputs\n",
    "    initial begin\n",
    "        $monitor(\"Time=%0t | clk=%b | rst=%b | dip_switch=%b | out_led=%b | A=%b | B=%b | PC=%b | carry=%b\", \n",
    "                 $time, clk, rst, dip_switch, out_led, A, B, PC, carry);\n",
    "    end\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! iverilog -o /tmp/tb /tmp/td4.v /tmp/tb.v && vvp /tmp/tb"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
