library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity DFlipFlop is
Port ( D, CLK, RST : in  STD_LOGIC;
Q, Q1 : out  STD_LOGIC);
end DFlipFlop;

architecture Behavioral of DFlipFlop is

begin
process (D, CLK, RST)
begin

if (RST = '1') then
Q <= '0';
elsif (rising_edge(CLK)) then ---this is for data flip-flop, for delay flip-flop use negative edge
Q <= D;
Q1 <= not D;

end if;
end process;
end Behavioral;