Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 15 18:06:06 2019
| Host         : JanGrapengeter running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/aus_inferred__0_i_1/O (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There is 1 combinational loop in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.520        0.000                      0                  787        0.156        0.000                      0                  787        4.500        0.000                       0                   368  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.520        0.000                      0                  787        0.156        0.000                      0                  787        4.500        0.000                       0                   368  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 Inst_Frequenzmessung/zahltemp0_reg[58]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.331ns  (logic 0.459ns (34.488%)  route 0.872ns (65.513%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 10.321 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.800    10.321    Inst_Frequenzmessung/CLK_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  Inst_Frequenzmessung/zahltemp0_reg[58]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.459    10.780 r  Inst_Frequenzmessung/zahltemp0_reg[58]/Q
                         net (fo=1, routed)           0.872    11.652    FREQ_STR[0][2]
    SLICE_X5Y109         FDRE                                         r  sendStr_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.680    15.021    CLK_IBUF_BUFG
    SLICE_X5Y109         FDRE                                         r  sendStr_reg[0][2]/C
                         clock pessimism              0.267    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X5Y109         FDRE (Setup_fdre_C_D)       -0.081    15.172    sendStr_reg[0][2]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -11.652    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 Inst_Frequenzmessung/zahltemp0_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.375ns  (logic 0.459ns (33.393%)  route 0.916ns (66.607%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 10.328 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.807    10.328    Inst_Frequenzmessung/CLK_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  Inst_Frequenzmessung/zahltemp0_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.459    10.787 r  Inst_Frequenzmessung/zahltemp0_reg[29]/Q
                         net (fo=1, routed)           0.916    11.703    FREQ_STR[4][5]
    SLICE_X0Y112         FDRE                                         r  sendStr_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.679    15.020    CLK_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  sendStr_reg[4][5]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)       -0.043    15.223    sendStr_reg[4][5]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -11.703    
  -------------------------------------------------------------------
                         slack                                  3.520    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 Inst_Frequenzmessung/zahltemp0_reg[40]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.269ns  (logic 0.459ns (36.168%)  route 0.810ns (63.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 10.325 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.804    10.325    Inst_Frequenzmessung/CLK_IBUF_BUFG
    SLICE_X3Y113         FDRE                                         r  Inst_Frequenzmessung/zahltemp0_reg[40]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.459    10.784 r  Inst_Frequenzmessung/zahltemp0_reg[40]/Q
                         net (fo=1, routed)           0.810    11.594    FREQ_STR[2][0]
    SLICE_X5Y112         FDRE                                         r  sendStr_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.678    15.019    CLK_IBUF_BUFG
    SLICE_X5Y112         FDRE                                         r  sendStr_reg[2][0]/C
                         clock pessimism              0.267    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X5Y112         FDRE (Setup_fdre_C_D)       -0.105    15.146    sendStr_reg[2][0]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -11.594    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 Inst_Frequenzmessung/zahltemp0_reg[48]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[1][0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.287ns  (logic 0.459ns (35.670%)  route 0.828ns (64.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.802    10.323    Inst_Frequenzmessung/CLK_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  Inst_Frequenzmessung/zahltemp0_reg[48]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.459    10.782 r  Inst_Frequenzmessung/zahltemp0_reg[48]/Q
                         net (fo=1, routed)           0.828    11.610    FREQ_STR[1][0]
    SLICE_X5Y111         FDSE                                         r  sendStr_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.679    15.020    CLK_IBUF_BUFG
    SLICE_X5Y111         FDSE                                         r  sendStr_reg[1][0]/C
                         clock pessimism              0.267    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y111         FDSE (Setup_fdse_C_D)       -0.081    15.171    sendStr_reg[1][0]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -11.610    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.570ns  (required time - arrival time)
  Source:                 Inst_Frequenzmessung/zahltemp0_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[6][0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.273ns  (logic 0.459ns (36.066%)  route 0.814ns (63.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns = ( 10.330 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.809    10.330    Inst_Frequenzmessung/CLK_IBUF_BUFG
    SLICE_X3Y105         FDRE                                         r  Inst_Frequenzmessung/zahltemp0_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.459    10.789 r  Inst_Frequenzmessung/zahltemp0_reg[8]/Q
                         net (fo=1, routed)           0.814    11.603    FREQ_STR[6][0]
    SLICE_X4Y108         FDSE                                         r  sendStr_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.681    15.022    CLK_IBUF_BUFG
    SLICE_X4Y108         FDSE                                         r  sendStr_reg[6][0]/C
                         clock pessimism              0.267    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y108         FDSE (Setup_fdse_C_D)       -0.081    15.173    sendStr_reg[6][0]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -11.603    
  -------------------------------------------------------------------
                         slack                                  3.570    

Slack (MET) :             3.575ns  (required time - arrival time)
  Source:                 Inst_Frequenzmessung/zahltemp0_reg[63]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.304ns  (logic 0.459ns (35.202%)  route 0.845ns (64.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns = ( 10.319 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.798    10.319    Inst_Frequenzmessung/CLK_IBUF_BUFG
    SLICE_X3Y118         FDRE                                         r  Inst_Frequenzmessung/zahltemp0_reg[63]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y118         FDRE (Prop_fdre_C_Q)         0.459    10.778 r  Inst_Frequenzmessung/zahltemp0_reg[63]/Q
                         net (fo=1, routed)           0.845    11.623    FREQ_STR[0][7]
    SLICE_X0Y113         FDRE                                         r  sendStr_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.678    15.019    CLK_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  sendStr_reg[0][7]/C
                         clock pessimism              0.281    15.300    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)       -0.067    15.198    sendStr_reg[0][7]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                  3.575    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 Inst_Frequenzmessung/zahltemp0_reg[53]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.286ns  (logic 0.459ns (35.700%)  route 0.827ns (64.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns = ( 10.322 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.801    10.322    Inst_Frequenzmessung/CLK_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  Inst_Frequenzmessung/zahltemp0_reg[53]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.459    10.781 r  Inst_Frequenzmessung/zahltemp0_reg[53]/Q
                         net (fo=1, routed)           0.827    11.608    FREQ_STR[1][5]
    SLICE_X0Y112         FDRE                                         r  sendStr_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.679    15.020    CLK_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  sendStr_reg[1][5]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)       -0.081    15.185    sendStr_reg[1][5]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 Inst_Frequenzmessung/zahltemp0_reg[50]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[1][2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.241ns  (logic 0.459ns (36.999%)  route 0.782ns (63.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.802    10.323    Inst_Frequenzmessung/CLK_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  Inst_Frequenzmessung/zahltemp0_reg[50]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.459    10.782 r  Inst_Frequenzmessung/zahltemp0_reg[50]/Q
                         net (fo=1, routed)           0.782    11.564    FREQ_STR[1][2]
    SLICE_X5Y109         FDSE                                         r  sendStr_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.680    15.021    CLK_IBUF_BUFG
    SLICE_X5Y109         FDSE                                         r  sendStr_reg[1][2]/C
                         clock pessimism              0.267    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X5Y109         FDSE (Setup_fdse_C_D)       -0.093    15.160    sendStr_reg[1][2]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -11.564    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 Inst_Frequenzmessung/zahltemp0_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[5][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.275ns  (logic 0.459ns (35.995%)  route 0.816ns (64.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns = ( 10.329 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.808    10.329    Inst_Frequenzmessung/CLK_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Inst_Frequenzmessung/zahltemp0_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.459    10.788 r  Inst_Frequenzmessung/zahltemp0_reg[21]/Q
                         net (fo=1, routed)           0.816    11.604    FREQ_STR[5][5]
    SLICE_X0Y112         FDRE                                         r  sendStr_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.679    15.020    CLK_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  sendStr_reg[5][5]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.035    15.266    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)       -0.040    15.226    sendStr_reg[5][5]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                         -11.604    
  -------------------------------------------------------------------
                         slack                                  3.621    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 Inst_Frequenzmessung/zahltemp0_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sendStr_reg[7][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.231ns  (logic 0.459ns (37.281%)  route 0.772ns (62.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns = ( 10.330 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.809    10.330    Inst_Frequenzmessung/CLK_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  Inst_Frequenzmessung/zahltemp0_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.459    10.789 r  Inst_Frequenzmessung/zahltemp0_reg[1]/Q
                         net (fo=1, routed)           0.772    11.561    Inst_Frequenzmessung_n_63
    SLICE_X4Y107         FDSE                                         r  sendStr_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.681    15.022    CLK_IBUF_BUFG
    SLICE_X4Y107         FDSE                                         r  sendStr_reg[7][1]/C
                         clock pessimism              0.267    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y107         FDSE (Setup_fdse_C_D)       -0.061    15.193    sendStr_reg[7][1]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -11.561    
  -------------------------------------------------------------------
                         slack                                  3.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uartData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.672     1.556    CLK_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  uartData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  uartData_reg[0]/Q
                         net (fo=1, routed)           0.101     1.798    Inst_UART_TX_CTRL/Q[0]
    SLICE_X7Y110         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.946     2.074    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[1]/C
                         clock pessimism             -0.502     1.572    
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.070     1.642    Inst_UART_TX_CTRL/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 uartData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.672     1.556    CLK_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  uartData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  uartData_reg[2]/Q
                         net (fo=1, routed)           0.102     1.799    Inst_UART_TX_CTRL/Q[2]
    SLICE_X7Y110         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.946     2.074    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism             -0.502     1.572    
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.066     1.638    Inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uartData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.673     1.557    CLK_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  uartData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  uartData_reg[1]/Q
                         net (fo=1, routed)           0.112     1.810    Inst_UART_TX_CTRL/Q[1]
    SLICE_X7Y108         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.947     2.075    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/C
                         clock pessimism             -0.502     1.573    
    SLICE_X7Y108         FDRE (Hold_fdre_C_D)         0.066     1.639    Inst_UART_TX_CTRL/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/txData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.443%)  route 0.144ns (43.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.672     1.556    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  Inst_UART_TX_CTRL/txData_reg[8]/Q
                         net (fo=1, routed)           0.144     1.840    Inst_UART_TX_CTRL/txData[8]
    SLICE_X6Y108         LUT6 (Prop_lut6_I2_O)        0.045     1.885 r  Inst_UART_TX_CTRL/txBit_i_3/O
                         net (fo=1, routed)           0.000     1.885    Inst_UART_TX_CTRL/txBit_i_3_n_0
    SLICE_X6Y108         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.947     2.075    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X6Y108         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
                         clock pessimism             -0.502     1.573    
    SLICE_X6Y108         FDSE (Hold_fdse_C_D)         0.120     1.693    Inst_UART_TX_CTRL/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uartData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.673     1.557    CLK_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  uartData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  uartData_reg[5]/Q
                         net (fo=1, routed)           0.145     1.843    Inst_UART_TX_CTRL/Q[5]
    SLICE_X7Y108         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.947     2.075    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[6]/C
                         clock pessimism             -0.502     1.573    
    SLICE_X7Y108         FDRE (Hold_fdre_C_D)         0.072     1.645    Inst_UART_TX_CTRL/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uartData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.673     1.557    CLK_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  uartData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  uartData_reg[3]/Q
                         net (fo=1, routed)           0.145     1.843    Inst_UART_TX_CTRL/Q[3]
    SLICE_X7Y108         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.947     2.075    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X7Y108         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.502     1.573    
    SLICE_X7Y108         FDRE (Hold_fdre_C_D)         0.070     1.643    Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 strIndex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.153%)  route 0.123ns (39.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.672     1.556    CLK_IBUF_BUFG
    SLICE_X4Y110         FDRE                                         r  strIndex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  strIndex_reg[4]/Q
                         net (fo=10, routed)          0.123     1.820    strIndex_reg[4]
    SLICE_X5Y110         LUT6 (Prop_lut6_I1_O)        0.045     1.865 r  uartData[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    uartData[0]_i_1_n_0
    SLICE_X5Y110         FDRE                                         r  uartData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.946     2.074    CLK_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  uartData_reg[0]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X5Y110         FDRE (Hold_fdre_C_D)         0.092     1.661    uartData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uartData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.452%)  route 0.156ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.672     1.556    CLK_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  uartData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  uartData_reg[7]/Q
                         net (fo=1, routed)           0.156     1.853    Inst_UART_TX_CTRL/Q[7]
    SLICE_X7Y110         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.946     2.074    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[8]/C
                         clock pessimism             -0.502     1.572    
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.070     1.642    Inst_UART_TX_CTRL/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 strIndex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.423%)  route 0.132ns (41.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.673     1.557    CLK_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  strIndex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  strIndex_reg[3]/Q
                         net (fo=13, routed)          0.132     1.830    strIndex_reg[3]
    SLICE_X7Y109         LUT6 (Prop_lut6_I0_O)        0.045     1.875 r  uartData[1]_i_1/O
                         net (fo=1, routed)           0.000     1.875    uartData[1]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  uartData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.947     2.075    CLK_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  uartData_reg[1]/C
                         clock pessimism             -0.502     1.573    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.091     1.664    uartData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 strIndex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.787%)  route 0.136ns (42.213%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.673     1.557    CLK_IBUF_BUFG
    SLICE_X4Y109         FDRE                                         r  strIndex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  strIndex_reg[2]/Q
                         net (fo=20, routed)          0.136     1.833    strIndex_reg[2]
    SLICE_X7Y109         LUT6 (Prop_lut6_I1_O)        0.045     1.878 r  uartData[5]_i_1/O
                         net (fo=1, routed)           0.000     1.878    uartData[5]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  uartData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.947     2.075    CLK_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  uartData_reg[5]/C
                         clock pessimism             -0.502     1.573    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.092     1.665    uartData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y115   FSM_sequential_uartState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y114   FSM_sequential_uartState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y114   FSM_sequential_uartState_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y108   Inst_Frequenzmessung/teiler_reg[21]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y108   Inst_Frequenzmessung/teiler_reg[22]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y108   Inst_Frequenzmessung/teiler_reg[23]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109   Inst_Frequenzmessung/teiler_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109   Inst_Frequenzmessung/teiler_reg[25]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109   Inst_Frequenzmessung/teiler_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   Inst_UART_TX_CTRL/bitIndex_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   Inst_UART_TX_CTRL/bitIndex_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   Inst_UART_TX_CTRL/bitIndex_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   Inst_UART_TX_CTRL/bitIndex_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   Inst_UART_TX_CTRL/bitIndex_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y110   Inst_UART_TX_CTRL/bitIndex_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110   Inst_UART_TX_CTRL/txData_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y110   Inst_UART_TX_CTRL/txData_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y109   sendStr_reg[4][2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   Inst_Frequenzmessung/teiler_reg[21]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   Inst_Frequenzmessung/teiler_reg[22]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108   Inst_Frequenzmessung/teiler_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   Inst_UART_TX_CTRL/bitIndex_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y109   Inst_UART_TX_CTRL/bitIndex_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y112  Inst_UART_TX_CTRL/bitTmr_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y112  Inst_UART_TX_CTRL/bitTmr_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y112  Inst_UART_TX_CTRL/bitTmr_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y113  Inst_UART_TX_CTRL/bitTmr_reg[8]/C



