lbl_80C96698:
/* 80C96698 00000000  94 21 FE 50 */	stwu r1, -0x1b0(r1)
/* 80C9669C 00000004  7C 08 02 A6 */	mflr r0
/* 80C966A0 00000008  90 01 01 B4 */	stw r0, 0x1b4(r1)
/* 80C966A4 0000000C  DB E1 01 A0 */	stfd f31, 0x1a0(r1)
/* 80C966A8 00000010  F3 E1 01 A8 */	psq_st f31, 424(r1), 0, 0 /* qr0 */
/* 80C966AC 00000000  DB C1 01 90 */	stfd f30, 0x190(r1)
/* 80C966B0 00000018  F3 C1 01 98 */	psq_st f30, 408(r1), 0, 0 /* qr0 */
/* 80C966B4 00000000  DB A1 01 80 */	stfd f29, 0x180(r1)
/* 80C966B8 00000004  F3 A1 01 88 */	psq_st f29, 392(r1), 0, 0 /* qr0 */
/* 80C966BC 00000008  DB 81 01 70 */	stfd f28, 0x170(r1)
/* 80C966C0 0000000C  F3 81 01 78 */	psq_st f28, 376(r1), 0, 0 /* qr0 */
/* 80C966C4 00000010  DB 61 01 60 */	stfd f27, 0x160(r1)
/* 80C966C8 00000030  F3 61 01 68 */	psq_st f27, 360(r1), 0, 0 /* qr0 */
/* 80C966CC 00000000  DB 41 01 50 */	stfd f26, 0x150(r1)
/* 80C966D0 00000038  F3 41 01 58 */	psq_st f26, 344(r1), 0, 0 /* qr0 */
/* 80C966D4 00000000  DB 21 01 40 */	stfd f25, 0x140(r1)
/* 80C966D8 00000004  F3 21 01 48 */	psq_st f25, 328(r1), 0, 0 /* qr0 */
/* 80C966DC 00000008  DB 01 01 30 */	stfd f24, 0x130(r1)
/* 80C966E0 0000000C  F3 01 01 38 */	psq_st f24, 312(r1), 0, 0 /* qr0 */
/* 80C966E4 00000010  DA E1 01 20 */	stfd f23, 0x120(r1)
/* 80C966E8 00000050  F2 E1 01 28 */	psq_st f23, 296(r1), 0, 0 /* qr0 */
/* 80C966EC 00000000  DA C1 01 10 */	stfd f22, 0x110(r1)
/* 80C966F0 00000058  F2 C1 01 18 */	psq_st f22, 280(r1), 0, 0 /* qr0 */
/* 80C966F4 00000000  39 61 01 10 */	addi r11, r1, 0x110
/* 80C966F8 00000004  4B FF FF 81 */	bl _savegpr_22
/* 80C966FC 00000008  7C 7B 1B 78 */	mr r27, r3
/* 80C96700 0000000C  3C 60 00 00 */	lis r3, lit_3915@ha /* 80C98028 */
/* 80C96704 00000010  3B E3 00 00 */	addi r31, r3, lit_3915@l /* 80C98028 */
/* 80C96708 00000014  3C 60 00 00 */	lis r3, l_scissor@ha /* 80C98138 */
/* 80C9670C 00000018  38 63 00 00 */	addi r3, r3, l_scissor@l /* 80C98138 */
/* 80C96710 0000001C  3B A3 00 04 */	addi r29, r3, 4
/* 80C96714 00000020  7F A4 EB 78 */	mr r4, r29
/* 80C96718 00000024  3B 83 00 08 */	addi r28, r3, 8
/* 80C9671C 00000028  7F 85 E3 78 */	mr r5, r28
/* 80C96720 0000002C  3B C3 00 0C */	addi r30, r3, 0xc
/* 80C96724 00000030  7F C6 F3 78 */	mr r6, r30
/* 80C96728 00000034  4B FF FF 51 */	bl GXGetScissor
/* 80C9672C 00000038  3C 60 00 00 */	lis r3, __float_max@ha /* 80450AE8 */
/* 80C96730 0000003C  C0 03 00 00 */	lfs f0, __float_max@l(r3) /* 80450AE8 */
/* 80C96734 00000040  FF E0 00 90 */	fmr f31, f0
/* 80C96738 00000044  FF C0 00 90 */	fmr f30, f0
/* 80C9673C 00000048  FC 00 00 50 */	fneg f0, f0
/* 80C96740 0000004C  FF A0 00 90 */	fmr f29, f0
/* 80C96744 00000050  FF 80 00 90 */	fmr f28, f0
/* 80C96748 00000054  FF 60 00 90 */	fmr f27, f0
/* 80C9674C 00000058  3C 60 00 00 */	lis r3, l_scissor@ha /* 80C98138 */
/* 80C96750 0000005C  80 03 00 00 */	lwz r0, l_scissor@l(r3) /* 80C98138 */
/* 80C96754 00000060  C8 3F 00 28 */	lfd f1, 0x28(r31)
/* 80C96758 00000064  90 01 00 CC */	stw r0, 0xcc(r1)
/* 80C9675C 00000068  3C 60 43 30 */	lis r3, 0x4330
/* 80C96760 0000006C  90 61 00 C8 */	stw r3, 0xc8(r1)
/* 80C96764 00000070  C8 01 00 C8 */	lfd f0, 0xc8(r1)
/* 80C96768 00000074  EF 40 08 28 */	fsubs f26, f0, f1
/* 80C9676C 00000078  80 1C 00 00 */	lwz r0, 0(r28)
/* 80C96770 0000007C  90 01 00 D4 */	stw r0, 0xd4(r1)
/* 80C96774 00000080  90 61 00 D0 */	stw r3, 0xd0(r1)
/* 80C96778 00000084  C8 01 00 D0 */	lfd f0, 0xd0(r1)
/* 80C9677C 00000088  EC 00 08 28 */	fsubs f0, f0, f1
/* 80C96780 0000008C  EF 3A 00 2A */	fadds f25, f26, f0
/* 80C96784 00000090  80 1D 00 00 */	lwz r0, 0(r29)
/* 80C96788 00000094  90 01 00 DC */	stw r0, 0xdc(r1)
/* 80C9678C 00000098  90 61 00 D8 */	stw r3, 0xd8(r1)
/* 80C96790 0000009C  C8 01 00 D8 */	lfd f0, 0xd8(r1)
/* 80C96794 000000A0  EF 00 08 28 */	fsubs f24, f0, f1
/* 80C96798 000000A4  80 1E 00 00 */	lwz r0, 0(r30)
/* 80C9679C 000000A8  90 01 00 E4 */	stw r0, 0xe4(r1)
/* 80C967A0 000000AC  90 61 00 E0 */	stw r3, 0xe0(r1)
/* 80C967A4 000000B0  C8 01 00 E0 */	lfd f0, 0xe0(r1)
/* 80C967A8 000000B4  EC 00 08 28 */	fsubs f0, f0, f1
/* 80C967AC 000000B8  EE F8 00 2A */	fadds f23, f24, f0
/* 80C967B0 000000BC  3B A0 00 04 */	li r29, 4
/* 80C967B4 000000C0  3C 60 00 00 */	lis r3, g_dComIfG_gameInfo@ha /* 804061C0 */
/* 80C967B8 000000C4  38 63 00 00 */	addi r3, r3, g_dComIfG_gameInfo@l /* 804061C0 */
/* 80C967BC 000000C8  83 C3 61 B0 */	lwz r30, 0x61b0(r3)
/* 80C967C0 000000CC  C0 1E 00 C8 */	lfs f0, 0xc8(r30)
/* 80C967C4 000000D0  FE C0 00 50 */	fneg f22, f0
/* 80C967C8 000000D4  3A DB 00 10 */	addi r22, r27, 0x10
/* 80C967CC 000000D8  3A E1 00 8C */	addi r23, r1, 0x8c
/* 80C967D0 000000DC  3B 00 00 00 */	li r24, 0
/* 80C967D4 000000E0  3B 80 00 00 */	li r28, 0
/* 80C967D8 000000E4  3B 20 00 00 */	li r25, 0
lbl_80C967DC:
/* 80C967DC 00000000  38 7E 01 40 */	addi r3, r30, 0x140
/* 80C967E0 00000004  7E C4 B3 78 */	mr r4, r22
/* 80C967E4 00000008  7E E5 BB 78 */	mr r5, r23
/* 80C967E8 0000000C  4B FF FE 91 */	bl PSMTXMultVec
/* 80C967EC 00000010  C0 17 00 08 */	lfs f0, 8(r23)
/* 80C967F0 00000014  FC 00 B0 40 */	fcmpo cr0, f0, f22
/* 80C967F4 00000000  4C 41 13 82 */	cror 2, 1, 2
/* 80C967F8 00000004  40 82 00 08 */	bne lbl_80C96800
/* 80C967FC 00000008  3B 18 00 01 */	addi r24, r24, 1
lbl_80C96800:
/* 80C96800 00000000  C0 17 00 08 */	lfs f0, 8(r23)
/* 80C96804 00000004  FC 00 B0 40 */	fcmpo cr0, f0, f22
/* 80C96808 00000000  4C 41 13 82 */	cror 2, 1, 2
/* 80C9680C 00000004  7C 00 00 26 */	mfcr r0
/* 80C96810 00000008  54 00 1F FF */	rlwinm. r0, r0, 3, 0x1f, 0x1f
/* 80C96814 0000000C  40 82 00 08 */	bne lbl_80C9681C
/* 80C96818 00000010  7F 3C CB 78 */	mr r28, r25
lbl_80C9681C:
/* 80C9681C 00000000  3B 39 00 01 */	addi r25, r25, 1
/* 80C96820 00000004  2C 19 00 04 */	cmpwi r25, 4
/* 80C96824 00000008  3A D6 00 0C */	addi r22, r22, 0xc
/* 80C96828 0000000C  3A F7 00 0C */	addi r23, r23, 0xc
/* 80C9682C 00000010  41 80 FF B0 */	blt lbl_80C967DC
/* 80C96830 00000014  2C 18 00 04 */	cmpwi r24, 4
/* 80C96834 00000018  41 80 00 1C */	blt lbl_80C96850
/* 80C96838 0000001C  38 60 02 61 */	li r3, 0x261
/* 80C9683C 00000020  38 80 01 C1 */	li r4, 0x1c1
/* 80C96840 00000024  38 A0 00 00 */	li r5, 0
/* 80C96844 00000028  38 C0 00 00 */	li r6, 0
/* 80C96848 0000002C  4B FF FE 31 */	bl GXSetScissor
/* 80C9684C 00000030  48 00 04 F8 */	b lbl_80C96D44
lbl_80C96850:
/* 80C96850 00000000  2C 18 00 00 */	cmpwi r24, 0
/* 80C96854 00000004  41 82 01 D8 */	beq lbl_80C96A2C
/* 80C96858 00000008  3B 60 FF FF */	li r27, -1
/* 80C9685C 0000000C  38 00 00 04 */	li r0, 4
/* 80C96860 00000010  7C 09 03 A6 */	mtctr r0
lbl_80C96864:
/* 80C96864 00000000  38 7C 00 01 */	addi r3, r28, 1
/* 80C96868 00000004  54 60 F0 02 */	slwi r0, r3, 0x1e
/* 80C9686C 00000008  54 63 0F FE */	srwi r3, r3, 0x1f
/* 80C96870 0000000C  7C 03 00 50 */	subf r0, r3, r0
/* 80C96874 00000010  54 00 10 3E */	rotlwi r0, r0, 2
/* 80C96878 00000014  7C A0 1A 14 */	add r5, r0, r3
/* 80C9687C 00000018  2C 1B 00 00 */	cmpwi r27, 0
/* 80C96880 0000001C  40 80 00 28 */	bge lbl_80C968A8
/* 80C96884 00000020  1C 85 00 0C */	mulli r4, r5, 0xc
/* 80C96888 00000024  38 61 00 8C */	addi r3, r1, 0x8c
/* 80C9688C 00000028  38 04 00 08 */	addi r0, r4, 8
/* 80C96890 0000002C  7C 03 04 2E */	lfsx f0, r3, r0
/* 80C96894 00000030  FC 00 B0 40 */	fcmpo cr0, f0, f22
/* 80C96898 00000000  4C 41 13 82 */	cror 2, 1, 2
/* 80C9689C 00000004  40 82 01 88 */	bne lbl_80C96A24
/* 80C968A0 00000008  7C BB 2B 78 */	mr r27, r5
/* 80C968A4 0000000C  48 00 01 80 */	b lbl_80C96A24
lbl_80C968A8:
/* 80C968A8 00000000  1F 05 00 0C */	mulli r24, r5, 0xc
/* 80C968AC 00000004  3B 21 00 8C */	addi r25, r1, 0x8c
/* 80C968B0 00000008  7F 39 C2 14 */	add r25, r25, r24
/* 80C968B4 0000000C  C0 19 00 08 */	lfs f0, 8(r25)
/* 80C968B8 00000010  FC 00 B0 40 */	fcmpo cr0, f0, f22
/* 80C968BC 00000000  40 80 01 68 */	bge lbl_80C96A24
/* 80C968C0 00000004  38 7B 00 03 */	addi r3, r27, 3
/* 80C968C4 00000008  54 60 F0 02 */	slwi r0, r3, 0x1e
/* 80C968C8 0000000C  54 63 0F FE */	srwi r3, r3, 0x1f
/* 80C968CC 00000010  7C 03 00 50 */	subf r0, r3, r0
/* 80C968D0 00000014  54 00 10 3E */	rotlwi r0, r0, 2
/* 80C968D4 00000018  7C A0 1A 14 */	add r5, r0, r3
/* 80C968D8 0000001C  38 61 00 50 */	addi r3, r1, 0x50
/* 80C968DC 00000020  1C 1B 00 0C */	mulli r0, r27, 0xc
/* 80C968E0 00000024  38 81 00 8C */	addi r4, r1, 0x8c
/* 80C968E4 00000028  7C 84 02 14 */	add r4, r4, r0
/* 80C968E8 0000002C  1F A5 00 0C */	mulli r29, r5, 0xc
/* 80C968EC 00000030  3B 41 00 8C */	addi r26, r1, 0x8c
/* 80C968F0 00000034  7F 5A EA 14 */	add r26, r26, r29
/* 80C968F4 00000038  7F 45 D3 78 */	mr r5, r26
/* 80C968F8 0000003C  4B FF FD 81 */	bl __mi__4cXyzCFRC3Vec
/* 80C968FC 00000040  C0 01 00 50 */	lfs f0, 0x50(r1)
/* 80C96900 00000044  D0 01 00 80 */	stfs f0, 0x80(r1)
/* 80C96904 00000048  C0 01 00 54 */	lfs f0, 0x54(r1)
/* 80C96908 0000004C  D0 01 00 84 */	stfs f0, 0x84(r1)
/* 80C9690C 00000050  C0 21 00 58 */	lfs f1, 0x58(r1)
/* 80C96910 00000054  D0 21 00 88 */	stfs f1, 0x88(r1)
/* 80C96914 00000058  3A E1 00 94 */	addi r23, r1, 0x94
/* 80C96918 0000005C  7C 17 EC 2E */	lfsx f0, r23, r29
/* 80C9691C 00000060  EC 16 00 28 */	fsubs f0, f22, f0
/* 80C96920 00000064  EC 20 08 24 */	fdivs f1, f0, f1
/* 80C96924 00000068  38 61 00 80 */	addi r3, r1, 0x80
/* 80C96928 0000006C  7C 64 1B 78 */	mr r4, r3
/* 80C9692C 00000070  4B FF FD 4D */	bl PSVECScale
/* 80C96930 00000074  38 61 00 44 */	addi r3, r1, 0x44
/* 80C96934 00000078  7F 44 D3 78 */	mr r4, r26
/* 80C96938 0000007C  38 A1 00 80 */	addi r5, r1, 0x80
/* 80C9693C 00000080  4B FF FD 3D */	bl __pl__4cXyzCFRC3Vec
/* 80C96940 00000084  C0 01 00 44 */	lfs f0, 0x44(r1)
/* 80C96944 00000088  D0 01 00 BC */	stfs f0, 0xbc(r1)
/* 80C96948 0000008C  C0 01 00 48 */	lfs f0, 0x48(r1)
/* 80C9694C 00000090  D0 01 00 C0 */	stfs f0, 0xc0(r1)
/* 80C96950 00000094  C0 01 00 4C */	lfs f0, 0x4c(r1)
/* 80C96954 00000098  D0 01 00 C4 */	stfs f0, 0xc4(r1)
/* 80C96958 0000009C  38 61 00 38 */	addi r3, r1, 0x38
/* 80C9695C 000000A0  1E DC 00 0C */	mulli r22, r28, 0xc
/* 80C96960 000000A4  3B 41 00 8C */	addi r26, r1, 0x8c
/* 80C96964 000000A8  7F 5A B2 14 */	add r26, r26, r22
/* 80C96968 000000AC  7F 44 D3 78 */	mr r4, r26
/* 80C9696C 000000B0  7F 25 CB 78 */	mr r5, r25
/* 80C96970 000000B4  3B A0 00 05 */	li r29, 5
/* 80C96974 000000B8  4B FF FD 05 */	bl __mi__4cXyzCFRC3Vec
/* 80C96978 000000BC  C0 01 00 38 */	lfs f0, 0x38(r1)
/* 80C9697C 000000C0  D0 01 00 80 */	stfs f0, 0x80(r1)
/* 80C96980 000000C4  C0 01 00 3C */	lfs f0, 0x3c(r1)
/* 80C96984 000000C8  D0 01 00 84 */	stfs f0, 0x84(r1)
/* 80C96988 000000CC  C0 21 00 40 */	lfs f1, 0x40(r1)
/* 80C9698C 000000D0  D0 21 00 88 */	stfs f1, 0x88(r1)
/* 80C96990 000000D4  38 61 00 80 */	addi r3, r1, 0x80
/* 80C96994 000000D8  7C 64 1B 78 */	mr r4, r3
/* 80C96998 000000DC  7C 17 C4 2E */	lfsx f0, r23, r24
/* 80C9699C 000000E0  EC 16 00 28 */	fsubs f0, f22, f0
/* 80C969A0 000000E4  EC 20 08 24 */	fdivs f1, f0, f1
/* 80C969A4 000000E8  4B FF FC D5 */	bl PSVECScale
/* 80C969A8 000000EC  38 61 00 2C */	addi r3, r1, 0x2c
/* 80C969AC 000000F0  7F 24 CB 78 */	mr r4, r25
/* 80C969B0 000000F4  38 A1 00 80 */	addi r5, r1, 0x80
/* 80C969B4 000000F8  4B FF FC C5 */	bl __pl__4cXyzCFRC3Vec
/* 80C969B8 000000FC  C0 01 00 2C */	lfs f0, 0x2c(r1)
/* 80C969BC 00000100  D0 1A 00 00 */	stfs f0, 0(r26)
/* 80C969C0 00000104  C0 01 00 30 */	lfs f0, 0x30(r1)
/* 80C969C4 00000108  38 61 00 90 */	addi r3, r1, 0x90
/* 80C969C8 0000010C  7C 03 B5 2E */	stfsx f0, r3, r22
/* 80C969CC 00000110  C0 01 00 34 */	lfs f0, 0x34(r1)
/* 80C969D0 00000114  7C 17 B5 2E */	stfsx f0, r23, r22
/* 80C969D4 00000118  7F 64 DB 78 */	mr r4, r27
/* 80C969D8 0000011C  48 00 00 40 */	b lbl_80C96A18
lbl_80C969DC:
/* 80C969DC 00000000  C0 1A 00 00 */	lfs f0, 0(r26)
/* 80C969E0 00000004  1C 04 00 0C */	mulli r0, r4, 0xc
/* 80C969E4 00000008  38 61 00 8C */	addi r3, r1, 0x8c
/* 80C969E8 0000000C  7C 63 02 14 */	add r3, r3, r0
/* 80C969EC 00000010  D0 03 00 00 */	stfs f0, 0(r3)
/* 80C969F0 00000014  C0 1A 00 04 */	lfs f0, 4(r26)
/* 80C969F4 00000018  D0 03 00 04 */	stfs f0, 4(r3)
/* 80C969F8 0000001C  C0 1A 00 08 */	lfs f0, 8(r26)
/* 80C969FC 00000020  D0 03 00 08 */	stfs f0, 8(r3)
/* 80C96A00 00000024  38 64 00 01 */	addi r3, r4, 1
/* 80C96A04 00000028  54 60 F0 02 */	slwi r0, r3, 0x1e
/* 80C96A08 0000002C  54 63 0F FE */	srwi r3, r3, 0x1f
/* 80C96A0C 00000030  7C 03 00 50 */	subf r0, r3, r0
/* 80C96A10 00000034  54 00 10 3E */	rotlwi r0, r0, 2
/* 80C96A14 00000038  7C 80 1A 14 */	add r4, r0, r3
lbl_80C96A18:
/* 80C96A18 00000000  7C 04 E0 00 */	cmpw r4, r28
/* 80C96A1C 00000004  40 82 FF C0 */	bne lbl_80C969DC
/* 80C96A20 00000008  48 00 00 0C */	b lbl_80C96A2C
lbl_80C96A24:
/* 80C96A24 00000000  7C BC 2B 78 */	mr r28, r5
/* 80C96A28 00000004  42 00 FE 3C */	bdnz lbl_80C96864
lbl_80C96A2C:
/* 80C96A2C 00000000  C2 DE 00 D4 */	lfs f22, 0xd4(r30)
/* 80C96A30 00000004  C0 5F 00 00 */	lfs f2, 0(r31)
/* 80C96A34 00000008  C0 3F 00 04 */	lfs f1, 4(r31)
/* 80C96A38 0000000C  C0 1E 00 D0 */	lfs f0, 0xd0(r30)
/* 80C96A3C 00000010  EC 01 00 32 */	fmuls f0, f1, f0
/* 80C96A40 00000014  EC 22 00 32 */	fmuls f1, f2, f0
/* 80C96A44 00000018  4B FF FC 35 */	bl tan
/* 80C96A48 0000001C  FC 00 08 18 */	frsp f0, f1
/* 80C96A4C 00000020  3C 60 00 00 */	lis r3, g_dComIfG_gameInfo@ha /* 804061C0 */
/* 80C96A50 00000024  38 63 00 00 */	addi r3, r3, g_dComIfG_gameInfo@l /* 804061C0 */
/* 80C96A54 00000028  80 63 61 AC */	lwz r3, 0x61ac(r3)
/* 80C96A58 0000002C  C0 3F 00 08 */	lfs f1, 8(r31)
/* 80C96A5C 00000030  C0 43 00 00 */	lfs f2, 0(r3)
/* 80C96A60 00000034  FC 01 10 00 */	fcmpu cr0, f1, f2
/* 80C96A64 00000038  41 82 00 2C */	beq lbl_80C96A90
/* 80C96A68 0000003C  C0 7F 00 04 */	lfs f3, 4(r31)
/* 80C96A6C 00000040  C0 3F 00 0C */	lfs f1, 0xc(r31)
/* 80C96A70 00000044  EC 41 00 B2 */	fmuls f2, f1, f2
/* 80C96A74 00000048  C0 23 00 08 */	lfs f1, 8(r3)
/* 80C96A78 0000004C  EC 22 08 2A */	fadds f1, f2, f1
/* 80C96A7C 00000050  EC 43 00 72 */	fmuls f2, f3, f1
/* 80C96A80 00000054  C0 3F 00 10 */	lfs f1, 0x10(r31)
/* 80C96A84 00000058  EC 62 08 28 */	fsubs f3, f2, f1
/* 80C96A88 0000005C  C0 BF 00 14 */	lfs f5, 0x14(r31)
/* 80C96A8C 00000060  48 00 00 0C */	b lbl_80C96A98
lbl_80C96A90:
/* 80C96A90 00000000  FC 60 10 90 */	fmr f3, f2
/* 80C96A94 00000004  C0 A3 00 08 */	lfs f5, 8(r3)
lbl_80C96A98:
/* 80C96A98 00000000  C0 3F 00 08 */	lfs f1, 8(r31)
/* 80C96A9C 00000004  C0 43 00 04 */	lfs f2, 4(r3)
/* 80C96AA0 00000008  FC 01 10 00 */	fcmpu cr0, f1, f2
/* 80C96AA4 0000000C  41 82 00 2C */	beq lbl_80C96AD0
/* 80C96AA8 00000010  C0 9F 00 04 */	lfs f4, 4(r31)
/* 80C96AAC 00000014  C0 3F 00 0C */	lfs f1, 0xc(r31)
/* 80C96AB0 00000018  EC 41 00 B2 */	fmuls f2, f1, f2
/* 80C96AB4 0000001C  C0 23 00 0C */	lfs f1, 0xc(r3)
/* 80C96AB8 00000020  EC 22 08 2A */	fadds f1, f2, f1
/* 80C96ABC 00000024  EC 44 00 72 */	fmuls f2, f4, f1
/* 80C96AC0 00000028  C0 3F 00 18 */	lfs f1, 0x18(r31)
/* 80C96AC4 0000002C  EC 82 08 28 */	fsubs f4, f2, f1
/* 80C96AC8 00000030  C0 DF 00 1C */	lfs f6, 0x1c(r31)
/* 80C96ACC 00000034  48 00 00 0C */	b lbl_80C96AD8
lbl_80C96AD0:
/* 80C96AD0 00000000  FC 80 10 90 */	fmr f4, f2
/* 80C96AD4 00000004  C0 C3 00 0C */	lfs f6, 0xc(r3)
lbl_80C96AD8:
/* 80C96AD8 00000000  38 61 00 8C */	addi r3, r1, 0x8c
/* 80C96ADC 00000004  C0 5F 00 04 */	lfs f2, 4(r31)
/* 80C96AE0 00000008  EC 22 01 72 */	fmuls f1, f2, f5
/* 80C96AE4 0000000C  EC 42 01 B2 */	fmuls f2, f2, f6
/* 80C96AE8 00000010  C0 DF 00 20 */	lfs f6, 0x20(r31)
/* 80C96AEC 00000014  7F A9 03 A6 */	mtctr r29
/* 80C96AF0 00000018  2C 1D 00 00 */	cmpwi r29, 0
/* 80C96AF4 0000001C  40 81 00 AC */	ble lbl_80C96BA0
lbl_80C96AF8:
/* 80C96AF8 00000000  C0 E3 00 04 */	lfs f7, 4(r3)
/* 80C96AFC 00000004  C0 A3 00 08 */	lfs f5, 8(r3)
/* 80C96B00 00000008  EC A5 00 32 */	fmuls f5, f5, f0
/* 80C96B04 0000000C  EC A7 28 24 */	fdivs f5, f7, f5
/* 80C96B08 00000010  D0 A3 00 04 */	stfs f5, 4(r3)
/* 80C96B0C 00000014  C0 E3 00 00 */	lfs f7, 0(r3)
/* 80C96B10 00000018  C0 A3 00 08 */	lfs f5, 8(r3)
/* 80C96B14 0000001C  FC A0 28 50 */	fneg f5, f5
/* 80C96B18 00000020  EC A5 00 32 */	fmuls f5, f5, f0
/* 80C96B1C 00000024  EC B6 01 72 */	fmuls f5, f22, f5
/* 80C96B20 00000028  EC A7 28 24 */	fdivs f5, f7, f5
/* 80C96B24 0000002C  D0 A3 00 00 */	stfs f5, 0(r3)
/* 80C96B28 00000030  C0 A3 00 00 */	lfs f5, 0(r3)
/* 80C96B2C 00000034  EC A6 28 2A */	fadds f5, f6, f5
/* 80C96B30 00000038  EC A5 00 72 */	fmuls f5, f5, f1
/* 80C96B34 0000003C  EC A3 28 2A */	fadds f5, f3, f5
/* 80C96B38 00000040  D0 A3 00 00 */	stfs f5, 0(r3)
/* 80C96B3C 00000044  C0 A3 00 04 */	lfs f5, 4(r3)
/* 80C96B40 00000048  EC A6 28 2A */	fadds f5, f6, f5
/* 80C96B44 0000004C  EC A5 00 B2 */	fmuls f5, f5, f2
/* 80C96B48 00000050  EC A4 28 2A */	fadds f5, f4, f5
/* 80C96B4C 00000054  D0 A3 00 04 */	stfs f5, 4(r3)
/* 80C96B50 00000058  C0 A3 00 00 */	lfs f5, 0(r3)
/* 80C96B54 0000005C  FC 05 F8 40 */	fcmpo cr0, f5, f31
/* 80C96B58 00000000  40 80 00 08 */	bge lbl_80C96B60
/* 80C96B5C 00000004  FF E0 28 90 */	fmr f31, f5
lbl_80C96B60:
/* 80C96B60 00000000  FC 05 E8 40 */	fcmpo cr0, f5, f29
/* 80C96B64 00000000  40 81 00 08 */	ble lbl_80C96B6C
/* 80C96B68 00000004  FF A0 28 90 */	fmr f29, f5
lbl_80C96B6C:
/* 80C96B6C 00000000  C0 A3 00 04 */	lfs f5, 4(r3)
/* 80C96B70 00000004  FC 05 F0 40 */	fcmpo cr0, f5, f30
/* 80C96B74 00000000  40 80 00 08 */	bge lbl_80C96B7C
/* 80C96B78 00000004  FF C0 28 90 */	fmr f30, f5
lbl_80C96B7C:
/* 80C96B7C 00000000  FC 05 E0 40 */	fcmpo cr0, f5, f28
/* 80C96B80 00000000  40 81 00 08 */	ble lbl_80C96B88
/* 80C96B84 00000004  FF 80 28 90 */	fmr f28, f5
lbl_80C96B88:
/* 80C96B88 00000000  C0 A3 00 08 */	lfs f5, 8(r3)
/* 80C96B8C 00000004  FC 05 D8 40 */	fcmpo cr0, f5, f27
/* 80C96B90 00000000  40 81 00 08 */	ble lbl_80C96B98
/* 80C96B94 00000004  FF 60 28 90 */	fmr f27, f5
lbl_80C96B98:
/* 80C96B98 00000000  38 63 00 0C */	addi r3, r3, 0xc
/* 80C96B9C 00000004  42 00 FF 5C */	bdnz lbl_80C96AF8
lbl_80C96BA0:
/* 80C96BA0 00000000  3A C1 00 8C */	addi r22, r1, 0x8c
/* 80C96BA4 00000004  38 61 00 20 */	addi r3, r1, 0x20
/* 80C96BA8 00000008  38 81 00 98 */	addi r4, r1, 0x98
/* 80C96BAC 0000000C  7E C5 B3 78 */	mr r5, r22
/* 80C96BB0 00000010  4B FF FA C9 */	bl __mi__4cXyzCFRC3Vec
/* 80C96BB4 00000014  C0 01 00 20 */	lfs f0, 0x20(r1)
/* 80C96BB8 00000018  D0 01 00 74 */	stfs f0, 0x74(r1)
/* 80C96BBC 0000001C  C0 01 00 24 */	lfs f0, 0x24(r1)
/* 80C96BC0 00000020  D0 01 00 78 */	stfs f0, 0x78(r1)
/* 80C96BC4 00000024  C0 01 00 28 */	lfs f0, 0x28(r1)
/* 80C96BC8 00000028  D0 01 00 7C */	stfs f0, 0x7c(r1)
/* 80C96BCC 0000002C  C0 1F 00 08 */	lfs f0, 8(r31)
/* 80C96BD0 00000030  D0 01 00 5C */	stfs f0, 0x5c(r1)
/* 80C96BD4 00000034  D0 01 00 60 */	stfs f0, 0x60(r1)
/* 80C96BD8 00000038  C0 1F 00 20 */	lfs f0, 0x20(r31)
/* 80C96BDC 0000003C  D0 01 00 64 */	stfs f0, 0x64(r1)
/* 80C96BE0 00000040  3A E0 00 00 */	li r23, 0
lbl_80C96BE4:
/* 80C96BE4 00000000  38 61 00 14 */	addi r3, r1, 0x14
/* 80C96BE8 00000004  38 96 00 18 */	addi r4, r22, 0x18
/* 80C96BEC 00000008  3A D6 00 0C */	addi r22, r22, 0xc
/* 80C96BF0 0000000C  7E C5 B3 78 */	mr r5, r22
/* 80C96BF4 00000010  4B FF FA 85 */	bl __mi__4cXyzCFRC3Vec
/* 80C96BF8 00000014  C0 01 00 14 */	lfs f0, 0x14(r1)
/* 80C96BFC 00000018  D0 01 00 68 */	stfs f0, 0x68(r1)
/* 80C96C00 0000001C  C0 01 00 18 */	lfs f0, 0x18(r1)
/* 80C96C04 00000020  D0 01 00 6C */	stfs f0, 0x6c(r1)
/* 80C96C08 00000024  C0 01 00 1C */	lfs f0, 0x1c(r1)
/* 80C96C0C 00000028  D0 01 00 70 */	stfs f0, 0x70(r1)
/* 80C96C10 0000002C  38 61 00 74 */	addi r3, r1, 0x74
/* 80C96C14 00000030  4B FF FA 65 */	bl isZero__4cXyzCFv
/* 80C96C18 00000034  54 60 06 3F */	clrlwi. r0, r3, 0x18
/* 80C96C1C 00000038  40 82 00 38 */	bne lbl_80C96C54
/* 80C96C20 0000003C  38 61 00 08 */	addi r3, r1, 8
/* 80C96C24 00000040  38 81 00 74 */	addi r4, r1, 0x74
/* 80C96C28 00000044  38 A1 00 68 */	addi r5, r1, 0x68
/* 80C96C2C 00000048  4B FF FA 4D */	bl outprod__4cXyzCFRC3Vec
/* 80C96C30 0000004C  C0 01 00 08 */	lfs f0, 8(r1)
/* 80C96C34 00000050  D0 01 00 5C */	stfs f0, 0x5c(r1)
/* 80C96C38 00000054  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 80C96C3C 00000058  D0 01 00 60 */	stfs f0, 0x60(r1)
/* 80C96C40 0000005C  C0 21 00 10 */	lfs f1, 0x10(r1)
/* 80C96C44 00000060  D0 21 00 64 */	stfs f1, 0x64(r1)
/* 80C96C48 00000064  C0 1F 00 08 */	lfs f0, 8(r31)
/* 80C96C4C 00000068  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80C96C50 00000000  41 80 00 28 */	blt lbl_80C96C78
lbl_80C96C54:
/* 80C96C54 00000000  C0 01 00 68 */	lfs f0, 0x68(r1)
/* 80C96C58 00000004  D0 01 00 74 */	stfs f0, 0x74(r1)
/* 80C96C5C 00000008  C0 01 00 6C */	lfs f0, 0x6c(r1)
/* 80C96C60 0000000C  D0 01 00 78 */	stfs f0, 0x78(r1)
/* 80C96C64 00000010  C0 01 00 70 */	lfs f0, 0x70(r1)
/* 80C96C68 00000014  D0 01 00 7C */	stfs f0, 0x7c(r1)
/* 80C96C6C 00000018  3A F7 00 01 */	addi r23, r23, 1
/* 80C96C70 0000001C  2C 17 00 02 */	cmpwi r23, 2
/* 80C96C74 00000020  41 80 FF 70 */	blt lbl_80C96BE4
lbl_80C96C78:
/* 80C96C78 00000000  C0 21 00 64 */	lfs f1, 0x64(r1)
/* 80C96C7C 00000004  C0 1F 00 08 */	lfs f0, 8(r31)
/* 80C96C80 00000008  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 80C96C84 00000000  41 80 00 24 */	blt lbl_80C96CA8
/* 80C96C88 00000010  FC 1F C8 40 */	fcmpo cr0, f31, f25
/* 80C96C8C 00000000  41 81 00 1C */	bgt lbl_80C96CA8
/* 80C96C90 00000018  FC 1D D0 40 */	fcmpo cr0, f29, f26
/* 80C96C94 00000000  41 80 00 14 */	blt lbl_80C96CA8
/* 80C96C98 00000020  FC 1E B8 40 */	fcmpo cr0, f30, f23
/* 80C96C9C 00000000  41 81 00 0C */	bgt lbl_80C96CA8
/* 80C96CA0 00000028  FC 1C C0 40 */	fcmpo cr0, f28, f24
/* 80C96CA4 00000000  40 80 00 1C */	bge lbl_80C96CC0
lbl_80C96CA8:
/* 80C96CA8 00000000  38 60 02 61 */	li r3, 0x261
/* 80C96CAC 00000004  38 80 01 C1 */	li r4, 0x1c1
/* 80C96CB0 00000008  38 A0 00 00 */	li r5, 0
/* 80C96CB4 0000000C  38 C0 00 00 */	li r6, 0
/* 80C96CB8 00000010  4B FF F9 C1 */	bl GXSetScissor
/* 80C96CBC 00000014  48 00 00 88 */	b lbl_80C96D44
lbl_80C96CC0:
/* 80C96CC0 00000000  FC 1F D0 40 */	fcmpo cr0, f31, f26
/* 80C96CC4 00000000  40 80 00 0C */	bge lbl_80C96CD0
/* 80C96CC8 00000004  FE C0 D0 90 */	fmr f22, f26
/* 80C96CCC 00000008  48 00 00 08 */	b lbl_80C96CD4
lbl_80C96CD0:
/* 80C96CD0 00000000  FE C0 F8 90 */	fmr f22, f31
lbl_80C96CD4:
/* 80C96CD4 00000000  FC 1D C8 40 */	fcmpo cr0, f29, f25
/* 80C96CD8 00000000  40 81 00 08 */	ble lbl_80C96CE0
/* 80C96CDC 00000004  48 00 00 08 */	b lbl_80C96CE4
lbl_80C96CE0:
/* 80C96CE0 00000000  FF 20 E8 90 */	fmr f25, f29
lbl_80C96CE4:
/* 80C96CE4 00000000  FC 1E C0 40 */	fcmpo cr0, f30, f24
/* 80C96CE8 00000000  40 80 00 08 */	bge lbl_80C96CF0
/* 80C96CEC 00000004  48 00 00 08 */	b lbl_80C96CF4
lbl_80C96CF0:
/* 80C96CF0 00000000  FF 00 F0 90 */	fmr f24, f30
lbl_80C96CF4:
/* 80C96CF4 00000000  FC 1C B8 40 */	fcmpo cr0, f28, f23
/* 80C96CF8 00000000  40 81 00 0C */	ble lbl_80C96D04
/* 80C96CFC 00000004  FC 00 B8 90 */	fmr f0, f23
/* 80C96D00 00000008  48 00 00 08 */	b lbl_80C96D08
lbl_80C96D04:
/* 80C96D04 00000000  FC 00 E0 90 */	fmr f0, f28
lbl_80C96D08:
/* 80C96D08 00000000  EC 20 C0 28 */	fsubs f1, f0, f24
/* 80C96D0C 00000004  4B FF F9 6D */	bl __cvt_fp2unsigned
/* 80C96D10 00000008  7C 7D 1B 78 */	mr r29, r3
/* 80C96D14 0000000C  EC 39 B0 28 */	fsubs f1, f25, f22
/* 80C96D18 00000010  4B FF F9 61 */	bl __cvt_fp2unsigned
/* 80C96D1C 00000014  7C 7C 1B 78 */	mr r28, r3
/* 80C96D20 00000018  FC 20 C0 90 */	fmr f1, f24
/* 80C96D24 0000001C  4B FF F9 55 */	bl __cvt_fp2unsigned
/* 80C96D28 00000020  7C 7B 1B 78 */	mr r27, r3
/* 80C96D2C 00000024  FC 20 B0 90 */	fmr f1, f22
/* 80C96D30 00000028  4B FF F9 49 */	bl __cvt_fp2unsigned
/* 80C96D34 0000002C  7F 64 DB 78 */	mr r4, r27
/* 80C96D38 00000030  7F 85 E3 78 */	mr r5, r28
/* 80C96D3C 00000034  7F A6 EB 78 */	mr r6, r29
/* 80C96D40 00000038  4B FF F9 39 */	bl GXSetScissor
lbl_80C96D44:
/* 80C96D44 00000000  E3 E1 01 A8 */	psq_l f31, 424(r1), 0, 0 /* qr0 */
/* 80C96D48 00000000  CB E1 01 A0 */	lfd f31, 0x1a0(r1)
/* 80C96D4C 00000008  E3 C1 01 98 */	psq_l f30, 408(r1), 0, 0 /* qr0 */
/* 80C96D50 00000000  CB C1 01 90 */	lfd f30, 0x190(r1)
/* 80C96D54 00000010  E3 A1 01 88 */	psq_l f29, 392(r1), 0, 0 /* qr0 */
/* 80C96D58 00000000  CB A1 01 80 */	lfd f29, 0x180(r1)
/* 80C96D5C 00000018  E3 81 01 78 */	psq_l f28, 376(r1), 0, 0 /* qr0 */
/* 80C96D60 00000000  CB 81 01 70 */	lfd f28, 0x170(r1)
/* 80C96D64 00000020  E3 61 01 68 */	psq_l f27, 360(r1), 0, 0 /* qr0 */
/* 80C96D68 00000000  CB 61 01 60 */	lfd f27, 0x160(r1)
/* 80C96D6C 00000028  E3 41 01 58 */	psq_l f26, 344(r1), 0, 0 /* qr0 */
/* 80C96D70 00000000  CB 41 01 50 */	lfd f26, 0x150(r1)
/* 80C96D74 00000030  E3 21 01 48 */	psq_l f25, 328(r1), 0, 0 /* qr0 */
/* 80C96D78 00000000  CB 21 01 40 */	lfd f25, 0x140(r1)
/* 80C96D7C 00000038  E3 01 01 38 */	psq_l f24, 312(r1), 0, 0 /* qr0 */
/* 80C96D80 00000000  CB 01 01 30 */	lfd f24, 0x130(r1)
/* 80C96D84 00000040  E2 E1 01 28 */	psq_l f23, 296(r1), 0, 0 /* qr0 */
/* 80C96D88 00000000  CA E1 01 20 */	lfd f23, 0x120(r1)
/* 80C96D8C 00000048  E2 C1 01 18 */	psq_l f22, 280(r1), 0, 0 /* qr0 */
/* 80C96D90 00000000  CA C1 01 10 */	lfd f22, 0x110(r1)
/* 80C96D94 00000004  39 61 01 10 */	addi r11, r1, 0x110
/* 80C96D98 00000008  4B FF F8 E1 */	bl _restgpr_22
/* 80C96D9C 0000000C  80 01 01 B4 */	lwz r0, 0x1b4(r1)
/* 80C96DA0 00000010  7C 08 03 A6 */	mtlr r0
/* 80C96DA4 00000014  38 21 01 B0 */	addi r1, r1, 0x1b0
/* 80C96DA8 00000018  4E 80 00 20 */	blr 
