{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488722310440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488722310442 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar  5 13:58:30 2017 " "Processing started: Sun Mar  5 13:58:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488722310442 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488722310442 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tty_input_state_gen_3 -c tty_input_state_gen_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tty_input_state_gen_3 -c tty_input_state_gen_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488722310443 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1488722310697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/divide_by_n/divide_by_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/divide_by_n/divide_by_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_by_n-rtl " "Found design unit 1: divide_by_n-rtl" {  } { { "../../divide_by_n/divide_by_n.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/divide_by_n/divide_by_n.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311255 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_by_n " "Found entity 1: divide_by_n" {  } { { "../../divide_by_n/divide_by_n.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/divide_by_n/divide_by_n.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488722311255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4_bit-rtl " "Found design unit 1: counter_4_bit-rtl" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311257 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_4_bit " "Found entity 1: counter_4_bit" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488722311257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ms_jk_ff-gates " "Found design unit 1: ms_jk_ff-gates" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311259 ""} { "Info" "ISGN_ENTITY_NAME" "1 ms_jk_ff " "Found entity 1: ms_jk_ff" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488722311259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd 24 12 " "Found 24 design units, including 12 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-rtl " "Found design unit 1: NOT_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_3_gate-rtl " "Found design unit 2: NAND_3_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NAND_gate-rtl " "Found design unit 3: NAND_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_gate-rtl " "Found design unit 4: AND_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_3_gate-rtl " "Found design unit 5: AND_3_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_5_gate-rtl " "Found design unit 6: OR_5_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_4_gate-rtl " "Found design unit 7: OR_4_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 AND_4_gate-rtl " "Found design unit 8: AND_4_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 NOR_4_gate-rtl " "Found design unit 9: NOR_4_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 161 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 OR_3_gate-rtl " "Found design unit 10: OR_3_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 180 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 OR_gate-rtl " "Found design unit 11: OR_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 197 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 XOR_gate-rtl " "Found design unit 12: XOR_gate-rtl" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 213 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_3_gate " "Found entity 2: NAND_3_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_gate " "Found entity 3: NAND_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_gate " "Found entity 4: AND_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_ENTITY_NAME" "5 AND_3_gate " "Found entity 5: AND_3_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_5_gate " "Found entity 6: OR_5_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_ENTITY_NAME" "7 OR_4_gate " "Found entity 7: OR_4_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_ENTITY_NAME" "8 AND_4_gate " "Found entity 8: AND_4_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_ENTITY_NAME" "9 NOR_4_gate " "Found entity 9: NOR_4_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_ENTITY_NAME" "10 OR_3_gate " "Found entity 10: OR_3_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_ENTITY_NAME" "11 OR_gate " "Found entity 11: OR_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""} { "Info" "ISGN_ENTITY_NAME" "12 XOR_gate " "Found entity 12: XOR_gate" {  } { { "../../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488722311262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_unit-rtl " "Found design unit 1: counter_unit-rtl" {  } { { "counter_unit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/counter_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311267 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_unit " "Found entity 1: counter_unit" {  } { { "counter_unit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/counter_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488722311267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-gates " "Found design unit 1: logic_unit-gates" {  } { { "logic_unit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/logic_unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311270 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "logic_unit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/logic_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488722311270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_unit-gates " "Found design unit 1: latch_unit-gates" {  } { { "latch_unit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/latch_unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311272 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch_unit " "Found entity 1: latch_unit" {  } { { "latch_unit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/latch_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488722311272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tty_input_state_gen_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tty_input_state_gen_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tty_input_state_gen_3-rtl " "Found design unit 1: tty_input_state_gen_3-rtl" {  } { { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311275 ""} { "Info" "ISGN_ENTITY_NAME" "1 tty_input_state_gen_3 " "Found entity 1: tty_input_state_gen_3" {  } { { "tty_input_state_gen_3.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488722311275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488722311275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tty_input_state_gen_3 " "Elaborating entity \"tty_input_state_gen_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488722311396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_n divide_by_n:clock_divider " "Elaborating entity \"divide_by_n\" for hierarchy \"divide_by_n:clock_divider\"" {  } { { "tty_input_state_gen_3.vhd" "clock_divider" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488722311418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_unit counter_unit:counter_unit_0 " "Elaborating entity \"counter_unit\" for hierarchy \"counter_unit:counter_unit_0\"" {  } { { "tty_input_state_gen_3.vhd" "counter_unit_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488722311422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate counter_unit:counter_unit_0\|AND_gate:and_0 " "Elaborating entity \"AND_gate\" for hierarchy \"counter_unit:counter_unit_0\|AND_gate:and_0\"" {  } { { "counter_unit.vhd" "and_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/counter_unit.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488722311424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4_bit counter_unit:counter_unit_0\|counter_4_bit:sub_counter " "Elaborating entity \"counter_4_bit\" for hierarchy \"counter_unit:counter_unit_0\|counter_4_bit:sub_counter\"" {  } { { "counter_unit.vhd" "sub_counter" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/counter_unit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488722311426 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "not_ff_outputs counter_4_bit.vhd(43) " "Verilog HDL or VHDL warning at counter_4_bit.vhd(43): object \"not_ff_outputs\" assigned a value but never read" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1488722311427 "|tty_input_state_gen_3|counter_unit:counter_unit_0|counter_4_bit:sub_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_gate counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|OR_gate:or_0_0 " "Elaborating entity \"OR_gate\" for hierarchy \"counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|OR_gate:or_0_0\"" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "or_0_0" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488722311430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3_gate counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|AND_3_gate:and_2_0 " "Elaborating entity \"AND_3_gate\" for hierarchy \"counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|AND_3_gate:and_2_0\"" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "and_2_0" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488722311434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ms_jk_ff counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_0 " "Elaborating entity \"ms_jk_ff\" for hierarchy \"counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_0\"" {  } { { "../../counters/counter_4_bit/counter_4_bit.vhd" "ms_jk_ff_0" { Text "/home/sebsikora/altera/projects/pdp-8/counters/counter_4_bit/counter_4_bit.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488722311437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_3_gate counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1 " "Elaborating entity \"NAND_3_gate\" for hierarchy \"counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_3_gate:nand_3_1\"" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "nand_3_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488722311439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_gate counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1 " "Elaborating entity \"NAND_gate\" for hierarchy \"counter_unit:counter_unit_0\|counter_4_bit:sub_counter\|ms_jk_ff:ms_jk_ff_0\|NAND_gate:nand_1\"" {  } { { "../../ms_jk_ff/ms_jk_ff.vhd" "nand_1" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/ms_jk_ff.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488722311442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_unit logic_unit:logic_unit_0 " "Elaborating entity \"logic_unit\" for hierarchy \"logic_unit:logic_unit_0\"" {  } { { "tty_input_state_gen_3.vhd" "logic_unit_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488722311516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_gate logic_unit:logic_unit_0\|NOT_gate:not_4 " "Elaborating entity \"NOT_gate\" for hierarchy \"logic_unit:logic_unit_0\|NOT_gate:not_4\"" {  } { { "logic_unit.vhd" "not_4" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/logic_unit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488722311522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_3_gate logic_unit:logic_unit_0\|OR_3_gate:or_0 " "Elaborating entity \"OR_3_gate\" for hierarchy \"logic_unit:logic_unit_0\|OR_3_gate:or_0\"" {  } { { "logic_unit.vhd" "or_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/logic_unit.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488722311524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_4_gate logic_unit:logic_unit_0\|AND_4_gate:and_0 " "Elaborating entity \"AND_4_gate\" for hierarchy \"logic_unit:logic_unit_0\|AND_4_gate:and_0\"" {  } { { "logic_unit.vhd" "and_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/logic_unit.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488722311527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_unit latch_unit:latch_unit_0 " "Elaborating entity \"latch_unit\" for hierarchy \"latch_unit:latch_unit_0\"" {  } { { "tty_input_state_gen_3.vhd" "latch_unit_0" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/tty_input_state_gen_3.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488722311534 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jk_ff_1_q latch_unit.vhd(66) " "Verilog HDL or VHDL warning at latch_unit.vhd(66): object \"jk_ff_1_q\" assigned a value but never read" {  } { { "latch_unit.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/tty/tty_input_state_gen_3/latch_unit.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1488722311534 "|tty_input_state_gen_3|latch_unit:latch_unit_0"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1488722312394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488722312394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1488722312472 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1488722312472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1488722312472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1488722312472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "735 " "Peak virtual memory: 735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488722312484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar  5 13:58:32 2017 " "Processing ended: Sun Mar  5 13:58:32 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488722312484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488722312484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488722312484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488722312484 ""}
