|top
i_CLK => debounce:DB.i_clk
i_CLK => eight_seg_display_out:DRIVER.clk
i_SW[0] => o_LEDR[0].DATAIN
i_SW[0] => mux8:LUT.i_select[0]
i_SW[1] => logic_o.IN0
i_SW[1] => o_LEDR[1].DATAIN
i_SW[1] => mux8:LUT.i_select[1]
i_SW[2] => logic_o.IN1
i_SW[2] => o_LEDR[2].DATAIN
i_SW[2] => mux8:LUT.i_select[2]
i_SW[3] => ~NO_FANOUT~
i_SW[4] => ~NO_FANOUT~
i_SW[5] => ~NO_FANOUT~
i_SW[6] => ~NO_FANOUT~
i_SW[7] => ~NO_FANOUT~
i_KEY[0] => debounce:DB.i_button
i_KEY[1] => ~NO_FANOUT~
i_KEY[2] => ~NO_FANOUT~
i_KEY[3] => ~NO_FANOUT~
o_LEDR[0] <= i_SW[0].DB_MAX_OUTPUT_PORT_TYPE
o_LEDR[1] <= i_SW[1].DB_MAX_OUTPUT_PORT_TYPE
o_LEDR[2] <= i_SW[2].DB_MAX_OUTPUT_PORT_TYPE
o_LEDR[3] <= <GND>
o_LEDR[4] <= <GND>
o_LEDR[5] <= <GND>
o_LEDR[6] <= <GND>
o_LEDR[7] <= <GND>
o_LEDG[0] <= debounce:DB.o_button
o_LEDG[1] <= <GND>
o_LEDG[2] <= <GND>
o_LEDG[3] <= <GND>
o_HEX0[0] <= eight_seg_display_out:DRIVER.output1[0]
o_HEX0[1] <= eight_seg_display_out:DRIVER.output1[1]
o_HEX0[2] <= eight_seg_display_out:DRIVER.output1[2]
o_HEX0[3] <= eight_seg_display_out:DRIVER.output1[3]
o_HEX0[4] <= eight_seg_display_out:DRIVER.output1[4]
o_HEX0[5] <= eight_seg_display_out:DRIVER.output1[5]
o_HEX0[6] <= eight_seg_display_out:DRIVER.output1[6]
o_HEX1[0] <= eight_seg_display_out:DRIVER.output2[0]
o_HEX1[1] <= eight_seg_display_out:DRIVER.output2[1]
o_HEX1[2] <= eight_seg_display_out:DRIVER.output2[2]
o_HEX1[3] <= eight_seg_display_out:DRIVER.output2[3]
o_HEX1[4] <= eight_seg_display_out:DRIVER.output2[4]
o_HEX1[5] <= eight_seg_display_out:DRIVER.output2[5]
o_HEX1[6] <= eight_seg_display_out:DRIVER.output2[6]


|top|debounce:DB
i_clk => o_button~reg0.CLK
i_clk => counter[0].CLK
i_clk => counter[1].CLK
i_clk => counter[2].CLK
i_clk => counter[3].CLK
i_clk => counter[4].CLK
i_clk => counter[5].CLK
i_clk => counter[6].CLK
i_clk => counter[7].CLK
i_clk => counter[8].CLK
i_clk => counter[9].CLK
i_clk => counter[10].CLK
i_clk => counter[11].CLK
i_clk => counter[12].CLK
i_clk => counter[13].CLK
i_clk => counter[14].CLK
i_clk => counter[15].CLK
i_clk => counter[16].CLK
i_clk => counter[17].CLK
i_clk => counter[18].CLK
i_clk => counter[19].CLK
i_clk => counter[20].CLK
i_clk => counter[21].CLK
i_clk => counter[22].CLK
i_clk => counter[23].CLK
i_clk => counter[24].CLK
i_clk => counter[25].CLK
i_clk => counter[26].CLK
i_clk => counter[27].CLK
i_clk => counter[28].CLK
i_clk => counter[29].CLK
i_clk => counter[30].CLK
i_clk => counter[31].CLK
i_clk => flipflops[0].CLK
i_clk => flipflops[1].CLK
i_button => flipflops[0].DATAIN
o_button <= o_button~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|MUX8:LUT
i_input[0] => Mux0.IN7
i_input[1] => Mux0.IN6
i_input[2] => Mux0.IN5
i_input[3] => Mux0.IN4
i_input[4] => Mux0.IN3
i_input[5] => Mux0.IN2
i_input[6] => Mux0.IN1
i_input[7] => Mux0.IN0
i_select[0] => Mux0.IN10
i_select[1] => Mux0.IN9
i_select[2] => Mux0.IN8
o_out <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top|Eight_Seg_Display_Out:DRIVER
clk => output2[0]~reg0.CLK
clk => output2[1]~reg0.CLK
clk => output2[2]~reg0.CLK
clk => output2[3]~reg0.CLK
clk => output2[4]~reg0.CLK
clk => output2[5]~reg0.CLK
clk => output2[6]~reg0.CLK
clk => output1[0]~reg0.CLK
clk => output1[1]~reg0.CLK
clk => output1[2]~reg0.CLK
clk => output1[3]~reg0.CLK
clk => output1[4]~reg0.CLK
clk => output1[5]~reg0.CLK
clk => output1[6]~reg0.CLK
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
data[4] => Mux7.IN19
data[4] => Mux8.IN19
data[4] => Mux9.IN19
data[4] => Mux10.IN19
data[4] => Mux11.IN19
data[4] => Mux12.IN19
data[4] => Mux13.IN19
data[5] => Mux7.IN18
data[5] => Mux8.IN18
data[5] => Mux9.IN18
data[5] => Mux10.IN18
data[5] => Mux11.IN18
data[5] => Mux12.IN18
data[5] => Mux13.IN18
data[6] => Mux7.IN17
data[6] => Mux8.IN17
data[6] => Mux9.IN17
data[6] => Mux10.IN17
data[6] => Mux11.IN17
data[6] => Mux12.IN17
data[6] => Mux13.IN17
data[7] => Mux7.IN16
data[7] => Mux8.IN16
data[7] => Mux9.IN16
data[7] => Mux10.IN16
data[7] => Mux11.IN16
data[7] => Mux12.IN16
data[7] => Mux13.IN16
output1[0] <= output1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output1[1] <= output1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output1[2] <= output1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output1[3] <= output1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output1[4] <= output1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output1[5] <= output1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output1[6] <= output1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output2[0] <= output2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output2[1] <= output2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output2[2] <= output2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output2[3] <= output2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output2[4] <= output2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output2[5] <= output2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output2[6] <= output2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


