
task-operations.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005174  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08005314  08005314  00006314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005434  08005434  0000706c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005434  08005434  00006434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800543c  0800543c  0000706c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800543c  0800543c  0000643c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005440  08005440  00006440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08005444  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004200  2000006c  080054b0  0000706c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000426c  080054b0  0000726c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000706c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000136e2  00000000  00000000  0000709c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e19  00000000  00000000  0001a77e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001140  00000000  00000000  0001d598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d5f  00000000  00000000  0001e6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e08  00000000  00000000  0001f437  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012fc7  00000000  00000000  0003823f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098083  00000000  00000000  0004b206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e3289  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f48  00000000  00000000  000e32cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000e8214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080052fc 	.word	0x080052fc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	080052fc 	.word	0x080052fc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000088 	.word	0x20000088
 80005dc:	20000128 	.word	0x20000128

080005e0 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005e8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005ec:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005f0:	f003 0301 	and.w	r3, r3, #1
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d013      	beq.n	8000620 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005f8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005fc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000600:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000604:	2b00      	cmp	r3, #0
 8000606:	d00b      	beq.n	8000620 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000608:	e000      	b.n	800060c <ITM_SendChar+0x2c>
    {
      __NOP();
 800060a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800060c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d0f9      	beq.n	800060a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000616:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	b2d2      	uxtb	r2, r2
 800061e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000620:	687b      	ldr	r3, [r7, #4]
}
 8000622:	4618      	mov	r0, r3
 8000624:	370c      	adds	r7, #12
 8000626:	46bd      	mov	sp, r7
 8000628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062c:	4770      	bx	lr

0800062e <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 800062e:	b580      	push	{r7, lr}
 8000630:	b086      	sub	sp, #24
 8000632:	af00      	add	r7, sp, #0
 8000634:	60f8      	str	r0, [r7, #12]
 8000636:	60b9      	str	r1, [r7, #8]
 8000638:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 800063a:	2300      	movs	r3, #0
 800063c:	617b      	str	r3, [r7, #20]
 800063e:	e009      	b.n	8000654 <_write+0x26>
		ITM_SendChar((*ptr++));
 8000640:	68bb      	ldr	r3, [r7, #8]
 8000642:	1c5a      	adds	r2, r3, #1
 8000644:	60ba      	str	r2, [r7, #8]
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	4618      	mov	r0, r3
 800064a:	f7ff ffc9 	bl	80005e0 <ITM_SendChar>
	for (int i = 0; i < len; i++) {
 800064e:	697b      	ldr	r3, [r7, #20]
 8000650:	3301      	adds	r3, #1
 8000652:	617b      	str	r3, [r7, #20]
 8000654:	697a      	ldr	r2, [r7, #20]
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	429a      	cmp	r2, r3
 800065a:	dbf1      	blt.n	8000640 <_write+0x12>
	}
	return len;
 800065c:	687b      	ldr	r3, [r7, #4]
}
 800065e:	4618      	mov	r0, r3
 8000660:	3718      	adds	r7, #24
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
	...

08000668 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000668:	b5b0      	push	{r4, r5, r7, lr}
 800066a:	b08e      	sub	sp, #56	@ 0x38
 800066c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800066e:	f000 fb91 	bl	8000d94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000672:	f000 f839 	bl	80006e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000676:	f000 f8cd 	bl	8000814 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800067a:	f000 f8a1 	bl	80007c0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("starting \r\n");
 800067e:	4815      	ldr	r0, [pc, #84]	@ (80006d4 <main+0x6c>)
 8000680:	f003 ff7c 	bl	800457c <puts>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000684:	4b14      	ldr	r3, [pc, #80]	@ (80006d8 <main+0x70>)
 8000686:	f107 041c 	add.w	r4, r7, #28
 800068a:	461d      	mov	r5, r3
 800068c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800068e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000690:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000694:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000698:	f107 031c 	add.w	r3, r7, #28
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f002 f877 	bl	8002792 <osThreadCreate>
 80006a4:	4603      	mov	r3, r0
 80006a6:	4a0d      	ldr	r2, [pc, #52]	@ (80006dc <main+0x74>)
 80006a8:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  osThreadDef(Task2, task2_init, osPriorityAboveNormal, 0, 128);
 80006aa:	4b0d      	ldr	r3, [pc, #52]	@ (80006e0 <main+0x78>)
 80006ac:	463c      	mov	r4, r7
 80006ae:	461d      	mov	r5, r3
 80006b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006b4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task2handler = osThreadCreate(osThread(Task2), NULL);
 80006bc:	463b      	mov	r3, r7
 80006be:	2100      	movs	r1, #0
 80006c0:	4618      	mov	r0, r3
 80006c2:	f002 f866 	bl	8002792 <osThreadCreate>
 80006c6:	4603      	mov	r3, r0
 80006c8:	4a06      	ldr	r2, [pc, #24]	@ (80006e4 <main+0x7c>)
 80006ca:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80006cc:	f002 f84a 	bl	8002764 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80006d0:	bf00      	nop
 80006d2:	e7fd      	b.n	80006d0 <main+0x68>
 80006d4:	08005314 	.word	0x08005314
 80006d8:	0800532c 	.word	0x0800532c
 80006dc:	20000370 	.word	0x20000370
 80006e0:	08005350 	.word	0x08005350
 80006e4:	20000378 	.word	0x20000378

080006e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b094      	sub	sp, #80	@ 0x50
 80006ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ee:	f107 0320 	add.w	r3, r7, #32
 80006f2:	2230      	movs	r2, #48	@ 0x30
 80006f4:	2100      	movs	r1, #0
 80006f6:	4618      	mov	r0, r3
 80006f8:	f004 f820 	bl	800473c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006fc:	f107 030c 	add.w	r3, r7, #12
 8000700:	2200      	movs	r2, #0
 8000702:	601a      	str	r2, [r3, #0]
 8000704:	605a      	str	r2, [r3, #4]
 8000706:	609a      	str	r2, [r3, #8]
 8000708:	60da      	str	r2, [r3, #12]
 800070a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800070c:	2300      	movs	r3, #0
 800070e:	60bb      	str	r3, [r7, #8]
 8000710:	4b29      	ldr	r3, [pc, #164]	@ (80007b8 <SystemClock_Config+0xd0>)
 8000712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000714:	4a28      	ldr	r2, [pc, #160]	@ (80007b8 <SystemClock_Config+0xd0>)
 8000716:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800071a:	6413      	str	r3, [r2, #64]	@ 0x40
 800071c:	4b26      	ldr	r3, [pc, #152]	@ (80007b8 <SystemClock_Config+0xd0>)
 800071e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000720:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000724:	60bb      	str	r3, [r7, #8]
 8000726:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000728:	2300      	movs	r3, #0
 800072a:	607b      	str	r3, [r7, #4]
 800072c:	4b23      	ldr	r3, [pc, #140]	@ (80007bc <SystemClock_Config+0xd4>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000734:	4a21      	ldr	r2, [pc, #132]	@ (80007bc <SystemClock_Config+0xd4>)
 8000736:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800073a:	6013      	str	r3, [r2, #0]
 800073c:	4b1f      	ldr	r3, [pc, #124]	@ (80007bc <SystemClock_Config+0xd4>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000748:	2302      	movs	r3, #2
 800074a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800074c:	2301      	movs	r3, #1
 800074e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000750:	2310      	movs	r3, #16
 8000752:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000754:	2302      	movs	r3, #2
 8000756:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000758:	2300      	movs	r3, #0
 800075a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800075c:	2310      	movs	r3, #16
 800075e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000760:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000764:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000766:	2304      	movs	r3, #4
 8000768:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800076a:	2307      	movs	r3, #7
 800076c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800076e:	f107 0320 	add.w	r3, r7, #32
 8000772:	4618      	mov	r0, r3
 8000774:	f000 fdd0 	bl	8001318 <HAL_RCC_OscConfig>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800077e:	f000 f933 	bl	80009e8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000782:	230f      	movs	r3, #15
 8000784:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000786:	2302      	movs	r3, #2
 8000788:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800078a:	2300      	movs	r3, #0
 800078c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800078e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000792:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000794:	2300      	movs	r3, #0
 8000796:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000798:	f107 030c 	add.w	r3, r7, #12
 800079c:	2102      	movs	r1, #2
 800079e:	4618      	mov	r0, r3
 80007a0:	f001 f832 	bl	8001808 <HAL_RCC_ClockConfig>
 80007a4:	4603      	mov	r3, r0
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d001      	beq.n	80007ae <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80007aa:	f000 f91d 	bl	80009e8 <Error_Handler>
  }
}
 80007ae:	bf00      	nop
 80007b0:	3750      	adds	r7, #80	@ 0x50
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	40023800 	.word	0x40023800
 80007bc:	40007000 	.word	0x40007000

080007c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007c4:	4b11      	ldr	r3, [pc, #68]	@ (800080c <MX_USART2_UART_Init+0x4c>)
 80007c6:	4a12      	ldr	r2, [pc, #72]	@ (8000810 <MX_USART2_UART_Init+0x50>)
 80007c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007ca:	4b10      	ldr	r3, [pc, #64]	@ (800080c <MX_USART2_UART_Init+0x4c>)
 80007cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007d2:	4b0e      	ldr	r3, [pc, #56]	@ (800080c <MX_USART2_UART_Init+0x4c>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007d8:	4b0c      	ldr	r3, [pc, #48]	@ (800080c <MX_USART2_UART_Init+0x4c>)
 80007da:	2200      	movs	r2, #0
 80007dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007de:	4b0b      	ldr	r3, [pc, #44]	@ (800080c <MX_USART2_UART_Init+0x4c>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007e4:	4b09      	ldr	r3, [pc, #36]	@ (800080c <MX_USART2_UART_Init+0x4c>)
 80007e6:	220c      	movs	r2, #12
 80007e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ea:	4b08      	ldr	r3, [pc, #32]	@ (800080c <MX_USART2_UART_Init+0x4c>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007f0:	4b06      	ldr	r3, [pc, #24]	@ (800080c <MX_USART2_UART_Init+0x4c>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007f6:	4805      	ldr	r0, [pc, #20]	@ (800080c <MX_USART2_UART_Init+0x4c>)
 80007f8:	f001 fcc6 	bl	8002188 <HAL_UART_Init>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000802:	f000 f8f1 	bl	80009e8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000806:	bf00      	nop
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	20000328 	.word	0x20000328
 8000810:	40004400 	.word	0x40004400

08000814 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b08a      	sub	sp, #40	@ 0x28
 8000818:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081a:	f107 0314 	add.w	r3, r7, #20
 800081e:	2200      	movs	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
 8000822:	605a      	str	r2, [r3, #4]
 8000824:	609a      	str	r2, [r3, #8]
 8000826:	60da      	str	r2, [r3, #12]
 8000828:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	613b      	str	r3, [r7, #16]
 800082e:	4b2d      	ldr	r3, [pc, #180]	@ (80008e4 <MX_GPIO_Init+0xd0>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000832:	4a2c      	ldr	r2, [pc, #176]	@ (80008e4 <MX_GPIO_Init+0xd0>)
 8000834:	f043 0304 	orr.w	r3, r3, #4
 8000838:	6313      	str	r3, [r2, #48]	@ 0x30
 800083a:	4b2a      	ldr	r3, [pc, #168]	@ (80008e4 <MX_GPIO_Init+0xd0>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	f003 0304 	and.w	r3, r3, #4
 8000842:	613b      	str	r3, [r7, #16]
 8000844:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	60fb      	str	r3, [r7, #12]
 800084a:	4b26      	ldr	r3, [pc, #152]	@ (80008e4 <MX_GPIO_Init+0xd0>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084e:	4a25      	ldr	r2, [pc, #148]	@ (80008e4 <MX_GPIO_Init+0xd0>)
 8000850:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000854:	6313      	str	r3, [r2, #48]	@ 0x30
 8000856:	4b23      	ldr	r3, [pc, #140]	@ (80008e4 <MX_GPIO_Init+0xd0>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800085e:	60fb      	str	r3, [r7, #12]
 8000860:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	60bb      	str	r3, [r7, #8]
 8000866:	4b1f      	ldr	r3, [pc, #124]	@ (80008e4 <MX_GPIO_Init+0xd0>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086a:	4a1e      	ldr	r2, [pc, #120]	@ (80008e4 <MX_GPIO_Init+0xd0>)
 800086c:	f043 0301 	orr.w	r3, r3, #1
 8000870:	6313      	str	r3, [r2, #48]	@ 0x30
 8000872:	4b1c      	ldr	r3, [pc, #112]	@ (80008e4 <MX_GPIO_Init+0xd0>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	f003 0301 	and.w	r3, r3, #1
 800087a:	60bb      	str	r3, [r7, #8]
 800087c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800087e:	2300      	movs	r3, #0
 8000880:	607b      	str	r3, [r7, #4]
 8000882:	4b18      	ldr	r3, [pc, #96]	@ (80008e4 <MX_GPIO_Init+0xd0>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000886:	4a17      	ldr	r2, [pc, #92]	@ (80008e4 <MX_GPIO_Init+0xd0>)
 8000888:	f043 0302 	orr.w	r3, r3, #2
 800088c:	6313      	str	r3, [r2, #48]	@ 0x30
 800088e:	4b15      	ldr	r3, [pc, #84]	@ (80008e4 <MX_GPIO_Init+0xd0>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000892:	f003 0302 	and.w	r3, r3, #2
 8000896:	607b      	str	r3, [r7, #4]
 8000898:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800089a:	2200      	movs	r2, #0
 800089c:	2120      	movs	r1, #32
 800089e:	4812      	ldr	r0, [pc, #72]	@ (80008e8 <MX_GPIO_Init+0xd4>)
 80008a0:	f000 fd20 	bl	80012e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008aa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008b4:	f107 0314 	add.w	r3, r7, #20
 80008b8:	4619      	mov	r1, r3
 80008ba:	480c      	ldr	r0, [pc, #48]	@ (80008ec <MX_GPIO_Init+0xd8>)
 80008bc:	f000 fb8e 	bl	8000fdc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008c0:	2320      	movs	r3, #32
 80008c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c4:	2301      	movs	r3, #1
 80008c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008cc:	2300      	movs	r3, #0
 80008ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008d0:	f107 0314 	add.w	r3, r7, #20
 80008d4:	4619      	mov	r1, r3
 80008d6:	4804      	ldr	r0, [pc, #16]	@ (80008e8 <MX_GPIO_Init+0xd4>)
 80008d8:	f000 fb80 	bl	8000fdc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008dc:	bf00      	nop
 80008de:	3728      	adds	r7, #40	@ 0x28
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	40023800 	.word	0x40023800
 80008e8:	40020000 	.word	0x40020000
 80008ec:	40020800 	.word	0x40020800

080008f0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    printf("DefaultTask\r\n");
 80008f8:	4804      	ldr	r0, [pc, #16]	@ (800090c <StartDefaultTask+0x1c>)
 80008fa:	f003 fe3f 	bl	800457c <puts>
    osDelay(1000);
 80008fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000902:	f001 ff9e 	bl	8002842 <osDelay>
    printf("DefaultTask\r\n");
 8000906:	bf00      	nop
 8000908:	e7f6      	b.n	80008f8 <StartDefaultTask+0x8>
 800090a:	bf00      	nop
 800090c:	0800536c 	.word	0x0800536c

08000910 <task2_init>:
  }
  /* USER CODE END 5 */
}

void task2_init (void const * argument)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  while (1) 
  {
    printf("task2, idx = %d\r\n", idx++);
 8000918:	4b22      	ldr	r3, [pc, #136]	@ (80009a4 <task2_init+0x94>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	1c5a      	adds	r2, r3, #1
 800091e:	b2d1      	uxtb	r1, r2
 8000920:	4a20      	ldr	r2, [pc, #128]	@ (80009a4 <task2_init+0x94>)
 8000922:	7011      	strb	r1, [r2, #0]
 8000924:	4619      	mov	r1, r3
 8000926:	4820      	ldr	r0, [pc, #128]	@ (80009a8 <task2_init+0x98>)
 8000928:	f003 fdc0 	bl	80044ac <iprintf>
    osDelay(2000);
 800092c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000930:	f001 ff87 	bl	8002842 <osDelay>
    if (idx == 4) {
 8000934:	4b1b      	ldr	r3, [pc, #108]	@ (80009a4 <task2_init+0x94>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	2b04      	cmp	r3, #4
 800093a:	d107      	bne.n	800094c <task2_init+0x3c>
      printf("suspending DefaultTask\r\n");
 800093c:	481b      	ldr	r0, [pc, #108]	@ (80009ac <task2_init+0x9c>)
 800093e:	f003 fe1d 	bl	800457c <puts>
      osThreadSuspend(defaultTaskHandle);
 8000942:	4b1b      	ldr	r3, [pc, #108]	@ (80009b0 <task2_init+0xa0>)
 8000944:	681b      	ldr	r3, [r3, #0]
 8000946:	4618      	mov	r0, r3
 8000948:	f001 ff8f 	bl	800286a <osThreadSuspend>
    }
    if (idx == 7) {
 800094c:	4b15      	ldr	r3, [pc, #84]	@ (80009a4 <task2_init+0x94>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	2b07      	cmp	r3, #7
 8000952:	d107      	bne.n	8000964 <task2_init+0x54>
      printf("resume DefaultTask\r\n");
 8000954:	4817      	ldr	r0, [pc, #92]	@ (80009b4 <task2_init+0xa4>)
 8000956:	f003 fe11 	bl	800457c <puts>
      osThreadResume(defaultTaskHandle);
 800095a:	4b15      	ldr	r3, [pc, #84]	@ (80009b0 <task2_init+0xa0>)
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	4618      	mov	r0, r3
 8000960:	f001 ff90 	bl	8002884 <osThreadResume>
    }
    if (idx == 15)
 8000964:	4b0f      	ldr	r3, [pc, #60]	@ (80009a4 <task2_init+0x94>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	2b0f      	cmp	r3, #15
 800096a:	d10d      	bne.n	8000988 <task2_init+0x78>
    {
      printf("block Task2\r\n");
 800096c:	4812      	ldr	r0, [pc, #72]	@ (80009b8 <task2_init+0xa8>)
 800096e:	f003 fe05 	bl	800457c <puts>
      uint32_t PreviousWakeTime = osKernelSysTick();
 8000972:	f001 fefe 	bl	8002772 <osKernelSysTick>
 8000976:	4603      	mov	r3, r0
 8000978:	60fb      	str	r3, [r7, #12]
      osDelayUntil(&PreviousWakeTime, 3000);
 800097a:	f107 030c 	add.w	r3, r7, #12
 800097e:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000982:	4618      	mov	r0, r3
 8000984:	f001 ffa0 	bl	80028c8 <osDelayUntil>
    }
    if (idx == 20) 
 8000988:	4b06      	ldr	r3, [pc, #24]	@ (80009a4 <task2_init+0x94>)
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	2b14      	cmp	r3, #20
 800098e:	d1c3      	bne.n	8000918 <task2_init+0x8>
    {
      printf("terminate Task2\r\n");
 8000990:	480a      	ldr	r0, [pc, #40]	@ (80009bc <task2_init+0xac>)
 8000992:	f003 fdf3 	bl	800457c <puts>
      osThreadTerminate(Task2handler);
 8000996:	4b0a      	ldr	r3, [pc, #40]	@ (80009c0 <task2_init+0xb0>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	4618      	mov	r0, r3
 800099c:	f001 ff45 	bl	800282a <osThreadTerminate>
    printf("task2, idx = %d\r\n", idx++);
 80009a0:	e7ba      	b.n	8000918 <task2_init+0x8>
 80009a2:	bf00      	nop
 80009a4:	20000374 	.word	0x20000374
 80009a8:	0800537c 	.word	0x0800537c
 80009ac:	08005390 	.word	0x08005390
 80009b0:	20000370 	.word	0x20000370
 80009b4:	080053a8 	.word	0x080053a8
 80009b8:	080053bc 	.word	0x080053bc
 80009bc:	080053cc 	.word	0x080053cc
 80009c0:	20000378 	.word	0x20000378

080009c4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	4a04      	ldr	r2, [pc, #16]	@ (80009e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009d2:	4293      	cmp	r3, r2
 80009d4:	d101      	bne.n	80009da <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80009d6:	f000 f9ff 	bl	8000dd8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009da:	bf00      	nop
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	40010000 	.word	0x40010000

080009e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009ec:	b672      	cpsid	i
}
 80009ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009f0:	bf00      	nop
 80009f2:	e7fd      	b.n	80009f0 <Error_Handler+0x8>

080009f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	607b      	str	r3, [r7, #4]
 80009fe:	4b12      	ldr	r3, [pc, #72]	@ (8000a48 <HAL_MspInit+0x54>)
 8000a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a02:	4a11      	ldr	r2, [pc, #68]	@ (8000a48 <HAL_MspInit+0x54>)
 8000a04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a08:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a48 <HAL_MspInit+0x54>)
 8000a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a12:	607b      	str	r3, [r7, #4]
 8000a14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	603b      	str	r3, [r7, #0]
 8000a1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a48 <HAL_MspInit+0x54>)
 8000a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a48 <HAL_MspInit+0x54>)
 8000a20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a24:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a26:	4b08      	ldr	r3, [pc, #32]	@ (8000a48 <HAL_MspInit+0x54>)
 8000a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a2e:	603b      	str	r3, [r7, #0]
 8000a30:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a32:	2200      	movs	r2, #0
 8000a34:	210f      	movs	r1, #15
 8000a36:	f06f 0001 	mvn.w	r0, #1
 8000a3a:	f000 faa5 	bl	8000f88 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a3e:	bf00      	nop
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	40023800 	.word	0x40023800

08000a4c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b08a      	sub	sp, #40	@ 0x28
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a54:	f107 0314 	add.w	r3, r7, #20
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
 8000a5c:	605a      	str	r2, [r3, #4]
 8000a5e:	609a      	str	r2, [r3, #8]
 8000a60:	60da      	str	r2, [r3, #12]
 8000a62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a19      	ldr	r2, [pc, #100]	@ (8000ad0 <HAL_UART_MspInit+0x84>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d12b      	bne.n	8000ac6 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	613b      	str	r3, [r7, #16]
 8000a72:	4b18      	ldr	r3, [pc, #96]	@ (8000ad4 <HAL_UART_MspInit+0x88>)
 8000a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a76:	4a17      	ldr	r2, [pc, #92]	@ (8000ad4 <HAL_UART_MspInit+0x88>)
 8000a78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a7e:	4b15      	ldr	r3, [pc, #84]	@ (8000ad4 <HAL_UART_MspInit+0x88>)
 8000a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a86:	613b      	str	r3, [r7, #16]
 8000a88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	60fb      	str	r3, [r7, #12]
 8000a8e:	4b11      	ldr	r3, [pc, #68]	@ (8000ad4 <HAL_UART_MspInit+0x88>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	4a10      	ldr	r2, [pc, #64]	@ (8000ad4 <HAL_UART_MspInit+0x88>)
 8000a94:	f043 0301 	orr.w	r3, r3, #1
 8000a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad4 <HAL_UART_MspInit+0x88>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9e:	f003 0301 	and.w	r3, r3, #1
 8000aa2:	60fb      	str	r3, [r7, #12]
 8000aa4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000aa6:	230c      	movs	r3, #12
 8000aa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ab6:	2307      	movs	r3, #7
 8000ab8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aba:	f107 0314 	add.w	r3, r7, #20
 8000abe:	4619      	mov	r1, r3
 8000ac0:	4805      	ldr	r0, [pc, #20]	@ (8000ad8 <HAL_UART_MspInit+0x8c>)
 8000ac2:	f000 fa8b 	bl	8000fdc <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000ac6:	bf00      	nop
 8000ac8:	3728      	adds	r7, #40	@ 0x28
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40004400 	.word	0x40004400
 8000ad4:	40023800 	.word	0x40023800
 8000ad8:	40020000 	.word	0x40020000

08000adc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b08c      	sub	sp, #48	@ 0x30
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000aec:	2300      	movs	r3, #0
 8000aee:	60bb      	str	r3, [r7, #8]
 8000af0:	4b2e      	ldr	r3, [pc, #184]	@ (8000bac <HAL_InitTick+0xd0>)
 8000af2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000af4:	4a2d      	ldr	r2, [pc, #180]	@ (8000bac <HAL_InitTick+0xd0>)
 8000af6:	f043 0301 	orr.w	r3, r3, #1
 8000afa:	6453      	str	r3, [r2, #68]	@ 0x44
 8000afc:	4b2b      	ldr	r3, [pc, #172]	@ (8000bac <HAL_InitTick+0xd0>)
 8000afe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b00:	f003 0301 	and.w	r3, r3, #1
 8000b04:	60bb      	str	r3, [r7, #8]
 8000b06:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b08:	f107 020c 	add.w	r2, r7, #12
 8000b0c:	f107 0310 	add.w	r3, r7, #16
 8000b10:	4611      	mov	r1, r2
 8000b12:	4618      	mov	r0, r3
 8000b14:	f001 f898 	bl	8001c48 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b18:	f001 f882 	bl	8001c20 <HAL_RCC_GetPCLK2Freq>
 8000b1c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b20:	4a23      	ldr	r2, [pc, #140]	@ (8000bb0 <HAL_InitTick+0xd4>)
 8000b22:	fba2 2303 	umull	r2, r3, r2, r3
 8000b26:	0c9b      	lsrs	r3, r3, #18
 8000b28:	3b01      	subs	r3, #1
 8000b2a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000b2c:	4b21      	ldr	r3, [pc, #132]	@ (8000bb4 <HAL_InitTick+0xd8>)
 8000b2e:	4a22      	ldr	r2, [pc, #136]	@ (8000bb8 <HAL_InitTick+0xdc>)
 8000b30:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000b32:	4b20      	ldr	r3, [pc, #128]	@ (8000bb4 <HAL_InitTick+0xd8>)
 8000b34:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b38:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000b3a:	4a1e      	ldr	r2, [pc, #120]	@ (8000bb4 <HAL_InitTick+0xd8>)
 8000b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b3e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000b40:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb4 <HAL_InitTick+0xd8>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b46:	4b1b      	ldr	r3, [pc, #108]	@ (8000bb4 <HAL_InitTick+0xd8>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b4c:	4b19      	ldr	r3, [pc, #100]	@ (8000bb4 <HAL_InitTick+0xd8>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000b52:	4818      	ldr	r0, [pc, #96]	@ (8000bb4 <HAL_InitTick+0xd8>)
 8000b54:	f001 f8aa 	bl	8001cac <HAL_TIM_Base_Init>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000b5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d11b      	bne.n	8000b9e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000b66:	4813      	ldr	r0, [pc, #76]	@ (8000bb4 <HAL_InitTick+0xd8>)
 8000b68:	f001 f8fa 	bl	8001d60 <HAL_TIM_Base_Start_IT>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000b72:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d111      	bne.n	8000b9e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000b7a:	2019      	movs	r0, #25
 8000b7c:	f000 fa20 	bl	8000fc0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	2b0f      	cmp	r3, #15
 8000b84:	d808      	bhi.n	8000b98 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000b86:	2200      	movs	r2, #0
 8000b88:	6879      	ldr	r1, [r7, #4]
 8000b8a:	2019      	movs	r0, #25
 8000b8c:	f000 f9fc 	bl	8000f88 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b90:	4a0a      	ldr	r2, [pc, #40]	@ (8000bbc <HAL_InitTick+0xe0>)
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	6013      	str	r3, [r2, #0]
 8000b96:	e002      	b.n	8000b9e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000b9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	3730      	adds	r7, #48	@ 0x30
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	40023800 	.word	0x40023800
 8000bb0:	431bde83 	.word	0x431bde83
 8000bb4:	2000037c 	.word	0x2000037c
 8000bb8:	40010000 	.word	0x40010000
 8000bbc:	20000004 	.word	0x20000004

08000bc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bc4:	bf00      	nop
 8000bc6:	e7fd      	b.n	8000bc4 <NMI_Handler+0x4>

08000bc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bcc:	bf00      	nop
 8000bce:	e7fd      	b.n	8000bcc <HardFault_Handler+0x4>

08000bd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bd4:	bf00      	nop
 8000bd6:	e7fd      	b.n	8000bd4 <MemManage_Handler+0x4>

08000bd8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bdc:	bf00      	nop
 8000bde:	e7fd      	b.n	8000bdc <BusFault_Handler+0x4>

08000be0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000be4:	bf00      	nop
 8000be6:	e7fd      	b.n	8000be4 <UsageFault_Handler+0x4>

08000be8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bec:	bf00      	nop
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
	...

08000bf8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000bfc:	4802      	ldr	r0, [pc, #8]	@ (8000c08 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000bfe:	f001 f911 	bl	8001e24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}
 8000c06:	bf00      	nop
 8000c08:	2000037c 	.word	0x2000037c

08000c0c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	60f8      	str	r0, [r7, #12]
 8000c14:	60b9      	str	r1, [r7, #8]
 8000c16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c18:	2300      	movs	r3, #0
 8000c1a:	617b      	str	r3, [r7, #20]
 8000c1c:	e00a      	b.n	8000c34 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c1e:	f3af 8000 	nop.w
 8000c22:	4601      	mov	r1, r0
 8000c24:	68bb      	ldr	r3, [r7, #8]
 8000c26:	1c5a      	adds	r2, r3, #1
 8000c28:	60ba      	str	r2, [r7, #8]
 8000c2a:	b2ca      	uxtb	r2, r1
 8000c2c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	3301      	adds	r3, #1
 8000c32:	617b      	str	r3, [r7, #20]
 8000c34:	697a      	ldr	r2, [r7, #20]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	429a      	cmp	r2, r3
 8000c3a:	dbf0      	blt.n	8000c1e <_read+0x12>
  }

  return len;
 8000c3c:	687b      	ldr	r3, [r7, #4]
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	3718      	adds	r7, #24
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}

08000c46 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000c46:	b480      	push	{r7}
 8000c48:	b083      	sub	sp, #12
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c52:	4618      	mov	r0, r3
 8000c54:	370c      	adds	r7, #12
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr

08000c5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c5e:	b480      	push	{r7}
 8000c60:	b083      	sub	sp, #12
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
 8000c66:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c68:	683b      	ldr	r3, [r7, #0]
 8000c6a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c6e:	605a      	str	r2, [r3, #4]
  return 0;
 8000c70:	2300      	movs	r3, #0
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	370c      	adds	r7, #12
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr

08000c7e <_isatty>:

int _isatty(int file)
{
 8000c7e:	b480      	push	{r7}
 8000c80:	b083      	sub	sp, #12
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c86:	2301      	movs	r3, #1
}
 8000c88:	4618      	mov	r0, r3
 8000c8a:	370c      	adds	r7, #12
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr

08000c94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b085      	sub	sp, #20
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	60f8      	str	r0, [r7, #12]
 8000c9c:	60b9      	str	r1, [r7, #8]
 8000c9e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ca0:	2300      	movs	r3, #0
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3714      	adds	r7, #20
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
	...

08000cb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b086      	sub	sp, #24
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cb8:	4a14      	ldr	r2, [pc, #80]	@ (8000d0c <_sbrk+0x5c>)
 8000cba:	4b15      	ldr	r3, [pc, #84]	@ (8000d10 <_sbrk+0x60>)
 8000cbc:	1ad3      	subs	r3, r2, r3
 8000cbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cc4:	4b13      	ldr	r3, [pc, #76]	@ (8000d14 <_sbrk+0x64>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d102      	bne.n	8000cd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ccc:	4b11      	ldr	r3, [pc, #68]	@ (8000d14 <_sbrk+0x64>)
 8000cce:	4a12      	ldr	r2, [pc, #72]	@ (8000d18 <_sbrk+0x68>)
 8000cd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cd2:	4b10      	ldr	r3, [pc, #64]	@ (8000d14 <_sbrk+0x64>)
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	4413      	add	r3, r2
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	429a      	cmp	r2, r3
 8000cde:	d207      	bcs.n	8000cf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ce0:	f003 fdd8 	bl	8004894 <__errno>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	220c      	movs	r2, #12
 8000ce8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cea:	f04f 33ff 	mov.w	r3, #4294967295
 8000cee:	e009      	b.n	8000d04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cf0:	4b08      	ldr	r3, [pc, #32]	@ (8000d14 <_sbrk+0x64>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cf6:	4b07      	ldr	r3, [pc, #28]	@ (8000d14 <_sbrk+0x64>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	4a05      	ldr	r2, [pc, #20]	@ (8000d14 <_sbrk+0x64>)
 8000d00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d02:	68fb      	ldr	r3, [r7, #12]
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	3718      	adds	r7, #24
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	20018000 	.word	0x20018000
 8000d10:	00000400 	.word	0x00000400
 8000d14:	200003c4 	.word	0x200003c4
 8000d18:	20004270 	.word	0x20004270

08000d1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d20:	4b06      	ldr	r3, [pc, #24]	@ (8000d3c <SystemInit+0x20>)
 8000d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d26:	4a05      	ldr	r2, [pc, #20]	@ (8000d3c <SystemInit+0x20>)
 8000d28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d78 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000d44:	f7ff ffea 	bl	8000d1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d48:	480c      	ldr	r0, [pc, #48]	@ (8000d7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d4a:	490d      	ldr	r1, [pc, #52]	@ (8000d80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000d84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d50:	e002      	b.n	8000d58 <LoopCopyDataInit>

08000d52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d56:	3304      	adds	r3, #4

08000d58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d5c:	d3f9      	bcc.n	8000d52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d60:	4c0a      	ldr	r4, [pc, #40]	@ (8000d8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d64:	e001      	b.n	8000d6a <LoopFillZerobss>

08000d66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d68:	3204      	adds	r2, #4

08000d6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d6c:	d3fb      	bcc.n	8000d66 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000d6e:	f003 fd97 	bl	80048a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d72:	f7ff fc79 	bl	8000668 <main>
  bx  lr    
 8000d76:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d78:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000d7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d80:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000d84:	08005444 	.word	0x08005444
  ldr r2, =_sbss
 8000d88:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000d8c:	2000426c 	.word	0x2000426c

08000d90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d90:	e7fe      	b.n	8000d90 <ADC_IRQHandler>
	...

08000d94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d98:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd4 <HAL_Init+0x40>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000dd4 <HAL_Init+0x40>)
 8000d9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000da2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000da4:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd4 <HAL_Init+0x40>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd4 <HAL_Init+0x40>)
 8000daa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000dae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000db0:	4b08      	ldr	r3, [pc, #32]	@ (8000dd4 <HAL_Init+0x40>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a07      	ldr	r2, [pc, #28]	@ (8000dd4 <HAL_Init+0x40>)
 8000db6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dbc:	2003      	movs	r0, #3
 8000dbe:	f000 f8d8 	bl	8000f72 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dc2:	200f      	movs	r0, #15
 8000dc4:	f7ff fe8a 	bl	8000adc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dc8:	f7ff fe14 	bl	80009f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dcc:	2300      	movs	r3, #0
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40023c00 	.word	0x40023c00

08000dd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ddc:	4b06      	ldr	r3, [pc, #24]	@ (8000df8 <HAL_IncTick+0x20>)
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	461a      	mov	r2, r3
 8000de2:	4b06      	ldr	r3, [pc, #24]	@ (8000dfc <HAL_IncTick+0x24>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4413      	add	r3, r2
 8000de8:	4a04      	ldr	r2, [pc, #16]	@ (8000dfc <HAL_IncTick+0x24>)
 8000dea:	6013      	str	r3, [r2, #0]
}
 8000dec:	bf00      	nop
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	20000008 	.word	0x20000008
 8000dfc:	200003c8 	.word	0x200003c8

08000e00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  return uwTick;
 8000e04:	4b03      	ldr	r3, [pc, #12]	@ (8000e14 <HAL_GetTick+0x14>)
 8000e06:	681b      	ldr	r3, [r3, #0]
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	200003c8 	.word	0x200003c8

08000e18 <__NVIC_SetPriorityGrouping>:
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b085      	sub	sp, #20
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	f003 0307 	and.w	r3, r3, #7
 8000e26:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e28:	4b0c      	ldr	r3, [pc, #48]	@ (8000e5c <__NVIC_SetPriorityGrouping+0x44>)
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e2e:	68ba      	ldr	r2, [r7, #8]
 8000e30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e34:	4013      	ands	r3, r2
 8000e36:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e4a:	4a04      	ldr	r2, [pc, #16]	@ (8000e5c <__NVIC_SetPriorityGrouping+0x44>)
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	60d3      	str	r3, [r2, #12]
}
 8000e50:	bf00      	nop
 8000e52:	3714      	adds	r7, #20
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr
 8000e5c:	e000ed00 	.word	0xe000ed00

08000e60 <__NVIC_GetPriorityGrouping>:
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e64:	4b04      	ldr	r3, [pc, #16]	@ (8000e78 <__NVIC_GetPriorityGrouping+0x18>)
 8000e66:	68db      	ldr	r3, [r3, #12]
 8000e68:	0a1b      	lsrs	r3, r3, #8
 8000e6a:	f003 0307 	and.w	r3, r3, #7
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	46bd      	mov	sp, r7
 8000e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e76:	4770      	bx	lr
 8000e78:	e000ed00 	.word	0xe000ed00

08000e7c <__NVIC_EnableIRQ>:
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	4603      	mov	r3, r0
 8000e84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	db0b      	blt.n	8000ea6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e8e:	79fb      	ldrb	r3, [r7, #7]
 8000e90:	f003 021f 	and.w	r2, r3, #31
 8000e94:	4907      	ldr	r1, [pc, #28]	@ (8000eb4 <__NVIC_EnableIRQ+0x38>)
 8000e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9a:	095b      	lsrs	r3, r3, #5
 8000e9c:	2001      	movs	r0, #1
 8000e9e:	fa00 f202 	lsl.w	r2, r0, r2
 8000ea2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000ea6:	bf00      	nop
 8000ea8:	370c      	adds	r7, #12
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	e000e100 	.word	0xe000e100

08000eb8 <__NVIC_SetPriority>:
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	6039      	str	r1, [r7, #0]
 8000ec2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	db0a      	blt.n	8000ee2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	b2da      	uxtb	r2, r3
 8000ed0:	490c      	ldr	r1, [pc, #48]	@ (8000f04 <__NVIC_SetPriority+0x4c>)
 8000ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed6:	0112      	lsls	r2, r2, #4
 8000ed8:	b2d2      	uxtb	r2, r2
 8000eda:	440b      	add	r3, r1
 8000edc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000ee0:	e00a      	b.n	8000ef8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	b2da      	uxtb	r2, r3
 8000ee6:	4908      	ldr	r1, [pc, #32]	@ (8000f08 <__NVIC_SetPriority+0x50>)
 8000ee8:	79fb      	ldrb	r3, [r7, #7]
 8000eea:	f003 030f 	and.w	r3, r3, #15
 8000eee:	3b04      	subs	r3, #4
 8000ef0:	0112      	lsls	r2, r2, #4
 8000ef2:	b2d2      	uxtb	r2, r2
 8000ef4:	440b      	add	r3, r1
 8000ef6:	761a      	strb	r2, [r3, #24]
}
 8000ef8:	bf00      	nop
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	e000e100 	.word	0xe000e100
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <NVIC_EncodePriority>:
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b089      	sub	sp, #36	@ 0x24
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	60f8      	str	r0, [r7, #12]
 8000f14:	60b9      	str	r1, [r7, #8]
 8000f16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	f003 0307 	and.w	r3, r3, #7
 8000f1e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	f1c3 0307 	rsb	r3, r3, #7
 8000f26:	2b04      	cmp	r3, #4
 8000f28:	bf28      	it	cs
 8000f2a:	2304      	movcs	r3, #4
 8000f2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	3304      	adds	r3, #4
 8000f32:	2b06      	cmp	r3, #6
 8000f34:	d902      	bls.n	8000f3c <NVIC_EncodePriority+0x30>
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	3b03      	subs	r3, #3
 8000f3a:	e000      	b.n	8000f3e <NVIC_EncodePriority+0x32>
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f40:	f04f 32ff 	mov.w	r2, #4294967295
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4a:	43da      	mvns	r2, r3
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	401a      	ands	r2, r3
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f54:	f04f 31ff 	mov.w	r1, #4294967295
 8000f58:	697b      	ldr	r3, [r7, #20]
 8000f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5e:	43d9      	mvns	r1, r3
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f64:	4313      	orrs	r3, r2
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	3724      	adds	r7, #36	@ 0x24
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b082      	sub	sp, #8
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	f7ff ff4c 	bl	8000e18 <__NVIC_SetPriorityGrouping>
}
 8000f80:	bf00      	nop
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}

08000f88 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	60b9      	str	r1, [r7, #8]
 8000f92:	607a      	str	r2, [r7, #4]
 8000f94:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f96:	2300      	movs	r3, #0
 8000f98:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f9a:	f7ff ff61 	bl	8000e60 <__NVIC_GetPriorityGrouping>
 8000f9e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fa0:	687a      	ldr	r2, [r7, #4]
 8000fa2:	68b9      	ldr	r1, [r7, #8]
 8000fa4:	6978      	ldr	r0, [r7, #20]
 8000fa6:	f7ff ffb1 	bl	8000f0c <NVIC_EncodePriority>
 8000faa:	4602      	mov	r2, r0
 8000fac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fb0:	4611      	mov	r1, r2
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff ff80 	bl	8000eb8 <__NVIC_SetPriority>
}
 8000fb8:	bf00      	nop
 8000fba:	3718      	adds	r7, #24
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f7ff ff54 	bl	8000e7c <__NVIC_EnableIRQ>
}
 8000fd4:	bf00      	nop
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b089      	sub	sp, #36	@ 0x24
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fea:	2300      	movs	r3, #0
 8000fec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	61fb      	str	r3, [r7, #28]
 8000ff6:	e159      	b.n	80012ac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001002:	683b      	ldr	r3, [r7, #0]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	697a      	ldr	r2, [r7, #20]
 8001008:	4013      	ands	r3, r2
 800100a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	429a      	cmp	r2, r3
 8001012:	f040 8148 	bne.w	80012a6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f003 0303 	and.w	r3, r3, #3
 800101e:	2b01      	cmp	r3, #1
 8001020:	d005      	beq.n	800102e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800102a:	2b02      	cmp	r3, #2
 800102c:	d130      	bne.n	8001090 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	2203      	movs	r2, #3
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	43db      	mvns	r3, r3
 8001040:	69ba      	ldr	r2, [r7, #24]
 8001042:	4013      	ands	r3, r2
 8001044:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	68da      	ldr	r2, [r3, #12]
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	005b      	lsls	r3, r3, #1
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	69ba      	ldr	r2, [r7, #24]
 8001054:	4313      	orrs	r3, r2
 8001056:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	69ba      	ldr	r2, [r7, #24]
 800105c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001064:	2201      	movs	r2, #1
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	69ba      	ldr	r2, [r7, #24]
 8001070:	4013      	ands	r3, r2
 8001072:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	091b      	lsrs	r3, r3, #4
 800107a:	f003 0201 	and.w	r2, r3, #1
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	4313      	orrs	r3, r2
 8001088:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f003 0303 	and.w	r3, r3, #3
 8001098:	2b03      	cmp	r3, #3
 800109a:	d017      	beq.n	80010cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	68db      	ldr	r3, [r3, #12]
 80010a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010a2:	69fb      	ldr	r3, [r7, #28]
 80010a4:	005b      	lsls	r3, r3, #1
 80010a6:	2203      	movs	r2, #3
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	43db      	mvns	r3, r3
 80010ae:	69ba      	ldr	r2, [r7, #24]
 80010b0:	4013      	ands	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	689a      	ldr	r2, [r3, #8]
 80010b8:	69fb      	ldr	r3, [r7, #28]
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f003 0303 	and.w	r3, r3, #3
 80010d4:	2b02      	cmp	r3, #2
 80010d6:	d123      	bne.n	8001120 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010d8:	69fb      	ldr	r3, [r7, #28]
 80010da:	08da      	lsrs	r2, r3, #3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	3208      	adds	r2, #8
 80010e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	f003 0307 	and.w	r3, r3, #7
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	220f      	movs	r2, #15
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	43db      	mvns	r3, r3
 80010f6:	69ba      	ldr	r2, [r7, #24]
 80010f8:	4013      	ands	r3, r2
 80010fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	691a      	ldr	r2, [r3, #16]
 8001100:	69fb      	ldr	r3, [r7, #28]
 8001102:	f003 0307 	and.w	r3, r3, #7
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	69ba      	ldr	r2, [r7, #24]
 800110e:	4313      	orrs	r3, r2
 8001110:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	08da      	lsrs	r2, r3, #3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	3208      	adds	r2, #8
 800111a:	69b9      	ldr	r1, [r7, #24]
 800111c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	005b      	lsls	r3, r3, #1
 800112a:	2203      	movs	r2, #3
 800112c:	fa02 f303 	lsl.w	r3, r2, r3
 8001130:	43db      	mvns	r3, r3
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	4013      	ands	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f003 0203 	and.w	r2, r3, #3
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	fa02 f303 	lsl.w	r3, r2, r3
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	4313      	orrs	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800115c:	2b00      	cmp	r3, #0
 800115e:	f000 80a2 	beq.w	80012a6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001162:	2300      	movs	r3, #0
 8001164:	60fb      	str	r3, [r7, #12]
 8001166:	4b57      	ldr	r3, [pc, #348]	@ (80012c4 <HAL_GPIO_Init+0x2e8>)
 8001168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800116a:	4a56      	ldr	r2, [pc, #344]	@ (80012c4 <HAL_GPIO_Init+0x2e8>)
 800116c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001170:	6453      	str	r3, [r2, #68]	@ 0x44
 8001172:	4b54      	ldr	r3, [pc, #336]	@ (80012c4 <HAL_GPIO_Init+0x2e8>)
 8001174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001176:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800117e:	4a52      	ldr	r2, [pc, #328]	@ (80012c8 <HAL_GPIO_Init+0x2ec>)
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	089b      	lsrs	r3, r3, #2
 8001184:	3302      	adds	r3, #2
 8001186:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800118a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	f003 0303 	and.w	r3, r3, #3
 8001192:	009b      	lsls	r3, r3, #2
 8001194:	220f      	movs	r2, #15
 8001196:	fa02 f303 	lsl.w	r3, r2, r3
 800119a:	43db      	mvns	r3, r3
 800119c:	69ba      	ldr	r2, [r7, #24]
 800119e:	4013      	ands	r3, r2
 80011a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	4a49      	ldr	r2, [pc, #292]	@ (80012cc <HAL_GPIO_Init+0x2f0>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d019      	beq.n	80011de <HAL_GPIO_Init+0x202>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a48      	ldr	r2, [pc, #288]	@ (80012d0 <HAL_GPIO_Init+0x2f4>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d013      	beq.n	80011da <HAL_GPIO_Init+0x1fe>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4a47      	ldr	r2, [pc, #284]	@ (80012d4 <HAL_GPIO_Init+0x2f8>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d00d      	beq.n	80011d6 <HAL_GPIO_Init+0x1fa>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4a46      	ldr	r2, [pc, #280]	@ (80012d8 <HAL_GPIO_Init+0x2fc>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d007      	beq.n	80011d2 <HAL_GPIO_Init+0x1f6>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a45      	ldr	r2, [pc, #276]	@ (80012dc <HAL_GPIO_Init+0x300>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d101      	bne.n	80011ce <HAL_GPIO_Init+0x1f2>
 80011ca:	2304      	movs	r3, #4
 80011cc:	e008      	b.n	80011e0 <HAL_GPIO_Init+0x204>
 80011ce:	2307      	movs	r3, #7
 80011d0:	e006      	b.n	80011e0 <HAL_GPIO_Init+0x204>
 80011d2:	2303      	movs	r3, #3
 80011d4:	e004      	b.n	80011e0 <HAL_GPIO_Init+0x204>
 80011d6:	2302      	movs	r3, #2
 80011d8:	e002      	b.n	80011e0 <HAL_GPIO_Init+0x204>
 80011da:	2301      	movs	r3, #1
 80011dc:	e000      	b.n	80011e0 <HAL_GPIO_Init+0x204>
 80011de:	2300      	movs	r3, #0
 80011e0:	69fa      	ldr	r2, [r7, #28]
 80011e2:	f002 0203 	and.w	r2, r2, #3
 80011e6:	0092      	lsls	r2, r2, #2
 80011e8:	4093      	lsls	r3, r2
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011f0:	4935      	ldr	r1, [pc, #212]	@ (80012c8 <HAL_GPIO_Init+0x2ec>)
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	089b      	lsrs	r3, r3, #2
 80011f6:	3302      	adds	r3, #2
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011fe:	4b38      	ldr	r3, [pc, #224]	@ (80012e0 <HAL_GPIO_Init+0x304>)
 8001200:	689b      	ldr	r3, [r3, #8]
 8001202:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	43db      	mvns	r3, r3
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	4013      	ands	r3, r2
 800120c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001216:	2b00      	cmp	r3, #0
 8001218:	d003      	beq.n	8001222 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800121a:	69ba      	ldr	r2, [r7, #24]
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	4313      	orrs	r3, r2
 8001220:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001222:	4a2f      	ldr	r2, [pc, #188]	@ (80012e0 <HAL_GPIO_Init+0x304>)
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001228:	4b2d      	ldr	r3, [pc, #180]	@ (80012e0 <HAL_GPIO_Init+0x304>)
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	43db      	mvns	r3, r3
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	4013      	ands	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001240:	2b00      	cmp	r3, #0
 8001242:	d003      	beq.n	800124c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	4313      	orrs	r3, r2
 800124a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800124c:	4a24      	ldr	r2, [pc, #144]	@ (80012e0 <HAL_GPIO_Init+0x304>)
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001252:	4b23      	ldr	r3, [pc, #140]	@ (80012e0 <HAL_GPIO_Init+0x304>)
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	43db      	mvns	r3, r3
 800125c:	69ba      	ldr	r2, [r7, #24]
 800125e:	4013      	ands	r3, r2
 8001260:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800126a:	2b00      	cmp	r3, #0
 800126c:	d003      	beq.n	8001276 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800126e:	69ba      	ldr	r2, [r7, #24]
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	4313      	orrs	r3, r2
 8001274:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001276:	4a1a      	ldr	r2, [pc, #104]	@ (80012e0 <HAL_GPIO_Init+0x304>)
 8001278:	69bb      	ldr	r3, [r7, #24]
 800127a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800127c:	4b18      	ldr	r3, [pc, #96]	@ (80012e0 <HAL_GPIO_Init+0x304>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001282:	693b      	ldr	r3, [r7, #16]
 8001284:	43db      	mvns	r3, r3
 8001286:	69ba      	ldr	r2, [r7, #24]
 8001288:	4013      	ands	r3, r2
 800128a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001294:	2b00      	cmp	r3, #0
 8001296:	d003      	beq.n	80012a0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001298:	69ba      	ldr	r2, [r7, #24]
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	4313      	orrs	r3, r2
 800129e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012a0:	4a0f      	ldr	r2, [pc, #60]	@ (80012e0 <HAL_GPIO_Init+0x304>)
 80012a2:	69bb      	ldr	r3, [r7, #24]
 80012a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012a6:	69fb      	ldr	r3, [r7, #28]
 80012a8:	3301      	adds	r3, #1
 80012aa:	61fb      	str	r3, [r7, #28]
 80012ac:	69fb      	ldr	r3, [r7, #28]
 80012ae:	2b0f      	cmp	r3, #15
 80012b0:	f67f aea2 	bls.w	8000ff8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012b4:	bf00      	nop
 80012b6:	bf00      	nop
 80012b8:	3724      	adds	r7, #36	@ 0x24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	40023800 	.word	0x40023800
 80012c8:	40013800 	.word	0x40013800
 80012cc:	40020000 	.word	0x40020000
 80012d0:	40020400 	.word	0x40020400
 80012d4:	40020800 	.word	0x40020800
 80012d8:	40020c00 	.word	0x40020c00
 80012dc:	40021000 	.word	0x40021000
 80012e0:	40013c00 	.word	0x40013c00

080012e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012e4:	b480      	push	{r7}
 80012e6:	b083      	sub	sp, #12
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
 80012ec:	460b      	mov	r3, r1
 80012ee:	807b      	strh	r3, [r7, #2]
 80012f0:	4613      	mov	r3, r2
 80012f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012f4:	787b      	ldrb	r3, [r7, #1]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d003      	beq.n	8001302 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012fa:	887a      	ldrh	r2, [r7, #2]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001300:	e003      	b.n	800130a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001302:	887b      	ldrh	r3, [r7, #2]
 8001304:	041a      	lsls	r2, r3, #16
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	619a      	str	r2, [r3, #24]
}
 800130a:	bf00      	nop
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
	...

08001318 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b086      	sub	sp, #24
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2b00      	cmp	r3, #0
 8001324:	d101      	bne.n	800132a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001326:	2301      	movs	r3, #1
 8001328:	e267      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	2b00      	cmp	r3, #0
 8001334:	d075      	beq.n	8001422 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001336:	4b88      	ldr	r3, [pc, #544]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	f003 030c 	and.w	r3, r3, #12
 800133e:	2b04      	cmp	r3, #4
 8001340:	d00c      	beq.n	800135c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001342:	4b85      	ldr	r3, [pc, #532]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800134a:	2b08      	cmp	r3, #8
 800134c:	d112      	bne.n	8001374 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800134e:	4b82      	ldr	r3, [pc, #520]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001356:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800135a:	d10b      	bne.n	8001374 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800135c:	4b7e      	ldr	r3, [pc, #504]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001364:	2b00      	cmp	r3, #0
 8001366:	d05b      	beq.n	8001420 <HAL_RCC_OscConfig+0x108>
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d157      	bne.n	8001420 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	e242      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800137c:	d106      	bne.n	800138c <HAL_RCC_OscConfig+0x74>
 800137e:	4b76      	ldr	r3, [pc, #472]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4a75      	ldr	r2, [pc, #468]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 8001384:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001388:	6013      	str	r3, [r2, #0]
 800138a:	e01d      	b.n	80013c8 <HAL_RCC_OscConfig+0xb0>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	685b      	ldr	r3, [r3, #4]
 8001390:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001394:	d10c      	bne.n	80013b0 <HAL_RCC_OscConfig+0x98>
 8001396:	4b70      	ldr	r3, [pc, #448]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a6f      	ldr	r2, [pc, #444]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 800139c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013a0:	6013      	str	r3, [r2, #0]
 80013a2:	4b6d      	ldr	r3, [pc, #436]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a6c      	ldr	r2, [pc, #432]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 80013a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013ac:	6013      	str	r3, [r2, #0]
 80013ae:	e00b      	b.n	80013c8 <HAL_RCC_OscConfig+0xb0>
 80013b0:	4b69      	ldr	r3, [pc, #420]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a68      	ldr	r2, [pc, #416]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 80013b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013ba:	6013      	str	r3, [r2, #0]
 80013bc:	4b66      	ldr	r3, [pc, #408]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a65      	ldr	r2, [pc, #404]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 80013c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d013      	beq.n	80013f8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013d0:	f7ff fd16 	bl	8000e00 <HAL_GetTick>
 80013d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013d6:	e008      	b.n	80013ea <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013d8:	f7ff fd12 	bl	8000e00 <HAL_GetTick>
 80013dc:	4602      	mov	r2, r0
 80013de:	693b      	ldr	r3, [r7, #16]
 80013e0:	1ad3      	subs	r3, r2, r3
 80013e2:	2b64      	cmp	r3, #100	@ 0x64
 80013e4:	d901      	bls.n	80013ea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013e6:	2303      	movs	r3, #3
 80013e8:	e207      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013ea:	4b5b      	ldr	r3, [pc, #364]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d0f0      	beq.n	80013d8 <HAL_RCC_OscConfig+0xc0>
 80013f6:	e014      	b.n	8001422 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f8:	f7ff fd02 	bl	8000e00 <HAL_GetTick>
 80013fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013fe:	e008      	b.n	8001412 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001400:	f7ff fcfe 	bl	8000e00 <HAL_GetTick>
 8001404:	4602      	mov	r2, r0
 8001406:	693b      	ldr	r3, [r7, #16]
 8001408:	1ad3      	subs	r3, r2, r3
 800140a:	2b64      	cmp	r3, #100	@ 0x64
 800140c:	d901      	bls.n	8001412 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800140e:	2303      	movs	r3, #3
 8001410:	e1f3      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001412:	4b51      	ldr	r3, [pc, #324]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800141a:	2b00      	cmp	r3, #0
 800141c:	d1f0      	bne.n	8001400 <HAL_RCC_OscConfig+0xe8>
 800141e:	e000      	b.n	8001422 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001420:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	2b00      	cmp	r3, #0
 800142c:	d063      	beq.n	80014f6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800142e:	4b4a      	ldr	r3, [pc, #296]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	f003 030c 	and.w	r3, r3, #12
 8001436:	2b00      	cmp	r3, #0
 8001438:	d00b      	beq.n	8001452 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800143a:	4b47      	ldr	r3, [pc, #284]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001442:	2b08      	cmp	r3, #8
 8001444:	d11c      	bne.n	8001480 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001446:	4b44      	ldr	r3, [pc, #272]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800144e:	2b00      	cmp	r3, #0
 8001450:	d116      	bne.n	8001480 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001452:	4b41      	ldr	r3, [pc, #260]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	f003 0302 	and.w	r3, r3, #2
 800145a:	2b00      	cmp	r3, #0
 800145c:	d005      	beq.n	800146a <HAL_RCC_OscConfig+0x152>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	68db      	ldr	r3, [r3, #12]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d001      	beq.n	800146a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	e1c7      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800146a:	4b3b      	ldr	r3, [pc, #236]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	691b      	ldr	r3, [r3, #16]
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	4937      	ldr	r1, [pc, #220]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 800147a:	4313      	orrs	r3, r2
 800147c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800147e:	e03a      	b.n	80014f6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d020      	beq.n	80014ca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001488:	4b34      	ldr	r3, [pc, #208]	@ (800155c <HAL_RCC_OscConfig+0x244>)
 800148a:	2201      	movs	r2, #1
 800148c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800148e:	f7ff fcb7 	bl	8000e00 <HAL_GetTick>
 8001492:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001494:	e008      	b.n	80014a8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001496:	f7ff fcb3 	bl	8000e00 <HAL_GetTick>
 800149a:	4602      	mov	r2, r0
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d901      	bls.n	80014a8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80014a4:	2303      	movs	r3, #3
 80014a6:	e1a8      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f003 0302 	and.w	r3, r3, #2
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d0f0      	beq.n	8001496 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014b4:	4b28      	ldr	r3, [pc, #160]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	691b      	ldr	r3, [r3, #16]
 80014c0:	00db      	lsls	r3, r3, #3
 80014c2:	4925      	ldr	r1, [pc, #148]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 80014c4:	4313      	orrs	r3, r2
 80014c6:	600b      	str	r3, [r1, #0]
 80014c8:	e015      	b.n	80014f6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014ca:	4b24      	ldr	r3, [pc, #144]	@ (800155c <HAL_RCC_OscConfig+0x244>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d0:	f7ff fc96 	bl	8000e00 <HAL_GetTick>
 80014d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014d6:	e008      	b.n	80014ea <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014d8:	f7ff fc92 	bl	8000e00 <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e187      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d1f0      	bne.n	80014d8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 0308 	and.w	r3, r3, #8
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d036      	beq.n	8001570 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	695b      	ldr	r3, [r3, #20]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d016      	beq.n	8001538 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800150a:	4b15      	ldr	r3, [pc, #84]	@ (8001560 <HAL_RCC_OscConfig+0x248>)
 800150c:	2201      	movs	r2, #1
 800150e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001510:	f7ff fc76 	bl	8000e00 <HAL_GetTick>
 8001514:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001516:	e008      	b.n	800152a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001518:	f7ff fc72 	bl	8000e00 <HAL_GetTick>
 800151c:	4602      	mov	r2, r0
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	2b02      	cmp	r3, #2
 8001524:	d901      	bls.n	800152a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001526:	2303      	movs	r3, #3
 8001528:	e167      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800152a:	4b0b      	ldr	r3, [pc, #44]	@ (8001558 <HAL_RCC_OscConfig+0x240>)
 800152c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d0f0      	beq.n	8001518 <HAL_RCC_OscConfig+0x200>
 8001536:	e01b      	b.n	8001570 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001538:	4b09      	ldr	r3, [pc, #36]	@ (8001560 <HAL_RCC_OscConfig+0x248>)
 800153a:	2200      	movs	r2, #0
 800153c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800153e:	f7ff fc5f 	bl	8000e00 <HAL_GetTick>
 8001542:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001544:	e00e      	b.n	8001564 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001546:	f7ff fc5b 	bl	8000e00 <HAL_GetTick>
 800154a:	4602      	mov	r2, r0
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	2b02      	cmp	r3, #2
 8001552:	d907      	bls.n	8001564 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001554:	2303      	movs	r3, #3
 8001556:	e150      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
 8001558:	40023800 	.word	0x40023800
 800155c:	42470000 	.word	0x42470000
 8001560:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001564:	4b88      	ldr	r3, [pc, #544]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 8001566:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001568:	f003 0302 	and.w	r3, r3, #2
 800156c:	2b00      	cmp	r3, #0
 800156e:	d1ea      	bne.n	8001546 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f003 0304 	and.w	r3, r3, #4
 8001578:	2b00      	cmp	r3, #0
 800157a:	f000 8097 	beq.w	80016ac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800157e:	2300      	movs	r3, #0
 8001580:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001582:	4b81      	ldr	r3, [pc, #516]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 8001584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d10f      	bne.n	80015ae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800158e:	2300      	movs	r3, #0
 8001590:	60bb      	str	r3, [r7, #8]
 8001592:	4b7d      	ldr	r3, [pc, #500]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 8001594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001596:	4a7c      	ldr	r2, [pc, #496]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 8001598:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800159c:	6413      	str	r3, [r2, #64]	@ 0x40
 800159e:	4b7a      	ldr	r3, [pc, #488]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 80015a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015a6:	60bb      	str	r3, [r7, #8]
 80015a8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015aa:	2301      	movs	r3, #1
 80015ac:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ae:	4b77      	ldr	r3, [pc, #476]	@ (800178c <HAL_RCC_OscConfig+0x474>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d118      	bne.n	80015ec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015ba:	4b74      	ldr	r3, [pc, #464]	@ (800178c <HAL_RCC_OscConfig+0x474>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a73      	ldr	r2, [pc, #460]	@ (800178c <HAL_RCC_OscConfig+0x474>)
 80015c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015c4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015c6:	f7ff fc1b 	bl	8000e00 <HAL_GetTick>
 80015ca:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015cc:	e008      	b.n	80015e0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015ce:	f7ff fc17 	bl	8000e00 <HAL_GetTick>
 80015d2:	4602      	mov	r2, r0
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d901      	bls.n	80015e0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80015dc:	2303      	movs	r3, #3
 80015de:	e10c      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015e0:	4b6a      	ldr	r3, [pc, #424]	@ (800178c <HAL_RCC_OscConfig+0x474>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d0f0      	beq.n	80015ce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d106      	bne.n	8001602 <HAL_RCC_OscConfig+0x2ea>
 80015f4:	4b64      	ldr	r3, [pc, #400]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 80015f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015f8:	4a63      	ldr	r2, [pc, #396]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 80015fa:	f043 0301 	orr.w	r3, r3, #1
 80015fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8001600:	e01c      	b.n	800163c <HAL_RCC_OscConfig+0x324>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	2b05      	cmp	r3, #5
 8001608:	d10c      	bne.n	8001624 <HAL_RCC_OscConfig+0x30c>
 800160a:	4b5f      	ldr	r3, [pc, #380]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 800160c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800160e:	4a5e      	ldr	r2, [pc, #376]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 8001610:	f043 0304 	orr.w	r3, r3, #4
 8001614:	6713      	str	r3, [r2, #112]	@ 0x70
 8001616:	4b5c      	ldr	r3, [pc, #368]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 8001618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800161a:	4a5b      	ldr	r2, [pc, #364]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 800161c:	f043 0301 	orr.w	r3, r3, #1
 8001620:	6713      	str	r3, [r2, #112]	@ 0x70
 8001622:	e00b      	b.n	800163c <HAL_RCC_OscConfig+0x324>
 8001624:	4b58      	ldr	r3, [pc, #352]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 8001626:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001628:	4a57      	ldr	r2, [pc, #348]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 800162a:	f023 0301 	bic.w	r3, r3, #1
 800162e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001630:	4b55      	ldr	r3, [pc, #340]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 8001632:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001634:	4a54      	ldr	r2, [pc, #336]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 8001636:	f023 0304 	bic.w	r3, r3, #4
 800163a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	689b      	ldr	r3, [r3, #8]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d015      	beq.n	8001670 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001644:	f7ff fbdc 	bl	8000e00 <HAL_GetTick>
 8001648:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800164a:	e00a      	b.n	8001662 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800164c:	f7ff fbd8 	bl	8000e00 <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	f241 3288 	movw	r2, #5000	@ 0x1388
 800165a:	4293      	cmp	r3, r2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e0cb      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001662:	4b49      	ldr	r3, [pc, #292]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 8001664:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001666:	f003 0302 	and.w	r3, r3, #2
 800166a:	2b00      	cmp	r3, #0
 800166c:	d0ee      	beq.n	800164c <HAL_RCC_OscConfig+0x334>
 800166e:	e014      	b.n	800169a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001670:	f7ff fbc6 	bl	8000e00 <HAL_GetTick>
 8001674:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001676:	e00a      	b.n	800168e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001678:	f7ff fbc2 	bl	8000e00 <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001686:	4293      	cmp	r3, r2
 8001688:	d901      	bls.n	800168e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800168a:	2303      	movs	r3, #3
 800168c:	e0b5      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800168e:	4b3e      	ldr	r3, [pc, #248]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 8001690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001692:	f003 0302 	and.w	r3, r3, #2
 8001696:	2b00      	cmp	r3, #0
 8001698:	d1ee      	bne.n	8001678 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800169a:	7dfb      	ldrb	r3, [r7, #23]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d105      	bne.n	80016ac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016a0:	4b39      	ldr	r3, [pc, #228]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 80016a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a4:	4a38      	ldr	r2, [pc, #224]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 80016a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80016aa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	f000 80a1 	beq.w	80017f8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016b6:	4b34      	ldr	r3, [pc, #208]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	f003 030c 	and.w	r3, r3, #12
 80016be:	2b08      	cmp	r3, #8
 80016c0:	d05c      	beq.n	800177c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d141      	bne.n	800174e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ca:	4b31      	ldr	r3, [pc, #196]	@ (8001790 <HAL_RCC_OscConfig+0x478>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016d0:	f7ff fb96 	bl	8000e00 <HAL_GetTick>
 80016d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016d6:	e008      	b.n	80016ea <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016d8:	f7ff fb92 	bl	8000e00 <HAL_GetTick>
 80016dc:	4602      	mov	r2, r0
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d901      	bls.n	80016ea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80016e6:	2303      	movs	r3, #3
 80016e8:	e087      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016ea:	4b27      	ldr	r3, [pc, #156]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d1f0      	bne.n	80016d8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	69da      	ldr	r2, [r3, #28]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6a1b      	ldr	r3, [r3, #32]
 80016fe:	431a      	orrs	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001704:	019b      	lsls	r3, r3, #6
 8001706:	431a      	orrs	r2, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800170c:	085b      	lsrs	r3, r3, #1
 800170e:	3b01      	subs	r3, #1
 8001710:	041b      	lsls	r3, r3, #16
 8001712:	431a      	orrs	r2, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001718:	061b      	lsls	r3, r3, #24
 800171a:	491b      	ldr	r1, [pc, #108]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 800171c:	4313      	orrs	r3, r2
 800171e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001720:	4b1b      	ldr	r3, [pc, #108]	@ (8001790 <HAL_RCC_OscConfig+0x478>)
 8001722:	2201      	movs	r2, #1
 8001724:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001726:	f7ff fb6b 	bl	8000e00 <HAL_GetTick>
 800172a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800172c:	e008      	b.n	8001740 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800172e:	f7ff fb67 	bl	8000e00 <HAL_GetTick>
 8001732:	4602      	mov	r2, r0
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	2b02      	cmp	r3, #2
 800173a:	d901      	bls.n	8001740 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800173c:	2303      	movs	r3, #3
 800173e:	e05c      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001740:	4b11      	ldr	r3, [pc, #68]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d0f0      	beq.n	800172e <HAL_RCC_OscConfig+0x416>
 800174c:	e054      	b.n	80017f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800174e:	4b10      	ldr	r3, [pc, #64]	@ (8001790 <HAL_RCC_OscConfig+0x478>)
 8001750:	2200      	movs	r2, #0
 8001752:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001754:	f7ff fb54 	bl	8000e00 <HAL_GetTick>
 8001758:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800175a:	e008      	b.n	800176e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800175c:	f7ff fb50 	bl	8000e00 <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	2b02      	cmp	r3, #2
 8001768:	d901      	bls.n	800176e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800176a:	2303      	movs	r3, #3
 800176c:	e045      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800176e:	4b06      	ldr	r3, [pc, #24]	@ (8001788 <HAL_RCC_OscConfig+0x470>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001776:	2b00      	cmp	r3, #0
 8001778:	d1f0      	bne.n	800175c <HAL_RCC_OscConfig+0x444>
 800177a:	e03d      	b.n	80017f8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	699b      	ldr	r3, [r3, #24]
 8001780:	2b01      	cmp	r3, #1
 8001782:	d107      	bne.n	8001794 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e038      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
 8001788:	40023800 	.word	0x40023800
 800178c:	40007000 	.word	0x40007000
 8001790:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001794:	4b1b      	ldr	r3, [pc, #108]	@ (8001804 <HAL_RCC_OscConfig+0x4ec>)
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	699b      	ldr	r3, [r3, #24]
 800179e:	2b01      	cmp	r3, #1
 80017a0:	d028      	beq.n	80017f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d121      	bne.n	80017f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d11a      	bne.n	80017f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80017c4:	4013      	ands	r3, r2
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80017ca:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d111      	bne.n	80017f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017da:	085b      	lsrs	r3, r3, #1
 80017dc:	3b01      	subs	r3, #1
 80017de:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017e0:	429a      	cmp	r2, r3
 80017e2:	d107      	bne.n	80017f4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017ee:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d001      	beq.n	80017f8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e000      	b.n	80017fa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80017f8:	2300      	movs	r3, #0
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3718      	adds	r7, #24
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	40023800 	.word	0x40023800

08001808 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d101      	bne.n	800181c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	e0cc      	b.n	80019b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800181c:	4b68      	ldr	r3, [pc, #416]	@ (80019c0 <HAL_RCC_ClockConfig+0x1b8>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f003 0307 	and.w	r3, r3, #7
 8001824:	683a      	ldr	r2, [r7, #0]
 8001826:	429a      	cmp	r2, r3
 8001828:	d90c      	bls.n	8001844 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800182a:	4b65      	ldr	r3, [pc, #404]	@ (80019c0 <HAL_RCC_ClockConfig+0x1b8>)
 800182c:	683a      	ldr	r2, [r7, #0]
 800182e:	b2d2      	uxtb	r2, r2
 8001830:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001832:	4b63      	ldr	r3, [pc, #396]	@ (80019c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 0307 	and.w	r3, r3, #7
 800183a:	683a      	ldr	r2, [r7, #0]
 800183c:	429a      	cmp	r2, r3
 800183e:	d001      	beq.n	8001844 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e0b8      	b.n	80019b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	2b00      	cmp	r3, #0
 800184e:	d020      	beq.n	8001892 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f003 0304 	and.w	r3, r3, #4
 8001858:	2b00      	cmp	r3, #0
 800185a:	d005      	beq.n	8001868 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800185c:	4b59      	ldr	r3, [pc, #356]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	4a58      	ldr	r2, [pc, #352]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001862:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001866:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0308 	and.w	r3, r3, #8
 8001870:	2b00      	cmp	r3, #0
 8001872:	d005      	beq.n	8001880 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001874:	4b53      	ldr	r3, [pc, #332]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	4a52      	ldr	r2, [pc, #328]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 800187a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800187e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001880:	4b50      	ldr	r3, [pc, #320]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001882:	689b      	ldr	r3, [r3, #8]
 8001884:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	494d      	ldr	r1, [pc, #308]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 800188e:	4313      	orrs	r3, r2
 8001890:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f003 0301 	and.w	r3, r3, #1
 800189a:	2b00      	cmp	r3, #0
 800189c:	d044      	beq.n	8001928 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d107      	bne.n	80018b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018a6:	4b47      	ldr	r3, [pc, #284]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d119      	bne.n	80018e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e07f      	b.n	80019b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d003      	beq.n	80018c6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018c2:	2b03      	cmp	r3, #3
 80018c4:	d107      	bne.n	80018d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018c6:	4b3f      	ldr	r3, [pc, #252]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d109      	bne.n	80018e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e06f      	b.n	80019b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018d6:	4b3b      	ldr	r3, [pc, #236]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d101      	bne.n	80018e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e067      	b.n	80019b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018e6:	4b37      	ldr	r3, [pc, #220]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f023 0203 	bic.w	r2, r3, #3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	4934      	ldr	r1, [pc, #208]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 80018f4:	4313      	orrs	r3, r2
 80018f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018f8:	f7ff fa82 	bl	8000e00 <HAL_GetTick>
 80018fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018fe:	e00a      	b.n	8001916 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001900:	f7ff fa7e 	bl	8000e00 <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800190e:	4293      	cmp	r3, r2
 8001910:	d901      	bls.n	8001916 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e04f      	b.n	80019b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001916:	4b2b      	ldr	r3, [pc, #172]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001918:	689b      	ldr	r3, [r3, #8]
 800191a:	f003 020c 	and.w	r2, r3, #12
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	429a      	cmp	r2, r3
 8001926:	d1eb      	bne.n	8001900 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001928:	4b25      	ldr	r3, [pc, #148]	@ (80019c0 <HAL_RCC_ClockConfig+0x1b8>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 0307 	and.w	r3, r3, #7
 8001930:	683a      	ldr	r2, [r7, #0]
 8001932:	429a      	cmp	r2, r3
 8001934:	d20c      	bcs.n	8001950 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001936:	4b22      	ldr	r3, [pc, #136]	@ (80019c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001938:	683a      	ldr	r2, [r7, #0]
 800193a:	b2d2      	uxtb	r2, r2
 800193c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800193e:	4b20      	ldr	r3, [pc, #128]	@ (80019c0 <HAL_RCC_ClockConfig+0x1b8>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 0307 	and.w	r3, r3, #7
 8001946:	683a      	ldr	r2, [r7, #0]
 8001948:	429a      	cmp	r2, r3
 800194a:	d001      	beq.n	8001950 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	e032      	b.n	80019b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 0304 	and.w	r3, r3, #4
 8001958:	2b00      	cmp	r3, #0
 800195a:	d008      	beq.n	800196e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800195c:	4b19      	ldr	r3, [pc, #100]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	4916      	ldr	r1, [pc, #88]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 800196a:	4313      	orrs	r3, r2
 800196c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 0308 	and.w	r3, r3, #8
 8001976:	2b00      	cmp	r3, #0
 8001978:	d009      	beq.n	800198e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800197a:	4b12      	ldr	r3, [pc, #72]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	691b      	ldr	r3, [r3, #16]
 8001986:	00db      	lsls	r3, r3, #3
 8001988:	490e      	ldr	r1, [pc, #56]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 800198a:	4313      	orrs	r3, r2
 800198c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800198e:	f000 f821 	bl	80019d4 <HAL_RCC_GetSysClockFreq>
 8001992:	4602      	mov	r2, r0
 8001994:	4b0b      	ldr	r3, [pc, #44]	@ (80019c4 <HAL_RCC_ClockConfig+0x1bc>)
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	091b      	lsrs	r3, r3, #4
 800199a:	f003 030f 	and.w	r3, r3, #15
 800199e:	490a      	ldr	r1, [pc, #40]	@ (80019c8 <HAL_RCC_ClockConfig+0x1c0>)
 80019a0:	5ccb      	ldrb	r3, [r1, r3]
 80019a2:	fa22 f303 	lsr.w	r3, r2, r3
 80019a6:	4a09      	ldr	r2, [pc, #36]	@ (80019cc <HAL_RCC_ClockConfig+0x1c4>)
 80019a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80019aa:	4b09      	ldr	r3, [pc, #36]	@ (80019d0 <HAL_RCC_ClockConfig+0x1c8>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff f894 	bl	8000adc <HAL_InitTick>

  return HAL_OK;
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3710      	adds	r7, #16
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40023c00 	.word	0x40023c00
 80019c4:	40023800 	.word	0x40023800
 80019c8:	080053e8 	.word	0x080053e8
 80019cc:	20000000 	.word	0x20000000
 80019d0:	20000004 	.word	0x20000004

080019d4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019d8:	b094      	sub	sp, #80	@ 0x50
 80019da:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80019dc:	2300      	movs	r3, #0
 80019de:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80019e0:	2300      	movs	r3, #0
 80019e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80019e4:	2300      	movs	r3, #0
 80019e6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80019e8:	2300      	movs	r3, #0
 80019ea:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019ec:	4b79      	ldr	r3, [pc, #484]	@ (8001bd4 <HAL_RCC_GetSysClockFreq+0x200>)
 80019ee:	689b      	ldr	r3, [r3, #8]
 80019f0:	f003 030c 	and.w	r3, r3, #12
 80019f4:	2b08      	cmp	r3, #8
 80019f6:	d00d      	beq.n	8001a14 <HAL_RCC_GetSysClockFreq+0x40>
 80019f8:	2b08      	cmp	r3, #8
 80019fa:	f200 80e1 	bhi.w	8001bc0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d002      	beq.n	8001a08 <HAL_RCC_GetSysClockFreq+0x34>
 8001a02:	2b04      	cmp	r3, #4
 8001a04:	d003      	beq.n	8001a0e <HAL_RCC_GetSysClockFreq+0x3a>
 8001a06:	e0db      	b.n	8001bc0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a08:	4b73      	ldr	r3, [pc, #460]	@ (8001bd8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a0a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a0c:	e0db      	b.n	8001bc6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a0e:	4b73      	ldr	r3, [pc, #460]	@ (8001bdc <HAL_RCC_GetSysClockFreq+0x208>)
 8001a10:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a12:	e0d8      	b.n	8001bc6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a14:	4b6f      	ldr	r3, [pc, #444]	@ (8001bd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a1c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a1e:	4b6d      	ldr	r3, [pc, #436]	@ (8001bd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d063      	beq.n	8001af2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a2a:	4b6a      	ldr	r3, [pc, #424]	@ (8001bd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	099b      	lsrs	r3, r3, #6
 8001a30:	2200      	movs	r2, #0
 8001a32:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001a34:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a3e:	2300      	movs	r3, #0
 8001a40:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a42:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001a46:	4622      	mov	r2, r4
 8001a48:	462b      	mov	r3, r5
 8001a4a:	f04f 0000 	mov.w	r0, #0
 8001a4e:	f04f 0100 	mov.w	r1, #0
 8001a52:	0159      	lsls	r1, r3, #5
 8001a54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a58:	0150      	lsls	r0, r2, #5
 8001a5a:	4602      	mov	r2, r0
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	4621      	mov	r1, r4
 8001a60:	1a51      	subs	r1, r2, r1
 8001a62:	6139      	str	r1, [r7, #16]
 8001a64:	4629      	mov	r1, r5
 8001a66:	eb63 0301 	sbc.w	r3, r3, r1
 8001a6a:	617b      	str	r3, [r7, #20]
 8001a6c:	f04f 0200 	mov.w	r2, #0
 8001a70:	f04f 0300 	mov.w	r3, #0
 8001a74:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a78:	4659      	mov	r1, fp
 8001a7a:	018b      	lsls	r3, r1, #6
 8001a7c:	4651      	mov	r1, sl
 8001a7e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a82:	4651      	mov	r1, sl
 8001a84:	018a      	lsls	r2, r1, #6
 8001a86:	4651      	mov	r1, sl
 8001a88:	ebb2 0801 	subs.w	r8, r2, r1
 8001a8c:	4659      	mov	r1, fp
 8001a8e:	eb63 0901 	sbc.w	r9, r3, r1
 8001a92:	f04f 0200 	mov.w	r2, #0
 8001a96:	f04f 0300 	mov.w	r3, #0
 8001a9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001aa2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001aa6:	4690      	mov	r8, r2
 8001aa8:	4699      	mov	r9, r3
 8001aaa:	4623      	mov	r3, r4
 8001aac:	eb18 0303 	adds.w	r3, r8, r3
 8001ab0:	60bb      	str	r3, [r7, #8]
 8001ab2:	462b      	mov	r3, r5
 8001ab4:	eb49 0303 	adc.w	r3, r9, r3
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	f04f 0200 	mov.w	r2, #0
 8001abe:	f04f 0300 	mov.w	r3, #0
 8001ac2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001ac6:	4629      	mov	r1, r5
 8001ac8:	024b      	lsls	r3, r1, #9
 8001aca:	4621      	mov	r1, r4
 8001acc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001ad0:	4621      	mov	r1, r4
 8001ad2:	024a      	lsls	r2, r1, #9
 8001ad4:	4610      	mov	r0, r2
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ada:	2200      	movs	r2, #0
 8001adc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001ade:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001ae0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001ae4:	f7fe fbcc 	bl	8000280 <__aeabi_uldivmod>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	460b      	mov	r3, r1
 8001aec:	4613      	mov	r3, r2
 8001aee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001af0:	e058      	b.n	8001ba4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001af2:	4b38      	ldr	r3, [pc, #224]	@ (8001bd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	099b      	lsrs	r3, r3, #6
 8001af8:	2200      	movs	r2, #0
 8001afa:	4618      	mov	r0, r3
 8001afc:	4611      	mov	r1, r2
 8001afe:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b02:	623b      	str	r3, [r7, #32]
 8001b04:	2300      	movs	r3, #0
 8001b06:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b08:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001b0c:	4642      	mov	r2, r8
 8001b0e:	464b      	mov	r3, r9
 8001b10:	f04f 0000 	mov.w	r0, #0
 8001b14:	f04f 0100 	mov.w	r1, #0
 8001b18:	0159      	lsls	r1, r3, #5
 8001b1a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b1e:	0150      	lsls	r0, r2, #5
 8001b20:	4602      	mov	r2, r0
 8001b22:	460b      	mov	r3, r1
 8001b24:	4641      	mov	r1, r8
 8001b26:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b2a:	4649      	mov	r1, r9
 8001b2c:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b30:	f04f 0200 	mov.w	r2, #0
 8001b34:	f04f 0300 	mov.w	r3, #0
 8001b38:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b3c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b40:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b44:	ebb2 040a 	subs.w	r4, r2, sl
 8001b48:	eb63 050b 	sbc.w	r5, r3, fp
 8001b4c:	f04f 0200 	mov.w	r2, #0
 8001b50:	f04f 0300 	mov.w	r3, #0
 8001b54:	00eb      	lsls	r3, r5, #3
 8001b56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b5a:	00e2      	lsls	r2, r4, #3
 8001b5c:	4614      	mov	r4, r2
 8001b5e:	461d      	mov	r5, r3
 8001b60:	4643      	mov	r3, r8
 8001b62:	18e3      	adds	r3, r4, r3
 8001b64:	603b      	str	r3, [r7, #0]
 8001b66:	464b      	mov	r3, r9
 8001b68:	eb45 0303 	adc.w	r3, r5, r3
 8001b6c:	607b      	str	r3, [r7, #4]
 8001b6e:	f04f 0200 	mov.w	r2, #0
 8001b72:	f04f 0300 	mov.w	r3, #0
 8001b76:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b7a:	4629      	mov	r1, r5
 8001b7c:	028b      	lsls	r3, r1, #10
 8001b7e:	4621      	mov	r1, r4
 8001b80:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b84:	4621      	mov	r1, r4
 8001b86:	028a      	lsls	r2, r1, #10
 8001b88:	4610      	mov	r0, r2
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b8e:	2200      	movs	r2, #0
 8001b90:	61bb      	str	r3, [r7, #24]
 8001b92:	61fa      	str	r2, [r7, #28]
 8001b94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b98:	f7fe fb72 	bl	8000280 <__aeabi_uldivmod>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd4 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	0c1b      	lsrs	r3, r3, #16
 8001baa:	f003 0303 	and.w	r3, r3, #3
 8001bae:	3301      	adds	r3, #1
 8001bb0:	005b      	lsls	r3, r3, #1
 8001bb2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001bb4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001bb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001bb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bbc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001bbe:	e002      	b.n	8001bc6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001bc0:	4b05      	ldr	r3, [pc, #20]	@ (8001bd8 <HAL_RCC_GetSysClockFreq+0x204>)
 8001bc2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001bc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3750      	adds	r7, #80	@ 0x50
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bd2:	bf00      	nop
 8001bd4:	40023800 	.word	0x40023800
 8001bd8:	00f42400 	.word	0x00f42400
 8001bdc:	007a1200 	.word	0x007a1200

08001be0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001be4:	4b03      	ldr	r3, [pc, #12]	@ (8001bf4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001be6:	681b      	ldr	r3, [r3, #0]
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr
 8001bf2:	bf00      	nop
 8001bf4:	20000000 	.word	0x20000000

08001bf8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001bfc:	f7ff fff0 	bl	8001be0 <HAL_RCC_GetHCLKFreq>
 8001c00:	4602      	mov	r2, r0
 8001c02:	4b05      	ldr	r3, [pc, #20]	@ (8001c18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	0a9b      	lsrs	r3, r3, #10
 8001c08:	f003 0307 	and.w	r3, r3, #7
 8001c0c:	4903      	ldr	r1, [pc, #12]	@ (8001c1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c0e:	5ccb      	ldrb	r3, [r1, r3]
 8001c10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	40023800 	.word	0x40023800
 8001c1c:	080053f8 	.word	0x080053f8

08001c20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c24:	f7ff ffdc 	bl	8001be0 <HAL_RCC_GetHCLKFreq>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	4b05      	ldr	r3, [pc, #20]	@ (8001c40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c2c:	689b      	ldr	r3, [r3, #8]
 8001c2e:	0b5b      	lsrs	r3, r3, #13
 8001c30:	f003 0307 	and.w	r3, r3, #7
 8001c34:	4903      	ldr	r1, [pc, #12]	@ (8001c44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c36:	5ccb      	ldrb	r3, [r1, r3]
 8001c38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40023800 	.word	0x40023800
 8001c44:	080053f8 	.word	0x080053f8

08001c48 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	220f      	movs	r2, #15
 8001c56:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c58:	4b12      	ldr	r3, [pc, #72]	@ (8001ca4 <HAL_RCC_GetClockConfig+0x5c>)
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f003 0203 	and.w	r2, r3, #3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c64:	4b0f      	ldr	r3, [pc, #60]	@ (8001ca4 <HAL_RCC_GetClockConfig+0x5c>)
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c70:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca4 <HAL_RCC_GetClockConfig+0x5c>)
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001c7c:	4b09      	ldr	r3, [pc, #36]	@ (8001ca4 <HAL_RCC_GetClockConfig+0x5c>)
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	08db      	lsrs	r3, r3, #3
 8001c82:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c8a:	4b07      	ldr	r3, [pc, #28]	@ (8001ca8 <HAL_RCC_GetClockConfig+0x60>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 0207 	and.w	r2, r3, #7
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	601a      	str	r2, [r3, #0]
}
 8001c96:	bf00      	nop
 8001c98:	370c      	adds	r7, #12
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop
 8001ca4:	40023800 	.word	0x40023800
 8001ca8:	40023c00 	.word	0x40023c00

08001cac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b082      	sub	sp, #8
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d101      	bne.n	8001cbe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e041      	b.n	8001d42 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d106      	bne.n	8001cd8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f000 f839 	bl	8001d4a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2202      	movs	r2, #2
 8001cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	3304      	adds	r3, #4
 8001ce8:	4619      	mov	r1, r3
 8001cea:	4610      	mov	r0, r2
 8001cec:	f000 f9b2 	bl	8002054 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2201      	movs	r2, #1
 8001d04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2201      	movs	r2, #1
 8001d14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2201      	movs	r2, #1
 8001d24:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2201      	movs	r2, #1
 8001d34:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2201      	movs	r2, #1
 8001d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d40:	2300      	movs	r3, #0
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	b083      	sub	sp, #12
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d52:	bf00      	nop
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
	...

08001d60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d001      	beq.n	8001d78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e044      	b.n	8001e02 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2202      	movs	r2, #2
 8001d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	68da      	ldr	r2, [r3, #12]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f042 0201 	orr.w	r2, r2, #1
 8001d8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a1e      	ldr	r2, [pc, #120]	@ (8001e10 <HAL_TIM_Base_Start_IT+0xb0>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d018      	beq.n	8001dcc <HAL_TIM_Base_Start_IT+0x6c>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001da2:	d013      	beq.n	8001dcc <HAL_TIM_Base_Start_IT+0x6c>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a1a      	ldr	r2, [pc, #104]	@ (8001e14 <HAL_TIM_Base_Start_IT+0xb4>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d00e      	beq.n	8001dcc <HAL_TIM_Base_Start_IT+0x6c>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a19      	ldr	r2, [pc, #100]	@ (8001e18 <HAL_TIM_Base_Start_IT+0xb8>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d009      	beq.n	8001dcc <HAL_TIM_Base_Start_IT+0x6c>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4a17      	ldr	r2, [pc, #92]	@ (8001e1c <HAL_TIM_Base_Start_IT+0xbc>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d004      	beq.n	8001dcc <HAL_TIM_Base_Start_IT+0x6c>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a16      	ldr	r2, [pc, #88]	@ (8001e20 <HAL_TIM_Base_Start_IT+0xc0>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d111      	bne.n	8001df0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f003 0307 	and.w	r3, r3, #7
 8001dd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2b06      	cmp	r3, #6
 8001ddc:	d010      	beq.n	8001e00 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f042 0201 	orr.w	r2, r2, #1
 8001dec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dee:	e007      	b.n	8001e00 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f042 0201 	orr.w	r2, r2, #1
 8001dfe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3714      	adds	r7, #20
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	40010000 	.word	0x40010000
 8001e14:	40000400 	.word	0x40000400
 8001e18:	40000800 	.word	0x40000800
 8001e1c:	40000c00 	.word	0x40000c00
 8001e20:	40014000 	.word	0x40014000

08001e24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	691b      	ldr	r3, [r3, #16]
 8001e3a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d020      	beq.n	8001e88 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	f003 0302 	and.w	r3, r3, #2
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d01b      	beq.n	8001e88 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f06f 0202 	mvn.w	r2, #2
 8001e58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	699b      	ldr	r3, [r3, #24]
 8001e66:	f003 0303 	and.w	r3, r3, #3
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d003      	beq.n	8001e76 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e6e:	6878      	ldr	r0, [r7, #4]
 8001e70:	f000 f8d2 	bl	8002018 <HAL_TIM_IC_CaptureCallback>
 8001e74:	e005      	b.n	8001e82 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e76:	6878      	ldr	r0, [r7, #4]
 8001e78:	f000 f8c4 	bl	8002004 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f000 f8d5 	bl	800202c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2200      	movs	r2, #0
 8001e86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	f003 0304 	and.w	r3, r3, #4
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d020      	beq.n	8001ed4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	f003 0304 	and.w	r3, r3, #4
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d01b      	beq.n	8001ed4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f06f 0204 	mvn.w	r2, #4
 8001ea4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2202      	movs	r2, #2
 8001eaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	699b      	ldr	r3, [r3, #24]
 8001eb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d003      	beq.n	8001ec2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f000 f8ac 	bl	8002018 <HAL_TIM_IC_CaptureCallback>
 8001ec0:	e005      	b.n	8001ece <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f000 f89e 	bl	8002004 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f000 f8af 	bl	800202c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	f003 0308 	and.w	r3, r3, #8
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d020      	beq.n	8001f20 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	f003 0308 	and.w	r3, r3, #8
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d01b      	beq.n	8001f20 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f06f 0208 	mvn.w	r2, #8
 8001ef0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2204      	movs	r2, #4
 8001ef6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	69db      	ldr	r3, [r3, #28]
 8001efe:	f003 0303 	and.w	r3, r3, #3
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d003      	beq.n	8001f0e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f06:	6878      	ldr	r0, [r7, #4]
 8001f08:	f000 f886 	bl	8002018 <HAL_TIM_IC_CaptureCallback>
 8001f0c:	e005      	b.n	8001f1a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f000 f878 	bl	8002004 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f14:	6878      	ldr	r0, [r7, #4]
 8001f16:	f000 f889 	bl	800202c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	f003 0310 	and.w	r3, r3, #16
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d020      	beq.n	8001f6c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	f003 0310 	and.w	r3, r3, #16
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d01b      	beq.n	8001f6c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f06f 0210 	mvn.w	r2, #16
 8001f3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2208      	movs	r2, #8
 8001f42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	69db      	ldr	r3, [r3, #28]
 8001f4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d003      	beq.n	8001f5a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f000 f860 	bl	8002018 <HAL_TIM_IC_CaptureCallback>
 8001f58:	e005      	b.n	8001f66 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 f852 	bl	8002004 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f000 f863 	bl	800202c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	f003 0301 	and.w	r3, r3, #1
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d00c      	beq.n	8001f90 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d007      	beq.n	8001f90 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f06f 0201 	mvn.w	r2, #1
 8001f88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f7fe fd1a 	bl	80009c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d00c      	beq.n	8001fb4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d007      	beq.n	8001fb4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001fac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f000 f8e0 	bl	8002174 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d00c      	beq.n	8001fd8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d007      	beq.n	8001fd8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001fd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001fd2:	6878      	ldr	r0, [r7, #4]
 8001fd4:	f000 f834 	bl	8002040 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	f003 0320 	and.w	r3, r3, #32
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d00c      	beq.n	8001ffc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	f003 0320 	and.w	r3, r3, #32
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d007      	beq.n	8001ffc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f06f 0220 	mvn.w	r2, #32
 8001ff4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f000 f8b2 	bl	8002160 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ffc:	bf00      	nop
 8001ffe:	3710      	adds	r7, #16
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}

08002004 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800200c:	bf00      	nop
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002020:	bf00      	nop
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202a:	4770      	bx	lr

0800202c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002048:	bf00      	nop
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002052:	4770      	bx	lr

08002054 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002054:	b480      	push	{r7}
 8002056:	b085      	sub	sp, #20
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
 800205c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	4a37      	ldr	r2, [pc, #220]	@ (8002144 <TIM_Base_SetConfig+0xf0>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d00f      	beq.n	800208c <TIM_Base_SetConfig+0x38>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002072:	d00b      	beq.n	800208c <TIM_Base_SetConfig+0x38>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	4a34      	ldr	r2, [pc, #208]	@ (8002148 <TIM_Base_SetConfig+0xf4>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d007      	beq.n	800208c <TIM_Base_SetConfig+0x38>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	4a33      	ldr	r2, [pc, #204]	@ (800214c <TIM_Base_SetConfig+0xf8>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d003      	beq.n	800208c <TIM_Base_SetConfig+0x38>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	4a32      	ldr	r2, [pc, #200]	@ (8002150 <TIM_Base_SetConfig+0xfc>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d108      	bne.n	800209e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002092:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	4313      	orrs	r3, r2
 800209c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4a28      	ldr	r2, [pc, #160]	@ (8002144 <TIM_Base_SetConfig+0xf0>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d01b      	beq.n	80020de <TIM_Base_SetConfig+0x8a>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020ac:	d017      	beq.n	80020de <TIM_Base_SetConfig+0x8a>
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4a25      	ldr	r2, [pc, #148]	@ (8002148 <TIM_Base_SetConfig+0xf4>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d013      	beq.n	80020de <TIM_Base_SetConfig+0x8a>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a24      	ldr	r2, [pc, #144]	@ (800214c <TIM_Base_SetConfig+0xf8>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d00f      	beq.n	80020de <TIM_Base_SetConfig+0x8a>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	4a23      	ldr	r2, [pc, #140]	@ (8002150 <TIM_Base_SetConfig+0xfc>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d00b      	beq.n	80020de <TIM_Base_SetConfig+0x8a>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4a22      	ldr	r2, [pc, #136]	@ (8002154 <TIM_Base_SetConfig+0x100>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d007      	beq.n	80020de <TIM_Base_SetConfig+0x8a>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	4a21      	ldr	r2, [pc, #132]	@ (8002158 <TIM_Base_SetConfig+0x104>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d003      	beq.n	80020de <TIM_Base_SetConfig+0x8a>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	4a20      	ldr	r2, [pc, #128]	@ (800215c <TIM_Base_SetConfig+0x108>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d108      	bne.n	80020f0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	68db      	ldr	r3, [r3, #12]
 80020ea:	68fa      	ldr	r2, [r7, #12]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	695b      	ldr	r3, [r3, #20]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020fe:	683b      	ldr	r3, [r7, #0]
 8002100:	689a      	ldr	r2, [r3, #8]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a0c      	ldr	r2, [pc, #48]	@ (8002144 <TIM_Base_SetConfig+0xf0>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d103      	bne.n	800211e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	691a      	ldr	r2, [r3, #16]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f043 0204 	orr.w	r2, r3, #4
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2201      	movs	r2, #1
 800212e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	68fa      	ldr	r2, [r7, #12]
 8002134:	601a      	str	r2, [r3, #0]
}
 8002136:	bf00      	nop
 8002138:	3714      	adds	r7, #20
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
 8002142:	bf00      	nop
 8002144:	40010000 	.word	0x40010000
 8002148:	40000400 	.word	0x40000400
 800214c:	40000800 	.word	0x40000800
 8002150:	40000c00 	.word	0x40000c00
 8002154:	40014000 	.word	0x40014000
 8002158:	40014400 	.word	0x40014400
 800215c:	40014800 	.word	0x40014800

08002160 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002168:	bf00      	nop
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr

08002174 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800217c:	bf00      	nop
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d101      	bne.n	800219a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	e042      	b.n	8002220 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d106      	bne.n	80021b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2200      	movs	r2, #0
 80021aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f7fe fc4c 	bl	8000a4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2224      	movs	r2, #36	@ 0x24
 80021b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	68da      	ldr	r2, [r3, #12]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80021ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f000 f82b 	bl	8002228 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	691a      	ldr	r2, [r3, #16]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80021e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	695a      	ldr	r2, [r3, #20]
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80021f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	68da      	ldr	r2, [r3, #12]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002200:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2200      	movs	r2, #0
 8002206:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2220      	movs	r2, #32
 800220c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2220      	movs	r2, #32
 8002214:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800221e:	2300      	movs	r3, #0
}
 8002220:	4618      	mov	r0, r3
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}

08002228 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002228:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800222c:	b0c0      	sub	sp, #256	@ 0x100
 800222e:	af00      	add	r7, sp, #0
 8002230:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002234:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	691b      	ldr	r3, [r3, #16]
 800223c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002244:	68d9      	ldr	r1, [r3, #12]
 8002246:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	ea40 0301 	orr.w	r3, r0, r1
 8002250:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002256:	689a      	ldr	r2, [r3, #8]
 8002258:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	431a      	orrs	r2, r3
 8002260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002264:	695b      	ldr	r3, [r3, #20]
 8002266:	431a      	orrs	r2, r3
 8002268:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800226c:	69db      	ldr	r3, [r3, #28]
 800226e:	4313      	orrs	r3, r2
 8002270:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002280:	f021 010c 	bic.w	r1, r1, #12
 8002284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800228e:	430b      	orrs	r3, r1
 8002290:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	695b      	ldr	r3, [r3, #20]
 800229a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800229e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022a2:	6999      	ldr	r1, [r3, #24]
 80022a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	ea40 0301 	orr.w	r3, r0, r1
 80022ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80022b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	4b8f      	ldr	r3, [pc, #572]	@ (80024f4 <UART_SetConfig+0x2cc>)
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d005      	beq.n	80022c8 <UART_SetConfig+0xa0>
 80022bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	4b8d      	ldr	r3, [pc, #564]	@ (80024f8 <UART_SetConfig+0x2d0>)
 80022c4:	429a      	cmp	r2, r3
 80022c6:	d104      	bne.n	80022d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80022c8:	f7ff fcaa 	bl	8001c20 <HAL_RCC_GetPCLK2Freq>
 80022cc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80022d0:	e003      	b.n	80022da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80022d2:	f7ff fc91 	bl	8001bf8 <HAL_RCC_GetPCLK1Freq>
 80022d6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80022da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022de:	69db      	ldr	r3, [r3, #28]
 80022e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80022e4:	f040 810c 	bne.w	8002500 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80022e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80022ec:	2200      	movs	r2, #0
 80022ee:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80022f2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80022f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80022fa:	4622      	mov	r2, r4
 80022fc:	462b      	mov	r3, r5
 80022fe:	1891      	adds	r1, r2, r2
 8002300:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002302:	415b      	adcs	r3, r3
 8002304:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002306:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800230a:	4621      	mov	r1, r4
 800230c:	eb12 0801 	adds.w	r8, r2, r1
 8002310:	4629      	mov	r1, r5
 8002312:	eb43 0901 	adc.w	r9, r3, r1
 8002316:	f04f 0200 	mov.w	r2, #0
 800231a:	f04f 0300 	mov.w	r3, #0
 800231e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002322:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002326:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800232a:	4690      	mov	r8, r2
 800232c:	4699      	mov	r9, r3
 800232e:	4623      	mov	r3, r4
 8002330:	eb18 0303 	adds.w	r3, r8, r3
 8002334:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002338:	462b      	mov	r3, r5
 800233a:	eb49 0303 	adc.w	r3, r9, r3
 800233e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800234e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002352:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002356:	460b      	mov	r3, r1
 8002358:	18db      	adds	r3, r3, r3
 800235a:	653b      	str	r3, [r7, #80]	@ 0x50
 800235c:	4613      	mov	r3, r2
 800235e:	eb42 0303 	adc.w	r3, r2, r3
 8002362:	657b      	str	r3, [r7, #84]	@ 0x54
 8002364:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002368:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800236c:	f7fd ff88 	bl	8000280 <__aeabi_uldivmod>
 8002370:	4602      	mov	r2, r0
 8002372:	460b      	mov	r3, r1
 8002374:	4b61      	ldr	r3, [pc, #388]	@ (80024fc <UART_SetConfig+0x2d4>)
 8002376:	fba3 2302 	umull	r2, r3, r3, r2
 800237a:	095b      	lsrs	r3, r3, #5
 800237c:	011c      	lsls	r4, r3, #4
 800237e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002382:	2200      	movs	r2, #0
 8002384:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002388:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800238c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002390:	4642      	mov	r2, r8
 8002392:	464b      	mov	r3, r9
 8002394:	1891      	adds	r1, r2, r2
 8002396:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002398:	415b      	adcs	r3, r3
 800239a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800239c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80023a0:	4641      	mov	r1, r8
 80023a2:	eb12 0a01 	adds.w	sl, r2, r1
 80023a6:	4649      	mov	r1, r9
 80023a8:	eb43 0b01 	adc.w	fp, r3, r1
 80023ac:	f04f 0200 	mov.w	r2, #0
 80023b0:	f04f 0300 	mov.w	r3, #0
 80023b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80023b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80023bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80023c0:	4692      	mov	sl, r2
 80023c2:	469b      	mov	fp, r3
 80023c4:	4643      	mov	r3, r8
 80023c6:	eb1a 0303 	adds.w	r3, sl, r3
 80023ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80023ce:	464b      	mov	r3, r9
 80023d0:	eb4b 0303 	adc.w	r3, fp, r3
 80023d4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80023d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	2200      	movs	r2, #0
 80023e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80023e4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80023e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80023ec:	460b      	mov	r3, r1
 80023ee:	18db      	adds	r3, r3, r3
 80023f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80023f2:	4613      	mov	r3, r2
 80023f4:	eb42 0303 	adc.w	r3, r2, r3
 80023f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80023fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80023fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002402:	f7fd ff3d 	bl	8000280 <__aeabi_uldivmod>
 8002406:	4602      	mov	r2, r0
 8002408:	460b      	mov	r3, r1
 800240a:	4611      	mov	r1, r2
 800240c:	4b3b      	ldr	r3, [pc, #236]	@ (80024fc <UART_SetConfig+0x2d4>)
 800240e:	fba3 2301 	umull	r2, r3, r3, r1
 8002412:	095b      	lsrs	r3, r3, #5
 8002414:	2264      	movs	r2, #100	@ 0x64
 8002416:	fb02 f303 	mul.w	r3, r2, r3
 800241a:	1acb      	subs	r3, r1, r3
 800241c:	00db      	lsls	r3, r3, #3
 800241e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002422:	4b36      	ldr	r3, [pc, #216]	@ (80024fc <UART_SetConfig+0x2d4>)
 8002424:	fba3 2302 	umull	r2, r3, r3, r2
 8002428:	095b      	lsrs	r3, r3, #5
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002430:	441c      	add	r4, r3
 8002432:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002436:	2200      	movs	r2, #0
 8002438:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800243c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002440:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002444:	4642      	mov	r2, r8
 8002446:	464b      	mov	r3, r9
 8002448:	1891      	adds	r1, r2, r2
 800244a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800244c:	415b      	adcs	r3, r3
 800244e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002450:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002454:	4641      	mov	r1, r8
 8002456:	1851      	adds	r1, r2, r1
 8002458:	6339      	str	r1, [r7, #48]	@ 0x30
 800245a:	4649      	mov	r1, r9
 800245c:	414b      	adcs	r3, r1
 800245e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002460:	f04f 0200 	mov.w	r2, #0
 8002464:	f04f 0300 	mov.w	r3, #0
 8002468:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800246c:	4659      	mov	r1, fp
 800246e:	00cb      	lsls	r3, r1, #3
 8002470:	4651      	mov	r1, sl
 8002472:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002476:	4651      	mov	r1, sl
 8002478:	00ca      	lsls	r2, r1, #3
 800247a:	4610      	mov	r0, r2
 800247c:	4619      	mov	r1, r3
 800247e:	4603      	mov	r3, r0
 8002480:	4642      	mov	r2, r8
 8002482:	189b      	adds	r3, r3, r2
 8002484:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002488:	464b      	mov	r3, r9
 800248a:	460a      	mov	r2, r1
 800248c:	eb42 0303 	adc.w	r3, r2, r3
 8002490:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	2200      	movs	r2, #0
 800249c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80024a0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80024a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80024a8:	460b      	mov	r3, r1
 80024aa:	18db      	adds	r3, r3, r3
 80024ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80024ae:	4613      	mov	r3, r2
 80024b0:	eb42 0303 	adc.w	r3, r2, r3
 80024b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80024ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80024be:	f7fd fedf 	bl	8000280 <__aeabi_uldivmod>
 80024c2:	4602      	mov	r2, r0
 80024c4:	460b      	mov	r3, r1
 80024c6:	4b0d      	ldr	r3, [pc, #52]	@ (80024fc <UART_SetConfig+0x2d4>)
 80024c8:	fba3 1302 	umull	r1, r3, r3, r2
 80024cc:	095b      	lsrs	r3, r3, #5
 80024ce:	2164      	movs	r1, #100	@ 0x64
 80024d0:	fb01 f303 	mul.w	r3, r1, r3
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	00db      	lsls	r3, r3, #3
 80024d8:	3332      	adds	r3, #50	@ 0x32
 80024da:	4a08      	ldr	r2, [pc, #32]	@ (80024fc <UART_SetConfig+0x2d4>)
 80024dc:	fba2 2303 	umull	r2, r3, r2, r3
 80024e0:	095b      	lsrs	r3, r3, #5
 80024e2:	f003 0207 	and.w	r2, r3, #7
 80024e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4422      	add	r2, r4
 80024ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80024f0:	e106      	b.n	8002700 <UART_SetConfig+0x4d8>
 80024f2:	bf00      	nop
 80024f4:	40011000 	.word	0x40011000
 80024f8:	40011400 	.word	0x40011400
 80024fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002500:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002504:	2200      	movs	r2, #0
 8002506:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800250a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800250e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002512:	4642      	mov	r2, r8
 8002514:	464b      	mov	r3, r9
 8002516:	1891      	adds	r1, r2, r2
 8002518:	6239      	str	r1, [r7, #32]
 800251a:	415b      	adcs	r3, r3
 800251c:	627b      	str	r3, [r7, #36]	@ 0x24
 800251e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002522:	4641      	mov	r1, r8
 8002524:	1854      	adds	r4, r2, r1
 8002526:	4649      	mov	r1, r9
 8002528:	eb43 0501 	adc.w	r5, r3, r1
 800252c:	f04f 0200 	mov.w	r2, #0
 8002530:	f04f 0300 	mov.w	r3, #0
 8002534:	00eb      	lsls	r3, r5, #3
 8002536:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800253a:	00e2      	lsls	r2, r4, #3
 800253c:	4614      	mov	r4, r2
 800253e:	461d      	mov	r5, r3
 8002540:	4643      	mov	r3, r8
 8002542:	18e3      	adds	r3, r4, r3
 8002544:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002548:	464b      	mov	r3, r9
 800254a:	eb45 0303 	adc.w	r3, r5, r3
 800254e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002552:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800255e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002562:	f04f 0200 	mov.w	r2, #0
 8002566:	f04f 0300 	mov.w	r3, #0
 800256a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800256e:	4629      	mov	r1, r5
 8002570:	008b      	lsls	r3, r1, #2
 8002572:	4621      	mov	r1, r4
 8002574:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002578:	4621      	mov	r1, r4
 800257a:	008a      	lsls	r2, r1, #2
 800257c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002580:	f7fd fe7e 	bl	8000280 <__aeabi_uldivmod>
 8002584:	4602      	mov	r2, r0
 8002586:	460b      	mov	r3, r1
 8002588:	4b60      	ldr	r3, [pc, #384]	@ (800270c <UART_SetConfig+0x4e4>)
 800258a:	fba3 2302 	umull	r2, r3, r3, r2
 800258e:	095b      	lsrs	r3, r3, #5
 8002590:	011c      	lsls	r4, r3, #4
 8002592:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002596:	2200      	movs	r2, #0
 8002598:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800259c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80025a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80025a4:	4642      	mov	r2, r8
 80025a6:	464b      	mov	r3, r9
 80025a8:	1891      	adds	r1, r2, r2
 80025aa:	61b9      	str	r1, [r7, #24]
 80025ac:	415b      	adcs	r3, r3
 80025ae:	61fb      	str	r3, [r7, #28]
 80025b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80025b4:	4641      	mov	r1, r8
 80025b6:	1851      	adds	r1, r2, r1
 80025b8:	6139      	str	r1, [r7, #16]
 80025ba:	4649      	mov	r1, r9
 80025bc:	414b      	adcs	r3, r1
 80025be:	617b      	str	r3, [r7, #20]
 80025c0:	f04f 0200 	mov.w	r2, #0
 80025c4:	f04f 0300 	mov.w	r3, #0
 80025c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80025cc:	4659      	mov	r1, fp
 80025ce:	00cb      	lsls	r3, r1, #3
 80025d0:	4651      	mov	r1, sl
 80025d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80025d6:	4651      	mov	r1, sl
 80025d8:	00ca      	lsls	r2, r1, #3
 80025da:	4610      	mov	r0, r2
 80025dc:	4619      	mov	r1, r3
 80025de:	4603      	mov	r3, r0
 80025e0:	4642      	mov	r2, r8
 80025e2:	189b      	adds	r3, r3, r2
 80025e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80025e8:	464b      	mov	r3, r9
 80025ea:	460a      	mov	r2, r1
 80025ec:	eb42 0303 	adc.w	r3, r2, r3
 80025f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80025f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80025fe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002600:	f04f 0200 	mov.w	r2, #0
 8002604:	f04f 0300 	mov.w	r3, #0
 8002608:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800260c:	4649      	mov	r1, r9
 800260e:	008b      	lsls	r3, r1, #2
 8002610:	4641      	mov	r1, r8
 8002612:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002616:	4641      	mov	r1, r8
 8002618:	008a      	lsls	r2, r1, #2
 800261a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800261e:	f7fd fe2f 	bl	8000280 <__aeabi_uldivmod>
 8002622:	4602      	mov	r2, r0
 8002624:	460b      	mov	r3, r1
 8002626:	4611      	mov	r1, r2
 8002628:	4b38      	ldr	r3, [pc, #224]	@ (800270c <UART_SetConfig+0x4e4>)
 800262a:	fba3 2301 	umull	r2, r3, r3, r1
 800262e:	095b      	lsrs	r3, r3, #5
 8002630:	2264      	movs	r2, #100	@ 0x64
 8002632:	fb02 f303 	mul.w	r3, r2, r3
 8002636:	1acb      	subs	r3, r1, r3
 8002638:	011b      	lsls	r3, r3, #4
 800263a:	3332      	adds	r3, #50	@ 0x32
 800263c:	4a33      	ldr	r2, [pc, #204]	@ (800270c <UART_SetConfig+0x4e4>)
 800263e:	fba2 2303 	umull	r2, r3, r2, r3
 8002642:	095b      	lsrs	r3, r3, #5
 8002644:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002648:	441c      	add	r4, r3
 800264a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800264e:	2200      	movs	r2, #0
 8002650:	673b      	str	r3, [r7, #112]	@ 0x70
 8002652:	677a      	str	r2, [r7, #116]	@ 0x74
 8002654:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002658:	4642      	mov	r2, r8
 800265a:	464b      	mov	r3, r9
 800265c:	1891      	adds	r1, r2, r2
 800265e:	60b9      	str	r1, [r7, #8]
 8002660:	415b      	adcs	r3, r3
 8002662:	60fb      	str	r3, [r7, #12]
 8002664:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002668:	4641      	mov	r1, r8
 800266a:	1851      	adds	r1, r2, r1
 800266c:	6039      	str	r1, [r7, #0]
 800266e:	4649      	mov	r1, r9
 8002670:	414b      	adcs	r3, r1
 8002672:	607b      	str	r3, [r7, #4]
 8002674:	f04f 0200 	mov.w	r2, #0
 8002678:	f04f 0300 	mov.w	r3, #0
 800267c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002680:	4659      	mov	r1, fp
 8002682:	00cb      	lsls	r3, r1, #3
 8002684:	4651      	mov	r1, sl
 8002686:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800268a:	4651      	mov	r1, sl
 800268c:	00ca      	lsls	r2, r1, #3
 800268e:	4610      	mov	r0, r2
 8002690:	4619      	mov	r1, r3
 8002692:	4603      	mov	r3, r0
 8002694:	4642      	mov	r2, r8
 8002696:	189b      	adds	r3, r3, r2
 8002698:	66bb      	str	r3, [r7, #104]	@ 0x68
 800269a:	464b      	mov	r3, r9
 800269c:	460a      	mov	r2, r1
 800269e:	eb42 0303 	adc.w	r3, r2, r3
 80026a2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80026a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80026ae:	667a      	str	r2, [r7, #100]	@ 0x64
 80026b0:	f04f 0200 	mov.w	r2, #0
 80026b4:	f04f 0300 	mov.w	r3, #0
 80026b8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80026bc:	4649      	mov	r1, r9
 80026be:	008b      	lsls	r3, r1, #2
 80026c0:	4641      	mov	r1, r8
 80026c2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80026c6:	4641      	mov	r1, r8
 80026c8:	008a      	lsls	r2, r1, #2
 80026ca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80026ce:	f7fd fdd7 	bl	8000280 <__aeabi_uldivmod>
 80026d2:	4602      	mov	r2, r0
 80026d4:	460b      	mov	r3, r1
 80026d6:	4b0d      	ldr	r3, [pc, #52]	@ (800270c <UART_SetConfig+0x4e4>)
 80026d8:	fba3 1302 	umull	r1, r3, r3, r2
 80026dc:	095b      	lsrs	r3, r3, #5
 80026de:	2164      	movs	r1, #100	@ 0x64
 80026e0:	fb01 f303 	mul.w	r3, r1, r3
 80026e4:	1ad3      	subs	r3, r2, r3
 80026e6:	011b      	lsls	r3, r3, #4
 80026e8:	3332      	adds	r3, #50	@ 0x32
 80026ea:	4a08      	ldr	r2, [pc, #32]	@ (800270c <UART_SetConfig+0x4e4>)
 80026ec:	fba2 2303 	umull	r2, r3, r2, r3
 80026f0:	095b      	lsrs	r3, r3, #5
 80026f2:	f003 020f 	and.w	r2, r3, #15
 80026f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4422      	add	r2, r4
 80026fe:	609a      	str	r2, [r3, #8]
}
 8002700:	bf00      	nop
 8002702:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002706:	46bd      	mov	sp, r7
 8002708:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800270c:	51eb851f 	.word	0x51eb851f

08002710 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002710:	b480      	push	{r7}
 8002712:	b085      	sub	sp, #20
 8002714:	af00      	add	r7, sp, #0
 8002716:	4603      	mov	r3, r0
 8002718:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800271a:	2300      	movs	r3, #0
 800271c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800271e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002722:	2b84      	cmp	r3, #132	@ 0x84
 8002724:	d005      	beq.n	8002732 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002726:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	4413      	add	r3, r2
 800272e:	3303      	adds	r3, #3
 8002730:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002732:	68fb      	ldr	r3, [r7, #12]
}
 8002734:	4618      	mov	r0, r3
 8002736:	3714      	adds	r7, #20
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002746:	f3ef 8305 	mrs	r3, IPSR
 800274a:	607b      	str	r3, [r7, #4]
  return(result);
 800274c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800274e:	2b00      	cmp	r3, #0
 8002750:	bf14      	ite	ne
 8002752:	2301      	movne	r3, #1
 8002754:	2300      	moveq	r3, #0
 8002756:	b2db      	uxtb	r3, r3
}
 8002758:	4618      	mov	r0, r3
 800275a:	370c      	adds	r7, #12
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr

08002764 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002768:	f000 fe04 	bl	8003374 <vTaskStartScheduler>
  
  return osOK;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	bd80      	pop	{r7, pc}

08002772 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8002776:	f7ff ffe3 	bl	8002740 <inHandlerMode>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d003      	beq.n	8002788 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8002780:	f000 ff1e 	bl	80035c0 <xTaskGetTickCountFromISR>
 8002784:	4603      	mov	r3, r0
 8002786:	e002      	b.n	800278e <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8002788:	f000 ff0a 	bl	80035a0 <xTaskGetTickCount>
 800278c:	4603      	mov	r3, r0
  }
}
 800278e:	4618      	mov	r0, r3
 8002790:	bd80      	pop	{r7, pc}

08002792 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002792:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002794:	b089      	sub	sp, #36	@ 0x24
 8002796:	af04      	add	r7, sp, #16
 8002798:	6078      	str	r0, [r7, #4]
 800279a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	695b      	ldr	r3, [r3, #20]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d020      	beq.n	80027e6 <osThreadCreate+0x54>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	699b      	ldr	r3, [r3, #24]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d01c      	beq.n	80027e6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685c      	ldr	r4, [r3, #4]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	691e      	ldr	r6, [r3, #16]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff ffa6 	bl	8002710 <makeFreeRtosPriority>
 80027c4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	695b      	ldr	r3, [r3, #20]
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80027ce:	9202      	str	r2, [sp, #8]
 80027d0:	9301      	str	r3, [sp, #4]
 80027d2:	9100      	str	r1, [sp, #0]
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	4632      	mov	r2, r6
 80027d8:	4629      	mov	r1, r5
 80027da:	4620      	mov	r0, r4
 80027dc:	f000 f93e 	bl	8002a5c <xTaskCreateStatic>
 80027e0:	4603      	mov	r3, r0
 80027e2:	60fb      	str	r3, [r7, #12]
 80027e4:	e01c      	b.n	8002820 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685c      	ldr	r4, [r3, #4]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80027f2:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff ff88 	bl	8002710 <makeFreeRtosPriority>
 8002800:	4602      	mov	r2, r0
 8002802:	f107 030c 	add.w	r3, r7, #12
 8002806:	9301      	str	r3, [sp, #4]
 8002808:	9200      	str	r2, [sp, #0]
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	4632      	mov	r2, r6
 800280e:	4629      	mov	r1, r5
 8002810:	4620      	mov	r0, r4
 8002812:	f000 f983 	bl	8002b1c <xTaskCreate>
 8002816:	4603      	mov	r3, r0
 8002818:	2b01      	cmp	r3, #1
 800281a:	d001      	beq.n	8002820 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800281c:	2300      	movs	r3, #0
 800281e:	e000      	b.n	8002822 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002820:	68fb      	ldr	r3, [r7, #12]
}
 8002822:	4618      	mov	r0, r3
 8002824:	3714      	adds	r7, #20
 8002826:	46bd      	mov	sp, r7
 8002828:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800282a <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 800282a:	b580      	push	{r7, lr}
 800282c:	b082      	sub	sp, #8
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 fac2 	bl	8002dbc <vTaskDelete>
  return osOK;
 8002838:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 800283a:	4618      	mov	r0, r3
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002842:	b580      	push	{r7, lr}
 8002844:	b084      	sub	sp, #16
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d001      	beq.n	8002858 <osDelay+0x16>
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	e000      	b.n	800285a <osDelay+0x18>
 8002858:	2301      	movs	r3, #1
 800285a:	4618      	mov	r0, r3
 800285c:	f000 fbbe 	bl	8002fdc <vTaskDelay>
  
  return osOK;
 8002860:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002862:	4618      	mov	r0, r3
 8002864:	3710      	adds	r7, #16
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <osThreadSuspend>:
* @brief  Suspend execution of a thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadSuspend (osThreadId thread_id)
{
 800286a:	b580      	push	{r7, lr}
 800286c:	b082      	sub	sp, #8
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)
    vTaskSuspend(thread_id);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f000 fbe8 	bl	8003048 <vTaskSuspend>
  
  return osOK;
 8002878:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
	...

08002884 <osThreadResume>:
* @brief  Resume execution of a suspended thread.
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osThreadResume (osThreadId thread_id)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskSuspend == 1)  
  if(inHandlerMode())
 800288c:	f7ff ff58 	bl	8002740 <inHandlerMode>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00e      	beq.n	80028b4 <osThreadResume+0x30>
  {
    if (xTaskResumeFromISR(thread_id) == pdTRUE)
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f000 fcfa 	bl	8003290 <xTaskResumeFromISR>
 800289c:	4603      	mov	r3, r0
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d10b      	bne.n	80028ba <osThreadResume+0x36>
    {
      portYIELD_FROM_ISR(pdTRUE);
 80028a2:	4b08      	ldr	r3, [pc, #32]	@ (80028c4 <osThreadResume+0x40>)
 80028a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80028a8:	601a      	str	r2, [r3, #0]
 80028aa:	f3bf 8f4f 	dsb	sy
 80028ae:	f3bf 8f6f 	isb	sy
 80028b2:	e002      	b.n	80028ba <osThreadResume+0x36>
    }
  }
  else
  {
    vTaskResume(thread_id);
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f000 fc8d 	bl	80031d4 <vTaskResume>
  }
  return osOK;
 80028ba:	2300      	movs	r3, #0
#else
  return osErrorResource;
#endif
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3708      	adds	r7, #8
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	e000ed04 	.word	0xe000ed04

080028c8 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	6039      	str	r1, [r7, #0]
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	60fb      	str	r3, [r7, #12]
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <osDelayUntil+0x18>
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	e000      	b.n	80028e2 <osDelayUntil+0x1a>
 80028e0:	2301      	movs	r3, #1
 80028e2:	4619      	mov	r1, r3
 80028e4:	6878      	ldr	r0, [r7, #4]
 80028e6:	f000 faf9 	bl	8002edc <vTaskDelayUntil>
  
  return osOK;
 80028ea:	2300      	movs	r3, #0
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3710      	adds	r7, #16
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f103 0208 	add.w	r2, r3, #8
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f04f 32ff 	mov.w	r2, #4294967295
 800290c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f103 0208 	add.w	r2, r3, #8
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f103 0208 	add.w	r2, r3, #8
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2200      	movs	r2, #0
 8002926:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002928:	bf00      	nop
 800292a:	370c      	adds	r7, #12
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002942:	bf00      	nop
 8002944:	370c      	adds	r7, #12
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr

0800294e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800294e:	b480      	push	{r7}
 8002950:	b085      	sub	sp, #20
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
 8002956:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	68fa      	ldr	r2, [r7, #12]
 8002962:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	689a      	ldr	r2, [r3, #8]
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	683a      	ldr	r2, [r7, #0]
 8002972:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	683a      	ldr	r2, [r7, #0]
 8002978:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	1c5a      	adds	r2, r3, #1
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	601a      	str	r2, [r3, #0]
}
 800298a:	bf00      	nop
 800298c:	3714      	adds	r7, #20
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002996:	b480      	push	{r7}
 8002998:	b085      	sub	sp, #20
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
 800299e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029ac:	d103      	bne.n	80029b6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	691b      	ldr	r3, [r3, #16]
 80029b2:	60fb      	str	r3, [r7, #12]
 80029b4:	e00c      	b.n	80029d0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	3308      	adds	r3, #8
 80029ba:	60fb      	str	r3, [r7, #12]
 80029bc:	e002      	b.n	80029c4 <vListInsert+0x2e>
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	60fb      	str	r3, [r7, #12]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	68ba      	ldr	r2, [r7, #8]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d2f6      	bcs.n	80029be <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	685a      	ldr	r2, [r3, #4]
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	683a      	ldr	r2, [r7, #0]
 80029de:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	68fa      	ldr	r2, [r7, #12]
 80029e4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	683a      	ldr	r2, [r7, #0]
 80029ea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	1c5a      	adds	r2, r3, #1
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	601a      	str	r2, [r3, #0]
}
 80029fc:	bf00      	nop
 80029fe:	3714      	adds	r7, #20
 8002a00:	46bd      	mov	sp, r7
 8002a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a06:	4770      	bx	lr

08002a08 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	691b      	ldr	r3, [r3, #16]
 8002a14:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	6892      	ldr	r2, [r2, #8]
 8002a1e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	687a      	ldr	r2, [r7, #4]
 8002a26:	6852      	ldr	r2, [r2, #4]
 8002a28:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	687a      	ldr	r2, [r7, #4]
 8002a30:	429a      	cmp	r2, r3
 8002a32:	d103      	bne.n	8002a3c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	689a      	ldr	r2, [r3, #8]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	1e5a      	subs	r2, r3, #1
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
}
 8002a50:	4618      	mov	r0, r3
 8002a52:	3714      	adds	r7, #20
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b08e      	sub	sp, #56	@ 0x38
 8002a60:	af04      	add	r7, sp, #16
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
 8002a68:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002a6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d10b      	bne.n	8002a88 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a74:	f383 8811 	msr	BASEPRI, r3
 8002a78:	f3bf 8f6f 	isb	sy
 8002a7c:	f3bf 8f4f 	dsb	sy
 8002a80:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002a82:	bf00      	nop
 8002a84:	bf00      	nop
 8002a86:	e7fd      	b.n	8002a84 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d10b      	bne.n	8002aa6 <xTaskCreateStatic+0x4a>
	__asm volatile
 8002a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a92:	f383 8811 	msr	BASEPRI, r3
 8002a96:	f3bf 8f6f 	isb	sy
 8002a9a:	f3bf 8f4f 	dsb	sy
 8002a9e:	61fb      	str	r3, [r7, #28]
}
 8002aa0:	bf00      	nop
 8002aa2:	bf00      	nop
 8002aa4:	e7fd      	b.n	8002aa2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002aa6:	23a0      	movs	r3, #160	@ 0xa0
 8002aa8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	2ba0      	cmp	r3, #160	@ 0xa0
 8002aae:	d00b      	beq.n	8002ac8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8002ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ab4:	f383 8811 	msr	BASEPRI, r3
 8002ab8:	f3bf 8f6f 	isb	sy
 8002abc:	f3bf 8f4f 	dsb	sy
 8002ac0:	61bb      	str	r3, [r7, #24]
}
 8002ac2:	bf00      	nop
 8002ac4:	bf00      	nop
 8002ac6:	e7fd      	b.n	8002ac4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002ac8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d01e      	beq.n	8002b0e <xTaskCreateStatic+0xb2>
 8002ad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d01b      	beq.n	8002b0e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002ad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ad8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002adc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002ade:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae2:	2202      	movs	r2, #2
 8002ae4:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002ae8:	2300      	movs	r3, #0
 8002aea:	9303      	str	r3, [sp, #12]
 8002aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aee:	9302      	str	r3, [sp, #8]
 8002af0:	f107 0314 	add.w	r3, r7, #20
 8002af4:	9301      	str	r3, [sp, #4]
 8002af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002af8:	9300      	str	r3, [sp, #0]
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	68b9      	ldr	r1, [r7, #8]
 8002b00:	68f8      	ldr	r0, [r7, #12]
 8002b02:	f000 f851 	bl	8002ba8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002b06:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002b08:	f000 f8ee 	bl	8002ce8 <prvAddNewTaskToReadyList>
 8002b0c:	e001      	b.n	8002b12 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002b12:	697b      	ldr	r3, [r7, #20]
	}
 8002b14:	4618      	mov	r0, r3
 8002b16:	3728      	adds	r7, #40	@ 0x28
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b08c      	sub	sp, #48	@ 0x30
 8002b20:	af04      	add	r7, sp, #16
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	60b9      	str	r1, [r7, #8]
 8002b26:	603b      	str	r3, [r7, #0]
 8002b28:	4613      	mov	r3, r2
 8002b2a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002b2c:	88fb      	ldrh	r3, [r7, #6]
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	4618      	mov	r0, r3
 8002b32:	f001 fa0b 	bl	8003f4c <pvPortMalloc>
 8002b36:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d00e      	beq.n	8002b5c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002b3e:	20a0      	movs	r0, #160	@ 0xa0
 8002b40:	f001 fa04 	bl	8003f4c <pvPortMalloc>
 8002b44:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002b46:	69fb      	ldr	r3, [r7, #28]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d003      	beq.n	8002b54 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	697a      	ldr	r2, [r7, #20]
 8002b50:	631a      	str	r2, [r3, #48]	@ 0x30
 8002b52:	e005      	b.n	8002b60 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002b54:	6978      	ldr	r0, [r7, #20]
 8002b56:	f001 fac7 	bl	80040e8 <vPortFree>
 8002b5a:	e001      	b.n	8002b60 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d017      	beq.n	8002b96 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002b6e:	88fa      	ldrh	r2, [r7, #6]
 8002b70:	2300      	movs	r3, #0
 8002b72:	9303      	str	r3, [sp, #12]
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	9302      	str	r3, [sp, #8]
 8002b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b7a:	9301      	str	r3, [sp, #4]
 8002b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	68b9      	ldr	r1, [r7, #8]
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f000 f80f 	bl	8002ba8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002b8a:	69f8      	ldr	r0, [r7, #28]
 8002b8c:	f000 f8ac 	bl	8002ce8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002b90:	2301      	movs	r3, #1
 8002b92:	61bb      	str	r3, [r7, #24]
 8002b94:	e002      	b.n	8002b9c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002b96:	f04f 33ff 	mov.w	r3, #4294967295
 8002b9a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002b9c:	69bb      	ldr	r3, [r7, #24]
	}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3720      	adds	r7, #32
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
	...

08002ba8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b088      	sub	sp, #32
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	607a      	str	r2, [r7, #4]
 8002bb4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002bb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002bc0:	3b01      	subs	r3, #1
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	4413      	add	r3, r2
 8002bc6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	f023 0307 	bic.w	r3, r3, #7
 8002bce:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	f003 0307 	and.w	r3, r3, #7
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00b      	beq.n	8002bf2 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8002bda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bde:	f383 8811 	msr	BASEPRI, r3
 8002be2:	f3bf 8f6f 	isb	sy
 8002be6:	f3bf 8f4f 	dsb	sy
 8002bea:	617b      	str	r3, [r7, #20]
}
 8002bec:	bf00      	nop
 8002bee:	bf00      	nop
 8002bf0:	e7fd      	b.n	8002bee <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d01f      	beq.n	8002c38 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	61fb      	str	r3, [r7, #28]
 8002bfc:	e012      	b.n	8002c24 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002bfe:	68ba      	ldr	r2, [r7, #8]
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	4413      	add	r3, r2
 8002c04:	7819      	ldrb	r1, [r3, #0]
 8002c06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	3334      	adds	r3, #52	@ 0x34
 8002c0e:	460a      	mov	r2, r1
 8002c10:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002c12:	68ba      	ldr	r2, [r7, #8]
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	4413      	add	r3, r2
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d006      	beq.n	8002c2c <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	3301      	adds	r3, #1
 8002c22:	61fb      	str	r3, [r7, #28]
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	2b0f      	cmp	r3, #15
 8002c28:	d9e9      	bls.n	8002bfe <prvInitialiseNewTask+0x56>
 8002c2a:	e000      	b.n	8002c2e <prvInitialiseNewTask+0x86>
			{
				break;
 8002c2c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002c2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c36:	e003      	b.n	8002c40 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c42:	2b06      	cmp	r3, #6
 8002c44:	d901      	bls.n	8002c4a <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002c46:	2306      	movs	r3, #6
 8002c48:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c4e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c54:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c58:	2200      	movs	r2, #0
 8002c5a:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c5e:	3304      	adds	r3, #4
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff fe67 	bl	8002934 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c68:	3318      	adds	r3, #24
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7ff fe62 	bl	8002934 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c74:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c78:	f1c3 0207 	rsb	r2, r3, #7
 8002c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c7e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c84:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8002c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c98:	334c      	adds	r3, #76	@ 0x4c
 8002c9a:	224c      	movs	r2, #76	@ 0x4c
 8002c9c:	2100      	movs	r1, #0
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f001 fd4c 	bl	800473c <memset>
 8002ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ca6:	4a0d      	ldr	r2, [pc, #52]	@ (8002cdc <prvInitialiseNewTask+0x134>)
 8002ca8:	651a      	str	r2, [r3, #80]	@ 0x50
 8002caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cac:	4a0c      	ldr	r2, [pc, #48]	@ (8002ce0 <prvInitialiseNewTask+0x138>)
 8002cae:	655a      	str	r2, [r3, #84]	@ 0x54
 8002cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cb2:	4a0c      	ldr	r2, [pc, #48]	@ (8002ce4 <prvInitialiseNewTask+0x13c>)
 8002cb4:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002cb6:	683a      	ldr	r2, [r7, #0]
 8002cb8:	68f9      	ldr	r1, [r7, #12]
 8002cba:	69b8      	ldr	r0, [r7, #24]
 8002cbc:	f000 fef2 	bl	8003aa4 <pxPortInitialiseStack>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cc4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d002      	beq.n	8002cd2 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002ccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002cd0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002cd2:	bf00      	nop
 8002cd4:	3720      	adds	r7, #32
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	20004120 	.word	0x20004120
 8002ce0:	20004188 	.word	0x20004188
 8002ce4:	200041f0 	.word	0x200041f0

08002ce8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b082      	sub	sp, #8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002cf0:	f001 f80a 	bl	8003d08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8002da0 <prvAddNewTaskToReadyList+0xb8>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	4a29      	ldr	r2, [pc, #164]	@ (8002da0 <prvAddNewTaskToReadyList+0xb8>)
 8002cfc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002cfe:	4b29      	ldr	r3, [pc, #164]	@ (8002da4 <prvAddNewTaskToReadyList+0xbc>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d109      	bne.n	8002d1a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002d06:	4a27      	ldr	r2, [pc, #156]	@ (8002da4 <prvAddNewTaskToReadyList+0xbc>)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002d0c:	4b24      	ldr	r3, [pc, #144]	@ (8002da0 <prvAddNewTaskToReadyList+0xb8>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d110      	bne.n	8002d36 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002d14:	f000 fd9c 	bl	8003850 <prvInitialiseTaskLists>
 8002d18:	e00d      	b.n	8002d36 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002d1a:	4b23      	ldr	r3, [pc, #140]	@ (8002da8 <prvAddNewTaskToReadyList+0xc0>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d109      	bne.n	8002d36 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002d22:	4b20      	ldr	r3, [pc, #128]	@ (8002da4 <prvAddNewTaskToReadyList+0xbc>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d802      	bhi.n	8002d36 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002d30:	4a1c      	ldr	r2, [pc, #112]	@ (8002da4 <prvAddNewTaskToReadyList+0xbc>)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002d36:	4b1d      	ldr	r3, [pc, #116]	@ (8002dac <prvAddNewTaskToReadyList+0xc4>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	4a1b      	ldr	r2, [pc, #108]	@ (8002dac <prvAddNewTaskToReadyList+0xc4>)
 8002d3e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d44:	2201      	movs	r2, #1
 8002d46:	409a      	lsls	r2, r3
 8002d48:	4b19      	ldr	r3, [pc, #100]	@ (8002db0 <prvAddNewTaskToReadyList+0xc8>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	4a18      	ldr	r2, [pc, #96]	@ (8002db0 <prvAddNewTaskToReadyList+0xc8>)
 8002d50:	6013      	str	r3, [r2, #0]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d56:	4613      	mov	r3, r2
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	4413      	add	r3, r2
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	4a15      	ldr	r2, [pc, #84]	@ (8002db4 <prvAddNewTaskToReadyList+0xcc>)
 8002d60:	441a      	add	r2, r3
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	3304      	adds	r3, #4
 8002d66:	4619      	mov	r1, r3
 8002d68:	4610      	mov	r0, r2
 8002d6a:	f7ff fdf0 	bl	800294e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002d6e:	f000 fffd 	bl	8003d6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002d72:	4b0d      	ldr	r3, [pc, #52]	@ (8002da8 <prvAddNewTaskToReadyList+0xc0>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d00e      	beq.n	8002d98 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8002da4 <prvAddNewTaskToReadyList+0xbc>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d207      	bcs.n	8002d98 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002d88:	4b0b      	ldr	r3, [pc, #44]	@ (8002db8 <prvAddNewTaskToReadyList+0xd0>)
 8002d8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002d8e:	601a      	str	r2, [r3, #0]
 8002d90:	f3bf 8f4f 	dsb	sy
 8002d94:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002d98:	bf00      	nop
 8002d9a:	3708      	adds	r7, #8
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bd80      	pop	{r7, pc}
 8002da0:	200004cc 	.word	0x200004cc
 8002da4:	200003cc 	.word	0x200003cc
 8002da8:	200004d8 	.word	0x200004d8
 8002dac:	200004e8 	.word	0x200004e8
 8002db0:	200004d4 	.word	0x200004d4
 8002db4:	200003d0 	.word	0x200003d0
 8002db8:	e000ed04 	.word	0xe000ed04

08002dbc <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b084      	sub	sp, #16
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8002dc4:	f000 ffa0 	bl	8003d08 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d102      	bne.n	8002dd4 <vTaskDelete+0x18>
 8002dce:	4b39      	ldr	r3, [pc, #228]	@ (8002eb4 <vTaskDelete+0xf8>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	e000      	b.n	8002dd6 <vTaskDelete+0x1a>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	3304      	adds	r3, #4
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff fe13 	bl	8002a08 <uxListRemove>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d115      	bne.n	8002e14 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dec:	4932      	ldr	r1, [pc, #200]	@ (8002eb8 <vTaskDelete+0xfc>)
 8002dee:	4613      	mov	r3, r2
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	4413      	add	r3, r2
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	440b      	add	r3, r1
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d10a      	bne.n	8002e14 <vTaskDelete+0x58>
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e02:	2201      	movs	r2, #1
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	43da      	mvns	r2, r3
 8002e0a:	4b2c      	ldr	r3, [pc, #176]	@ (8002ebc <vTaskDelete+0x100>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	4a2a      	ldr	r2, [pc, #168]	@ (8002ebc <vTaskDelete+0x100>)
 8002e12:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d004      	beq.n	8002e26 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	3318      	adds	r3, #24
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7ff fdf1 	bl	8002a08 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8002e26:	4b26      	ldr	r3, [pc, #152]	@ (8002ec0 <vTaskDelete+0x104>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	4a24      	ldr	r2, [pc, #144]	@ (8002ec0 <vTaskDelete+0x104>)
 8002e2e:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8002e30:	4b20      	ldr	r3, [pc, #128]	@ (8002eb4 <vTaskDelete+0xf8>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	68fa      	ldr	r2, [r7, #12]
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d10b      	bne.n	8002e52 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	3304      	adds	r3, #4
 8002e3e:	4619      	mov	r1, r3
 8002e40:	4820      	ldr	r0, [pc, #128]	@ (8002ec4 <vTaskDelete+0x108>)
 8002e42:	f7ff fd84 	bl	800294e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8002e46:	4b20      	ldr	r3, [pc, #128]	@ (8002ec8 <vTaskDelete+0x10c>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	3301      	adds	r3, #1
 8002e4c:	4a1e      	ldr	r2, [pc, #120]	@ (8002ec8 <vTaskDelete+0x10c>)
 8002e4e:	6013      	str	r3, [r2, #0]
 8002e50:	e009      	b.n	8002e66 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8002e52:	4b1e      	ldr	r3, [pc, #120]	@ (8002ecc <vTaskDelete+0x110>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	3b01      	subs	r3, #1
 8002e58:	4a1c      	ldr	r2, [pc, #112]	@ (8002ecc <vTaskDelete+0x110>)
 8002e5a:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 8002e5c:	68f8      	ldr	r0, [r7, #12]
 8002e5e:	f000 fd65 	bl	800392c <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8002e62:	f000 fd99 	bl	8003998 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 8002e66:	f000 ff81 	bl	8003d6c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8002e6a:	4b19      	ldr	r3, [pc, #100]	@ (8002ed0 <vTaskDelete+0x114>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d01c      	beq.n	8002eac <vTaskDelete+0xf0>
		{
			if( pxTCB == pxCurrentTCB )
 8002e72:	4b10      	ldr	r3, [pc, #64]	@ (8002eb4 <vTaskDelete+0xf8>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	68fa      	ldr	r2, [r7, #12]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d117      	bne.n	8002eac <vTaskDelete+0xf0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8002e7c:	4b15      	ldr	r3, [pc, #84]	@ (8002ed4 <vTaskDelete+0x118>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d00b      	beq.n	8002e9c <vTaskDelete+0xe0>
	__asm volatile
 8002e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e88:	f383 8811 	msr	BASEPRI, r3
 8002e8c:	f3bf 8f6f 	isb	sy
 8002e90:	f3bf 8f4f 	dsb	sy
 8002e94:	60bb      	str	r3, [r7, #8]
}
 8002e96:	bf00      	nop
 8002e98:	bf00      	nop
 8002e9a:	e7fd      	b.n	8002e98 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 8002e9c:	4b0e      	ldr	r3, [pc, #56]	@ (8002ed8 <vTaskDelete+0x11c>)
 8002e9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	f3bf 8f4f 	dsb	sy
 8002ea8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002eac:	bf00      	nop
 8002eae:	3710      	adds	r7, #16
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	200003cc 	.word	0x200003cc
 8002eb8:	200003d0 	.word	0x200003d0
 8002ebc:	200004d4 	.word	0x200004d4
 8002ec0:	200004e8 	.word	0x200004e8
 8002ec4:	200004a0 	.word	0x200004a0
 8002ec8:	200004b4 	.word	0x200004b4
 8002ecc:	200004cc 	.word	0x200004cc
 8002ed0:	200004d8 	.word	0x200004d8
 8002ed4:	200004f4 	.word	0x200004f4
 8002ed8:	e000ed04 	.word	0xe000ed04

08002edc <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b08a      	sub	sp, #40	@ 0x28
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d10b      	bne.n	8002f08 <vTaskDelayUntil+0x2c>
	__asm volatile
 8002ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ef4:	f383 8811 	msr	BASEPRI, r3
 8002ef8:	f3bf 8f6f 	isb	sy
 8002efc:	f3bf 8f4f 	dsb	sy
 8002f00:	617b      	str	r3, [r7, #20]
}
 8002f02:	bf00      	nop
 8002f04:	bf00      	nop
 8002f06:	e7fd      	b.n	8002f04 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d10b      	bne.n	8002f26 <vTaskDelayUntil+0x4a>
	__asm volatile
 8002f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f12:	f383 8811 	msr	BASEPRI, r3
 8002f16:	f3bf 8f6f 	isb	sy
 8002f1a:	f3bf 8f4f 	dsb	sy
 8002f1e:	613b      	str	r3, [r7, #16]
}
 8002f20:	bf00      	nop
 8002f22:	bf00      	nop
 8002f24:	e7fd      	b.n	8002f22 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8002f26:	4b2a      	ldr	r3, [pc, #168]	@ (8002fd0 <vTaskDelayUntil+0xf4>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00b      	beq.n	8002f46 <vTaskDelayUntil+0x6a>
	__asm volatile
 8002f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f32:	f383 8811 	msr	BASEPRI, r3
 8002f36:	f3bf 8f6f 	isb	sy
 8002f3a:	f3bf 8f4f 	dsb	sy
 8002f3e:	60fb      	str	r3, [r7, #12]
}
 8002f40:	bf00      	nop
 8002f42:	bf00      	nop
 8002f44:	e7fd      	b.n	8002f42 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8002f46:	f000 fa7f 	bl	8003448 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8002f4a:	4b22      	ldr	r3, [pc, #136]	@ (8002fd4 <vTaskDelayUntil+0xf8>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	683a      	ldr	r2, [r7, #0]
 8002f56:	4413      	add	r3, r2
 8002f58:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	6a3a      	ldr	r2, [r7, #32]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d20b      	bcs.n	8002f7c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	69fa      	ldr	r2, [r7, #28]
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d211      	bcs.n	8002f92 <vTaskDelayUntil+0xb6>
 8002f6e:	69fa      	ldr	r2, [r7, #28]
 8002f70:	6a3b      	ldr	r3, [r7, #32]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d90d      	bls.n	8002f92 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8002f76:	2301      	movs	r3, #1
 8002f78:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f7a:	e00a      	b.n	8002f92 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	69fa      	ldr	r2, [r7, #28]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d303      	bcc.n	8002f8e <vTaskDelayUntil+0xb2>
 8002f86:	69fa      	ldr	r2, [r7, #28]
 8002f88:	6a3b      	ldr	r3, [r7, #32]
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d901      	bls.n	8002f92 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	69fa      	ldr	r2, [r7, #28]
 8002f96:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8002f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d006      	beq.n	8002fac <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8002f9e:	69fa      	ldr	r2, [r7, #28]
 8002fa0:	6a3b      	ldr	r3, [r7, #32]
 8002fa2:	1ad3      	subs	r3, r2, r3
 8002fa4:	2100      	movs	r1, #0
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f000 fd16 	bl	80039d8 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8002fac:	f000 fa5a 	bl	8003464 <xTaskResumeAll>
 8002fb0:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d107      	bne.n	8002fc8 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8002fb8:	4b07      	ldr	r3, [pc, #28]	@ (8002fd8 <vTaskDelayUntil+0xfc>)
 8002fba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002fbe:	601a      	str	r2, [r3, #0]
 8002fc0:	f3bf 8f4f 	dsb	sy
 8002fc4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002fc8:	bf00      	nop
 8002fca:	3728      	adds	r7, #40	@ 0x28
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	200004f4 	.word	0x200004f4
 8002fd4:	200004d0 	.word	0x200004d0
 8002fd8:	e000ed04 	.word	0xe000ed04

08002fdc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b084      	sub	sp, #16
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d018      	beq.n	8003020 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002fee:	4b14      	ldr	r3, [pc, #80]	@ (8003040 <vTaskDelay+0x64>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d00b      	beq.n	800300e <vTaskDelay+0x32>
	__asm volatile
 8002ff6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ffa:	f383 8811 	msr	BASEPRI, r3
 8002ffe:	f3bf 8f6f 	isb	sy
 8003002:	f3bf 8f4f 	dsb	sy
 8003006:	60bb      	str	r3, [r7, #8]
}
 8003008:	bf00      	nop
 800300a:	bf00      	nop
 800300c:	e7fd      	b.n	800300a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800300e:	f000 fa1b 	bl	8003448 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003012:	2100      	movs	r1, #0
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f000 fcdf 	bl	80039d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800301a:	f000 fa23 	bl	8003464 <xTaskResumeAll>
 800301e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d107      	bne.n	8003036 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003026:	4b07      	ldr	r3, [pc, #28]	@ (8003044 <vTaskDelay+0x68>)
 8003028:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800302c:	601a      	str	r2, [r3, #0]
 800302e:	f3bf 8f4f 	dsb	sy
 8003032:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003036:	bf00      	nop
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	200004f4 	.word	0x200004f4
 8003044:	e000ed04 	.word	0xe000ed04

08003048 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8003050:	f000 fe5a 	bl	8003d08 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d102      	bne.n	8003060 <vTaskSuspend+0x18>
 800305a:	4b3d      	ldr	r3, [pc, #244]	@ (8003150 <vTaskSuspend+0x108>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	e000      	b.n	8003062 <vTaskSuspend+0x1a>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	3304      	adds	r3, #4
 8003068:	4618      	mov	r0, r3
 800306a:	f7ff fccd 	bl	8002a08 <uxListRemove>
 800306e:	4603      	mov	r3, r0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d115      	bne.n	80030a0 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003078:	4936      	ldr	r1, [pc, #216]	@ (8003154 <vTaskSuspend+0x10c>)
 800307a:	4613      	mov	r3, r2
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	4413      	add	r3, r2
 8003080:	009b      	lsls	r3, r3, #2
 8003082:	440b      	add	r3, r1
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d10a      	bne.n	80030a0 <vTaskSuspend+0x58>
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800308e:	2201      	movs	r2, #1
 8003090:	fa02 f303 	lsl.w	r3, r2, r3
 8003094:	43da      	mvns	r2, r3
 8003096:	4b30      	ldr	r3, [pc, #192]	@ (8003158 <vTaskSuspend+0x110>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4013      	ands	r3, r2
 800309c:	4a2e      	ldr	r2, [pc, #184]	@ (8003158 <vTaskSuspend+0x110>)
 800309e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d004      	beq.n	80030b2 <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	3318      	adds	r3, #24
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7ff fcab 	bl	8002a08 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	3304      	adds	r3, #4
 80030b6:	4619      	mov	r1, r3
 80030b8:	4828      	ldr	r0, [pc, #160]	@ (800315c <vTaskSuspend+0x114>)
 80030ba:	f7ff fc48 	bl	800294e <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d103      	bne.n	80030d2 <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80030d2:	f000 fe4b 	bl	8003d6c <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80030d6:	4b22      	ldr	r3, [pc, #136]	@ (8003160 <vTaskSuspend+0x118>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d005      	beq.n	80030ea <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80030de:	f000 fe13 	bl	8003d08 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80030e2:	f000 fc59 	bl	8003998 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80030e6:	f000 fe41 	bl	8003d6c <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80030ea:	4b19      	ldr	r3, [pc, #100]	@ (8003150 <vTaskSuspend+0x108>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68fa      	ldr	r2, [r7, #12]
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d128      	bne.n	8003146 <vTaskSuspend+0xfe>
		{
			if( xSchedulerRunning != pdFALSE )
 80030f4:	4b1a      	ldr	r3, [pc, #104]	@ (8003160 <vTaskSuspend+0x118>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d018      	beq.n	800312e <vTaskSuspend+0xe6>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80030fc:	4b19      	ldr	r3, [pc, #100]	@ (8003164 <vTaskSuspend+0x11c>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d00b      	beq.n	800311c <vTaskSuspend+0xd4>
	__asm volatile
 8003104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003108:	f383 8811 	msr	BASEPRI, r3
 800310c:	f3bf 8f6f 	isb	sy
 8003110:	f3bf 8f4f 	dsb	sy
 8003114:	60bb      	str	r3, [r7, #8]
}
 8003116:	bf00      	nop
 8003118:	bf00      	nop
 800311a:	e7fd      	b.n	8003118 <vTaskSuspend+0xd0>
				portYIELD_WITHIN_API();
 800311c:	4b12      	ldr	r3, [pc, #72]	@ (8003168 <vTaskSuspend+0x120>)
 800311e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003122:	601a      	str	r2, [r3, #0]
 8003124:	f3bf 8f4f 	dsb	sy
 8003128:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800312c:	e00b      	b.n	8003146 <vTaskSuspend+0xfe>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800312e:	4b0b      	ldr	r3, [pc, #44]	@ (800315c <vTaskSuspend+0x114>)
 8003130:	681a      	ldr	r2, [r3, #0]
 8003132:	4b0e      	ldr	r3, [pc, #56]	@ (800316c <vTaskSuspend+0x124>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	429a      	cmp	r2, r3
 8003138:	d103      	bne.n	8003142 <vTaskSuspend+0xfa>
					pxCurrentTCB = NULL;
 800313a:	4b05      	ldr	r3, [pc, #20]	@ (8003150 <vTaskSuspend+0x108>)
 800313c:	2200      	movs	r2, #0
 800313e:	601a      	str	r2, [r3, #0]
	}
 8003140:	e001      	b.n	8003146 <vTaskSuspend+0xfe>
					vTaskSwitchContext();
 8003142:	f000 fb09 	bl	8003758 <vTaskSwitchContext>
	}
 8003146:	bf00      	nop
 8003148:	3710      	adds	r7, #16
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	200003cc 	.word	0x200003cc
 8003154:	200003d0 	.word	0x200003d0
 8003158:	200004d4 	.word	0x200004d4
 800315c:	200004b8 	.word	0x200004b8
 8003160:	200004d8 	.word	0x200004d8
 8003164:	200004f4 	.word	0x200004f4
 8003168:	e000ed04 	.word	0xe000ed04
 800316c:	200004cc 	.word	0x200004cc

08003170 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8003170:	b480      	push	{r7}
 8003172:	b087      	sub	sp, #28
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8003178:	2300      	movs	r3, #0
 800317a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d10b      	bne.n	800319e <prvTaskIsTaskSuspended+0x2e>
	__asm volatile
 8003186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800318a:	f383 8811 	msr	BASEPRI, r3
 800318e:	f3bf 8f6f 	isb	sy
 8003192:	f3bf 8f4f 	dsb	sy
 8003196:	60fb      	str	r3, [r7, #12]
}
 8003198:	bf00      	nop
 800319a:	bf00      	nop
 800319c:	e7fd      	b.n	800319a <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	695b      	ldr	r3, [r3, #20]
 80031a2:	4a0a      	ldr	r2, [pc, #40]	@ (80031cc <prvTaskIsTaskSuspended+0x5c>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d10a      	bne.n	80031be <prvTaskIsTaskSuspended+0x4e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ac:	4a08      	ldr	r2, [pc, #32]	@ (80031d0 <prvTaskIsTaskSuspended+0x60>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d005      	beq.n	80031be <prvTaskIsTaskSuspended+0x4e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <prvTaskIsTaskSuspended+0x4e>
				{
					xReturn = pdTRUE;
 80031ba:	2301      	movs	r3, #1
 80031bc:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80031be:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80031c0:	4618      	mov	r0, r3
 80031c2:	371c      	adds	r7, #28
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr
 80031cc:	200004b8 	.word	0x200004b8
 80031d0:	2000048c 	.word	0x2000048c

080031d4 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b084      	sub	sp, #16
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d10b      	bne.n	80031fe <vTaskResume+0x2a>
	__asm volatile
 80031e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031ea:	f383 8811 	msr	BASEPRI, r3
 80031ee:	f3bf 8f6f 	isb	sy
 80031f2:	f3bf 8f4f 	dsb	sy
 80031f6:	60bb      	str	r3, [r7, #8]
}
 80031f8:	bf00      	nop
 80031fa:	bf00      	nop
 80031fc:	e7fd      	b.n	80031fa <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 80031fe:	4b20      	ldr	r3, [pc, #128]	@ (8003280 <vTaskResume+0xac>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	68fa      	ldr	r2, [r7, #12]
 8003204:	429a      	cmp	r2, r3
 8003206:	d037      	beq.n	8003278 <vTaskResume+0xa4>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d034      	beq.n	8003278 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 800320e:	f000 fd7b 	bl	8003d08 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8003212:	68f8      	ldr	r0, [r7, #12]
 8003214:	f7ff ffac 	bl	8003170 <prvTaskIsTaskSuspended>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d02a      	beq.n	8003274 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	3304      	adds	r3, #4
 8003222:	4618      	mov	r0, r3
 8003224:	f7ff fbf0 	bl	8002a08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800322c:	2201      	movs	r2, #1
 800322e:	409a      	lsls	r2, r3
 8003230:	4b14      	ldr	r3, [pc, #80]	@ (8003284 <vTaskResume+0xb0>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4313      	orrs	r3, r2
 8003236:	4a13      	ldr	r2, [pc, #76]	@ (8003284 <vTaskResume+0xb0>)
 8003238:	6013      	str	r3, [r2, #0]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800323e:	4613      	mov	r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	4413      	add	r3, r2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	4a10      	ldr	r2, [pc, #64]	@ (8003288 <vTaskResume+0xb4>)
 8003248:	441a      	add	r2, r3
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	3304      	adds	r3, #4
 800324e:	4619      	mov	r1, r3
 8003250:	4610      	mov	r0, r2
 8003252:	f7ff fb7c 	bl	800294e <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800325a:	4b09      	ldr	r3, [pc, #36]	@ (8003280 <vTaskResume+0xac>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003260:	429a      	cmp	r2, r3
 8003262:	d307      	bcc.n	8003274 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8003264:	4b09      	ldr	r3, [pc, #36]	@ (800328c <vTaskResume+0xb8>)
 8003266:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800326a:	601a      	str	r2, [r3, #0]
 800326c:	f3bf 8f4f 	dsb	sy
 8003270:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8003274:	f000 fd7a 	bl	8003d6c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003278:	bf00      	nop
 800327a:	3710      	adds	r7, #16
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	200003cc 	.word	0x200003cc
 8003284:	200004d4 	.word	0x200004d4
 8003288:	200003d0 	.word	0x200003d0
 800328c:	e000ed04 	.word	0xe000ed04

08003290 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8003290:	b580      	push	{r7, lr}
 8003292:	b08a      	sub	sp, #40	@ 0x28
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8003298:	2300      	movs	r3, #0
 800329a:	627b      	str	r3, [r7, #36]	@ 0x24
	TCB_t * const pxTCB = xTaskToResume;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	623b      	str	r3, [r7, #32]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d10b      	bne.n	80032be <xTaskResumeFromISR+0x2e>
	__asm volatile
 80032a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032aa:	f383 8811 	msr	BASEPRI, r3
 80032ae:	f3bf 8f6f 	isb	sy
 80032b2:	f3bf 8f4f 	dsb	sy
 80032b6:	61bb      	str	r3, [r7, #24]
}
 80032b8:	bf00      	nop
 80032ba:	bf00      	nop
 80032bc:	e7fd      	b.n	80032ba <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80032be:	f000 fe03 	bl	8003ec8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80032c2:	f3ef 8211 	mrs	r2, BASEPRI
 80032c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032ca:	f383 8811 	msr	BASEPRI, r3
 80032ce:	f3bf 8f6f 	isb	sy
 80032d2:	f3bf 8f4f 	dsb	sy
 80032d6:	617a      	str	r2, [r7, #20]
 80032d8:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80032da:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80032dc:	61fb      	str	r3, [r7, #28]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80032de:	6a38      	ldr	r0, [r7, #32]
 80032e0:	f7ff ff46 	bl	8003170 <prvTaskIsTaskSuspended>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d02f      	beq.n	800334a <xTaskResumeFromISR+0xba>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80032ea:	4b1d      	ldr	r3, [pc, #116]	@ (8003360 <xTaskResumeFromISR+0xd0>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d125      	bne.n	800333e <xTaskResumeFromISR+0xae>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80032f2:	6a3b      	ldr	r3, [r7, #32]
 80032f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003364 <xTaskResumeFromISR+0xd4>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d301      	bcc.n	8003304 <xTaskResumeFromISR+0x74>
					{
						xYieldRequired = pdTRUE;
 8003300:	2301      	movs	r3, #1
 8003302:	627b      	str	r3, [r7, #36]	@ 0x24
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003304:	6a3b      	ldr	r3, [r7, #32]
 8003306:	3304      	adds	r3, #4
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff fb7d 	bl	8002a08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800330e:	6a3b      	ldr	r3, [r7, #32]
 8003310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003312:	2201      	movs	r2, #1
 8003314:	409a      	lsls	r2, r3
 8003316:	4b14      	ldr	r3, [pc, #80]	@ (8003368 <xTaskResumeFromISR+0xd8>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4313      	orrs	r3, r2
 800331c:	4a12      	ldr	r2, [pc, #72]	@ (8003368 <xTaskResumeFromISR+0xd8>)
 800331e:	6013      	str	r3, [r2, #0]
 8003320:	6a3b      	ldr	r3, [r7, #32]
 8003322:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003324:	4613      	mov	r3, r2
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	4413      	add	r3, r2
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	4a0f      	ldr	r2, [pc, #60]	@ (800336c <xTaskResumeFromISR+0xdc>)
 800332e:	441a      	add	r2, r3
 8003330:	6a3b      	ldr	r3, [r7, #32]
 8003332:	3304      	adds	r3, #4
 8003334:	4619      	mov	r1, r3
 8003336:	4610      	mov	r0, r2
 8003338:	f7ff fb09 	bl	800294e <vListInsertEnd>
 800333c:	e005      	b.n	800334a <xTaskResumeFromISR+0xba>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800333e:	6a3b      	ldr	r3, [r7, #32]
 8003340:	3318      	adds	r3, #24
 8003342:	4619      	mov	r1, r3
 8003344:	480a      	ldr	r0, [pc, #40]	@ (8003370 <xTaskResumeFromISR+0xe0>)
 8003346:	f7ff fb02 	bl	800294e <vListInsertEnd>
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003354:	bf00      	nop
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 8003356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8003358:	4618      	mov	r0, r3
 800335a:	3728      	adds	r7, #40	@ 0x28
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}
 8003360:	200004f4 	.word	0x200004f4
 8003364:	200003cc 	.word	0x200003cc
 8003368:	200004d4 	.word	0x200004d4
 800336c:	200003d0 	.word	0x200003d0
 8003370:	2000048c 	.word	0x2000048c

08003374 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b08a      	sub	sp, #40	@ 0x28
 8003378:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800337a:	2300      	movs	r3, #0
 800337c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800337e:	2300      	movs	r3, #0
 8003380:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003382:	463a      	mov	r2, r7
 8003384:	1d39      	adds	r1, r7, #4
 8003386:	f107 0308 	add.w	r3, r7, #8
 800338a:	4618      	mov	r0, r3
 800338c:	f7fd f90e 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003390:	6839      	ldr	r1, [r7, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	68ba      	ldr	r2, [r7, #8]
 8003396:	9202      	str	r2, [sp, #8]
 8003398:	9301      	str	r3, [sp, #4]
 800339a:	2300      	movs	r3, #0
 800339c:	9300      	str	r3, [sp, #0]
 800339e:	2300      	movs	r3, #0
 80033a0:	460a      	mov	r2, r1
 80033a2:	4921      	ldr	r1, [pc, #132]	@ (8003428 <vTaskStartScheduler+0xb4>)
 80033a4:	4821      	ldr	r0, [pc, #132]	@ (800342c <vTaskStartScheduler+0xb8>)
 80033a6:	f7ff fb59 	bl	8002a5c <xTaskCreateStatic>
 80033aa:	4603      	mov	r3, r0
 80033ac:	4a20      	ldr	r2, [pc, #128]	@ (8003430 <vTaskStartScheduler+0xbc>)
 80033ae:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80033b0:	4b1f      	ldr	r3, [pc, #124]	@ (8003430 <vTaskStartScheduler+0xbc>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d002      	beq.n	80033be <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80033b8:	2301      	movs	r3, #1
 80033ba:	617b      	str	r3, [r7, #20]
 80033bc:	e001      	b.n	80033c2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80033be:	2300      	movs	r3, #0
 80033c0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d11b      	bne.n	8003400 <vTaskStartScheduler+0x8c>
	__asm volatile
 80033c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033cc:	f383 8811 	msr	BASEPRI, r3
 80033d0:	f3bf 8f6f 	isb	sy
 80033d4:	f3bf 8f4f 	dsb	sy
 80033d8:	613b      	str	r3, [r7, #16]
}
 80033da:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80033dc:	4b15      	ldr	r3, [pc, #84]	@ (8003434 <vTaskStartScheduler+0xc0>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	334c      	adds	r3, #76	@ 0x4c
 80033e2:	4a15      	ldr	r2, [pc, #84]	@ (8003438 <vTaskStartScheduler+0xc4>)
 80033e4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80033e6:	4b15      	ldr	r3, [pc, #84]	@ (800343c <vTaskStartScheduler+0xc8>)
 80033e8:	f04f 32ff 	mov.w	r2, #4294967295
 80033ec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80033ee:	4b14      	ldr	r3, [pc, #80]	@ (8003440 <vTaskStartScheduler+0xcc>)
 80033f0:	2201      	movs	r2, #1
 80033f2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80033f4:	4b13      	ldr	r3, [pc, #76]	@ (8003444 <vTaskStartScheduler+0xd0>)
 80033f6:	2200      	movs	r2, #0
 80033f8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80033fa:	f000 fbe1 	bl	8003bc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80033fe:	e00f      	b.n	8003420 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003406:	d10b      	bne.n	8003420 <vTaskStartScheduler+0xac>
	__asm volatile
 8003408:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800340c:	f383 8811 	msr	BASEPRI, r3
 8003410:	f3bf 8f6f 	isb	sy
 8003414:	f3bf 8f4f 	dsb	sy
 8003418:	60fb      	str	r3, [r7, #12]
}
 800341a:	bf00      	nop
 800341c:	bf00      	nop
 800341e:	e7fd      	b.n	800341c <vTaskStartScheduler+0xa8>
}
 8003420:	bf00      	nop
 8003422:	3718      	adds	r7, #24
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	080053e0 	.word	0x080053e0
 800342c:	08003821 	.word	0x08003821
 8003430:	200004f0 	.word	0x200004f0
 8003434:	200003cc 	.word	0x200003cc
 8003438:	2000001c 	.word	0x2000001c
 800343c:	200004ec 	.word	0x200004ec
 8003440:	200004d8 	.word	0x200004d8
 8003444:	200004d0 	.word	0x200004d0

08003448 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003448:	b480      	push	{r7}
 800344a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800344c:	4b04      	ldr	r3, [pc, #16]	@ (8003460 <vTaskSuspendAll+0x18>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	3301      	adds	r3, #1
 8003452:	4a03      	ldr	r2, [pc, #12]	@ (8003460 <vTaskSuspendAll+0x18>)
 8003454:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003456:	bf00      	nop
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr
 8003460:	200004f4 	.word	0x200004f4

08003464 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800346a:	2300      	movs	r3, #0
 800346c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800346e:	2300      	movs	r3, #0
 8003470:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003472:	4b42      	ldr	r3, [pc, #264]	@ (800357c <xTaskResumeAll+0x118>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10b      	bne.n	8003492 <xTaskResumeAll+0x2e>
	__asm volatile
 800347a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800347e:	f383 8811 	msr	BASEPRI, r3
 8003482:	f3bf 8f6f 	isb	sy
 8003486:	f3bf 8f4f 	dsb	sy
 800348a:	603b      	str	r3, [r7, #0]
}
 800348c:	bf00      	nop
 800348e:	bf00      	nop
 8003490:	e7fd      	b.n	800348e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003492:	f000 fc39 	bl	8003d08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003496:	4b39      	ldr	r3, [pc, #228]	@ (800357c <xTaskResumeAll+0x118>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	3b01      	subs	r3, #1
 800349c:	4a37      	ldr	r2, [pc, #220]	@ (800357c <xTaskResumeAll+0x118>)
 800349e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80034a0:	4b36      	ldr	r3, [pc, #216]	@ (800357c <xTaskResumeAll+0x118>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d161      	bne.n	800356c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80034a8:	4b35      	ldr	r3, [pc, #212]	@ (8003580 <xTaskResumeAll+0x11c>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d05d      	beq.n	800356c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80034b0:	e02e      	b.n	8003510 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80034b2:	4b34      	ldr	r3, [pc, #208]	@ (8003584 <xTaskResumeAll+0x120>)
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	3318      	adds	r3, #24
 80034be:	4618      	mov	r0, r3
 80034c0:	f7ff faa2 	bl	8002a08 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	3304      	adds	r3, #4
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7ff fa9d 	bl	8002a08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034d2:	2201      	movs	r2, #1
 80034d4:	409a      	lsls	r2, r3
 80034d6:	4b2c      	ldr	r3, [pc, #176]	@ (8003588 <xTaskResumeAll+0x124>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4313      	orrs	r3, r2
 80034dc:	4a2a      	ldr	r2, [pc, #168]	@ (8003588 <xTaskResumeAll+0x124>)
 80034de:	6013      	str	r3, [r2, #0]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80034e4:	4613      	mov	r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	4413      	add	r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	4a27      	ldr	r2, [pc, #156]	@ (800358c <xTaskResumeAll+0x128>)
 80034ee:	441a      	add	r2, r3
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	3304      	adds	r3, #4
 80034f4:	4619      	mov	r1, r3
 80034f6:	4610      	mov	r0, r2
 80034f8:	f7ff fa29 	bl	800294e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003500:	4b23      	ldr	r3, [pc, #140]	@ (8003590 <xTaskResumeAll+0x12c>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003506:	429a      	cmp	r2, r3
 8003508:	d302      	bcc.n	8003510 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800350a:	4b22      	ldr	r3, [pc, #136]	@ (8003594 <xTaskResumeAll+0x130>)
 800350c:	2201      	movs	r2, #1
 800350e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003510:	4b1c      	ldr	r3, [pc, #112]	@ (8003584 <xTaskResumeAll+0x120>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d1cc      	bne.n	80034b2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800351e:	f000 fa3b 	bl	8003998 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003522:	4b1d      	ldr	r3, [pc, #116]	@ (8003598 <xTaskResumeAll+0x134>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d010      	beq.n	8003550 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800352e:	f000 f859 	bl	80035e4 <xTaskIncrementTick>
 8003532:	4603      	mov	r3, r0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d002      	beq.n	800353e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003538:	4b16      	ldr	r3, [pc, #88]	@ (8003594 <xTaskResumeAll+0x130>)
 800353a:	2201      	movs	r2, #1
 800353c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	3b01      	subs	r3, #1
 8003542:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d1f1      	bne.n	800352e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800354a:	4b13      	ldr	r3, [pc, #76]	@ (8003598 <xTaskResumeAll+0x134>)
 800354c:	2200      	movs	r2, #0
 800354e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003550:	4b10      	ldr	r3, [pc, #64]	@ (8003594 <xTaskResumeAll+0x130>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d009      	beq.n	800356c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003558:	2301      	movs	r3, #1
 800355a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800355c:	4b0f      	ldr	r3, [pc, #60]	@ (800359c <xTaskResumeAll+0x138>)
 800355e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003562:	601a      	str	r2, [r3, #0]
 8003564:	f3bf 8f4f 	dsb	sy
 8003568:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800356c:	f000 fbfe 	bl	8003d6c <vPortExitCritical>

	return xAlreadyYielded;
 8003570:	68bb      	ldr	r3, [r7, #8]
}
 8003572:	4618      	mov	r0, r3
 8003574:	3710      	adds	r7, #16
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	200004f4 	.word	0x200004f4
 8003580:	200004cc 	.word	0x200004cc
 8003584:	2000048c 	.word	0x2000048c
 8003588:	200004d4 	.word	0x200004d4
 800358c:	200003d0 	.word	0x200003d0
 8003590:	200003cc 	.word	0x200003cc
 8003594:	200004e0 	.word	0x200004e0
 8003598:	200004dc 	.word	0x200004dc
 800359c:	e000ed04 	.word	0xe000ed04

080035a0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80035a6:	4b05      	ldr	r3, [pc, #20]	@ (80035bc <xTaskGetTickCount+0x1c>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80035ac:	687b      	ldr	r3, [r7, #4]
}
 80035ae:	4618      	mov	r0, r3
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	200004d0 	.word	0x200004d0

080035c0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80035c6:	f000 fc7f 	bl	8003ec8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80035ca:	2300      	movs	r3, #0
 80035cc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80035ce:	4b04      	ldr	r3, [pc, #16]	@ (80035e0 <xTaskGetTickCountFromISR+0x20>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80035d4:	683b      	ldr	r3, [r7, #0]
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3708      	adds	r7, #8
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	200004d0 	.word	0x200004d0

080035e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b086      	sub	sp, #24
 80035e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80035ea:	2300      	movs	r3, #0
 80035ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80035ee:	4b4f      	ldr	r3, [pc, #316]	@ (800372c <xTaskIncrementTick+0x148>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	f040 808f 	bne.w	8003716 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80035f8:	4b4d      	ldr	r3, [pc, #308]	@ (8003730 <xTaskIncrementTick+0x14c>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	3301      	adds	r3, #1
 80035fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003600:	4a4b      	ldr	r2, [pc, #300]	@ (8003730 <xTaskIncrementTick+0x14c>)
 8003602:	693b      	ldr	r3, [r7, #16]
 8003604:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d121      	bne.n	8003650 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800360c:	4b49      	ldr	r3, [pc, #292]	@ (8003734 <xTaskIncrementTick+0x150>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00b      	beq.n	800362e <xTaskIncrementTick+0x4a>
	__asm volatile
 8003616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800361a:	f383 8811 	msr	BASEPRI, r3
 800361e:	f3bf 8f6f 	isb	sy
 8003622:	f3bf 8f4f 	dsb	sy
 8003626:	603b      	str	r3, [r7, #0]
}
 8003628:	bf00      	nop
 800362a:	bf00      	nop
 800362c:	e7fd      	b.n	800362a <xTaskIncrementTick+0x46>
 800362e:	4b41      	ldr	r3, [pc, #260]	@ (8003734 <xTaskIncrementTick+0x150>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	60fb      	str	r3, [r7, #12]
 8003634:	4b40      	ldr	r3, [pc, #256]	@ (8003738 <xTaskIncrementTick+0x154>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	4a3e      	ldr	r2, [pc, #248]	@ (8003734 <xTaskIncrementTick+0x150>)
 800363a:	6013      	str	r3, [r2, #0]
 800363c:	4a3e      	ldr	r2, [pc, #248]	@ (8003738 <xTaskIncrementTick+0x154>)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6013      	str	r3, [r2, #0]
 8003642:	4b3e      	ldr	r3, [pc, #248]	@ (800373c <xTaskIncrementTick+0x158>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	3301      	adds	r3, #1
 8003648:	4a3c      	ldr	r2, [pc, #240]	@ (800373c <xTaskIncrementTick+0x158>)
 800364a:	6013      	str	r3, [r2, #0]
 800364c:	f000 f9a4 	bl	8003998 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003650:	4b3b      	ldr	r3, [pc, #236]	@ (8003740 <xTaskIncrementTick+0x15c>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	693a      	ldr	r2, [r7, #16]
 8003656:	429a      	cmp	r2, r3
 8003658:	d348      	bcc.n	80036ec <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800365a:	4b36      	ldr	r3, [pc, #216]	@ (8003734 <xTaskIncrementTick+0x150>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d104      	bne.n	800366e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003664:	4b36      	ldr	r3, [pc, #216]	@ (8003740 <xTaskIncrementTick+0x15c>)
 8003666:	f04f 32ff 	mov.w	r2, #4294967295
 800366a:	601a      	str	r2, [r3, #0]
					break;
 800366c:	e03e      	b.n	80036ec <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800366e:	4b31      	ldr	r3, [pc, #196]	@ (8003734 <xTaskIncrementTick+0x150>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	68db      	ldr	r3, [r3, #12]
 8003676:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800367e:	693a      	ldr	r2, [r7, #16]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	429a      	cmp	r2, r3
 8003684:	d203      	bcs.n	800368e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003686:	4a2e      	ldr	r2, [pc, #184]	@ (8003740 <xTaskIncrementTick+0x15c>)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800368c:	e02e      	b.n	80036ec <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	3304      	adds	r3, #4
 8003692:	4618      	mov	r0, r3
 8003694:	f7ff f9b8 	bl	8002a08 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800369c:	2b00      	cmp	r3, #0
 800369e:	d004      	beq.n	80036aa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	3318      	adds	r3, #24
 80036a4:	4618      	mov	r0, r3
 80036a6:	f7ff f9af 	bl	8002a08 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ae:	2201      	movs	r2, #1
 80036b0:	409a      	lsls	r2, r3
 80036b2:	4b24      	ldr	r3, [pc, #144]	@ (8003744 <xTaskIncrementTick+0x160>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	4a22      	ldr	r2, [pc, #136]	@ (8003744 <xTaskIncrementTick+0x160>)
 80036ba:	6013      	str	r3, [r2, #0]
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036c0:	4613      	mov	r3, r2
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	4413      	add	r3, r2
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	4a1f      	ldr	r2, [pc, #124]	@ (8003748 <xTaskIncrementTick+0x164>)
 80036ca:	441a      	add	r2, r3
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	3304      	adds	r3, #4
 80036d0:	4619      	mov	r1, r3
 80036d2:	4610      	mov	r0, r2
 80036d4:	f7ff f93b 	bl	800294e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036dc:	4b1b      	ldr	r3, [pc, #108]	@ (800374c <xTaskIncrementTick+0x168>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d3b9      	bcc.n	800365a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80036e6:	2301      	movs	r3, #1
 80036e8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80036ea:	e7b6      	b.n	800365a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80036ec:	4b17      	ldr	r3, [pc, #92]	@ (800374c <xTaskIncrementTick+0x168>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036f2:	4915      	ldr	r1, [pc, #84]	@ (8003748 <xTaskIncrementTick+0x164>)
 80036f4:	4613      	mov	r3, r2
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	4413      	add	r3, r2
 80036fa:	009b      	lsls	r3, r3, #2
 80036fc:	440b      	add	r3, r1
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	2b01      	cmp	r3, #1
 8003702:	d901      	bls.n	8003708 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003704:	2301      	movs	r3, #1
 8003706:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003708:	4b11      	ldr	r3, [pc, #68]	@ (8003750 <xTaskIncrementTick+0x16c>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d007      	beq.n	8003720 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003710:	2301      	movs	r3, #1
 8003712:	617b      	str	r3, [r7, #20]
 8003714:	e004      	b.n	8003720 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003716:	4b0f      	ldr	r3, [pc, #60]	@ (8003754 <xTaskIncrementTick+0x170>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	3301      	adds	r3, #1
 800371c:	4a0d      	ldr	r2, [pc, #52]	@ (8003754 <xTaskIncrementTick+0x170>)
 800371e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003720:	697b      	ldr	r3, [r7, #20]
}
 8003722:	4618      	mov	r0, r3
 8003724:	3718      	adds	r7, #24
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	200004f4 	.word	0x200004f4
 8003730:	200004d0 	.word	0x200004d0
 8003734:	20000484 	.word	0x20000484
 8003738:	20000488 	.word	0x20000488
 800373c:	200004e4 	.word	0x200004e4
 8003740:	200004ec 	.word	0x200004ec
 8003744:	200004d4 	.word	0x200004d4
 8003748:	200003d0 	.word	0x200003d0
 800374c:	200003cc 	.word	0x200003cc
 8003750:	200004e0 	.word	0x200004e0
 8003754:	200004dc 	.word	0x200004dc

08003758 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003758:	b480      	push	{r7}
 800375a:	b087      	sub	sp, #28
 800375c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800375e:	4b2a      	ldr	r3, [pc, #168]	@ (8003808 <vTaskSwitchContext+0xb0>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d003      	beq.n	800376e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003766:	4b29      	ldr	r3, [pc, #164]	@ (800380c <vTaskSwitchContext+0xb4>)
 8003768:	2201      	movs	r2, #1
 800376a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800376c:	e045      	b.n	80037fa <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800376e:	4b27      	ldr	r3, [pc, #156]	@ (800380c <vTaskSwitchContext+0xb4>)
 8003770:	2200      	movs	r2, #0
 8003772:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003774:	4b26      	ldr	r3, [pc, #152]	@ (8003810 <vTaskSwitchContext+0xb8>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	fab3 f383 	clz	r3, r3
 8003780:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003782:	7afb      	ldrb	r3, [r7, #11]
 8003784:	f1c3 031f 	rsb	r3, r3, #31
 8003788:	617b      	str	r3, [r7, #20]
 800378a:	4922      	ldr	r1, [pc, #136]	@ (8003814 <vTaskSwitchContext+0xbc>)
 800378c:	697a      	ldr	r2, [r7, #20]
 800378e:	4613      	mov	r3, r2
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	4413      	add	r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	440b      	add	r3, r1
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d10b      	bne.n	80037b6 <vTaskSwitchContext+0x5e>
	__asm volatile
 800379e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037a2:	f383 8811 	msr	BASEPRI, r3
 80037a6:	f3bf 8f6f 	isb	sy
 80037aa:	f3bf 8f4f 	dsb	sy
 80037ae:	607b      	str	r3, [r7, #4]
}
 80037b0:	bf00      	nop
 80037b2:	bf00      	nop
 80037b4:	e7fd      	b.n	80037b2 <vTaskSwitchContext+0x5a>
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	4613      	mov	r3, r2
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	4413      	add	r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	4a14      	ldr	r2, [pc, #80]	@ (8003814 <vTaskSwitchContext+0xbc>)
 80037c2:	4413      	add	r3, r2
 80037c4:	613b      	str	r3, [r7, #16]
 80037c6:	693b      	ldr	r3, [r7, #16]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	685a      	ldr	r2, [r3, #4]
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	605a      	str	r2, [r3, #4]
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	685a      	ldr	r2, [r3, #4]
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	3308      	adds	r3, #8
 80037d8:	429a      	cmp	r2, r3
 80037da:	d104      	bne.n	80037e6 <vTaskSwitchContext+0x8e>
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	685a      	ldr	r2, [r3, #4]
 80037e2:	693b      	ldr	r3, [r7, #16]
 80037e4:	605a      	str	r2, [r3, #4]
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	4a0a      	ldr	r2, [pc, #40]	@ (8003818 <vTaskSwitchContext+0xc0>)
 80037ee:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80037f0:	4b09      	ldr	r3, [pc, #36]	@ (8003818 <vTaskSwitchContext+0xc0>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	334c      	adds	r3, #76	@ 0x4c
 80037f6:	4a09      	ldr	r2, [pc, #36]	@ (800381c <vTaskSwitchContext+0xc4>)
 80037f8:	6013      	str	r3, [r2, #0]
}
 80037fa:	bf00      	nop
 80037fc:	371c      	adds	r7, #28
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	200004f4 	.word	0x200004f4
 800380c:	200004e0 	.word	0x200004e0
 8003810:	200004d4 	.word	0x200004d4
 8003814:	200003d0 	.word	0x200003d0
 8003818:	200003cc 	.word	0x200003cc
 800381c:	2000001c 	.word	0x2000001c

08003820 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003828:	f000 f852 	bl	80038d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800382c:	4b06      	ldr	r3, [pc, #24]	@ (8003848 <prvIdleTask+0x28>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2b01      	cmp	r3, #1
 8003832:	d9f9      	bls.n	8003828 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003834:	4b05      	ldr	r3, [pc, #20]	@ (800384c <prvIdleTask+0x2c>)
 8003836:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800383a:	601a      	str	r2, [r3, #0]
 800383c:	f3bf 8f4f 	dsb	sy
 8003840:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003844:	e7f0      	b.n	8003828 <prvIdleTask+0x8>
 8003846:	bf00      	nop
 8003848:	200003d0 	.word	0x200003d0
 800384c:	e000ed04 	.word	0xe000ed04

08003850 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003856:	2300      	movs	r3, #0
 8003858:	607b      	str	r3, [r7, #4]
 800385a:	e00c      	b.n	8003876 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800385c:	687a      	ldr	r2, [r7, #4]
 800385e:	4613      	mov	r3, r2
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	4413      	add	r3, r2
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	4a12      	ldr	r2, [pc, #72]	@ (80038b0 <prvInitialiseTaskLists+0x60>)
 8003868:	4413      	add	r3, r2
 800386a:	4618      	mov	r0, r3
 800386c:	f7ff f842 	bl	80028f4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	3301      	adds	r3, #1
 8003874:	607b      	str	r3, [r7, #4]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2b06      	cmp	r3, #6
 800387a:	d9ef      	bls.n	800385c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800387c:	480d      	ldr	r0, [pc, #52]	@ (80038b4 <prvInitialiseTaskLists+0x64>)
 800387e:	f7ff f839 	bl	80028f4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003882:	480d      	ldr	r0, [pc, #52]	@ (80038b8 <prvInitialiseTaskLists+0x68>)
 8003884:	f7ff f836 	bl	80028f4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003888:	480c      	ldr	r0, [pc, #48]	@ (80038bc <prvInitialiseTaskLists+0x6c>)
 800388a:	f7ff f833 	bl	80028f4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800388e:	480c      	ldr	r0, [pc, #48]	@ (80038c0 <prvInitialiseTaskLists+0x70>)
 8003890:	f7ff f830 	bl	80028f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003894:	480b      	ldr	r0, [pc, #44]	@ (80038c4 <prvInitialiseTaskLists+0x74>)
 8003896:	f7ff f82d 	bl	80028f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800389a:	4b0b      	ldr	r3, [pc, #44]	@ (80038c8 <prvInitialiseTaskLists+0x78>)
 800389c:	4a05      	ldr	r2, [pc, #20]	@ (80038b4 <prvInitialiseTaskLists+0x64>)
 800389e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80038a0:	4b0a      	ldr	r3, [pc, #40]	@ (80038cc <prvInitialiseTaskLists+0x7c>)
 80038a2:	4a05      	ldr	r2, [pc, #20]	@ (80038b8 <prvInitialiseTaskLists+0x68>)
 80038a4:	601a      	str	r2, [r3, #0]
}
 80038a6:	bf00      	nop
 80038a8:	3708      	adds	r7, #8
 80038aa:	46bd      	mov	sp, r7
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	200003d0 	.word	0x200003d0
 80038b4:	2000045c 	.word	0x2000045c
 80038b8:	20000470 	.word	0x20000470
 80038bc:	2000048c 	.word	0x2000048c
 80038c0:	200004a0 	.word	0x200004a0
 80038c4:	200004b8 	.word	0x200004b8
 80038c8:	20000484 	.word	0x20000484
 80038cc:	20000488 	.word	0x20000488

080038d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80038d6:	e019      	b.n	800390c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80038d8:	f000 fa16 	bl	8003d08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038dc:	4b10      	ldr	r3, [pc, #64]	@ (8003920 <prvCheckTasksWaitingTermination+0x50>)
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	3304      	adds	r3, #4
 80038e8:	4618      	mov	r0, r3
 80038ea:	f7ff f88d 	bl	8002a08 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80038ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003924 <prvCheckTasksWaitingTermination+0x54>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	3b01      	subs	r3, #1
 80038f4:	4a0b      	ldr	r2, [pc, #44]	@ (8003924 <prvCheckTasksWaitingTermination+0x54>)
 80038f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80038f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003928 <prvCheckTasksWaitingTermination+0x58>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	3b01      	subs	r3, #1
 80038fe:	4a0a      	ldr	r2, [pc, #40]	@ (8003928 <prvCheckTasksWaitingTermination+0x58>)
 8003900:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003902:	f000 fa33 	bl	8003d6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f000 f810 	bl	800392c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800390c:	4b06      	ldr	r3, [pc, #24]	@ (8003928 <prvCheckTasksWaitingTermination+0x58>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d1e1      	bne.n	80038d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003914:	bf00      	nop
 8003916:	bf00      	nop
 8003918:	3708      	adds	r7, #8
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	200004a0 	.word	0x200004a0
 8003924:	200004cc 	.word	0x200004cc
 8003928:	200004b4 	.word	0x200004b4

0800392c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800392c:	b580      	push	{r7, lr}
 800392e:	b084      	sub	sp, #16
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	334c      	adds	r3, #76	@ 0x4c
 8003938:	4618      	mov	r0, r3
 800393a:	f000 ff17 	bl	800476c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8003944:	2b00      	cmp	r3, #0
 8003946:	d108      	bne.n	800395a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800394c:	4618      	mov	r0, r3
 800394e:	f000 fbcb 	bl	80040e8 <vPortFree>
				vPortFree( pxTCB );
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 fbc8 	bl	80040e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003958:	e019      	b.n	800398e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8003960:	2b01      	cmp	r3, #1
 8003962:	d103      	bne.n	800396c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 fbbf 	bl	80040e8 <vPortFree>
	}
 800396a:	e010      	b.n	800398e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8003972:	2b02      	cmp	r3, #2
 8003974:	d00b      	beq.n	800398e <prvDeleteTCB+0x62>
	__asm volatile
 8003976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800397a:	f383 8811 	msr	BASEPRI, r3
 800397e:	f3bf 8f6f 	isb	sy
 8003982:	f3bf 8f4f 	dsb	sy
 8003986:	60fb      	str	r3, [r7, #12]
}
 8003988:	bf00      	nop
 800398a:	bf00      	nop
 800398c:	e7fd      	b.n	800398a <prvDeleteTCB+0x5e>
	}
 800398e:	bf00      	nop
 8003990:	3710      	adds	r7, #16
 8003992:	46bd      	mov	sp, r7
 8003994:	bd80      	pop	{r7, pc}
	...

08003998 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800399e:	4b0c      	ldr	r3, [pc, #48]	@ (80039d0 <prvResetNextTaskUnblockTime+0x38>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d104      	bne.n	80039b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80039a8:	4b0a      	ldr	r3, [pc, #40]	@ (80039d4 <prvResetNextTaskUnblockTime+0x3c>)
 80039aa:	f04f 32ff 	mov.w	r2, #4294967295
 80039ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80039b0:	e008      	b.n	80039c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80039b2:	4b07      	ldr	r3, [pc, #28]	@ (80039d0 <prvResetNextTaskUnblockTime+0x38>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	4a04      	ldr	r2, [pc, #16]	@ (80039d4 <prvResetNextTaskUnblockTime+0x3c>)
 80039c2:	6013      	str	r3, [r2, #0]
}
 80039c4:	bf00      	nop
 80039c6:	370c      	adds	r7, #12
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr
 80039d0:	20000484 	.word	0x20000484
 80039d4:	200004ec 	.word	0x200004ec

080039d8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b084      	sub	sp, #16
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80039e2:	4b29      	ldr	r3, [pc, #164]	@ (8003a88 <prvAddCurrentTaskToDelayedList+0xb0>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80039e8:	4b28      	ldr	r3, [pc, #160]	@ (8003a8c <prvAddCurrentTaskToDelayedList+0xb4>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	3304      	adds	r3, #4
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7ff f80a 	bl	8002a08 <uxListRemove>
 80039f4:	4603      	mov	r3, r0
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10b      	bne.n	8003a12 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80039fa:	4b24      	ldr	r3, [pc, #144]	@ (8003a8c <prvAddCurrentTaskToDelayedList+0xb4>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a00:	2201      	movs	r2, #1
 8003a02:	fa02 f303 	lsl.w	r3, r2, r3
 8003a06:	43da      	mvns	r2, r3
 8003a08:	4b21      	ldr	r3, [pc, #132]	@ (8003a90 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4013      	ands	r3, r2
 8003a0e:	4a20      	ldr	r2, [pc, #128]	@ (8003a90 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003a10:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a18:	d10a      	bne.n	8003a30 <prvAddCurrentTaskToDelayedList+0x58>
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d007      	beq.n	8003a30 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a20:	4b1a      	ldr	r3, [pc, #104]	@ (8003a8c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	3304      	adds	r3, #4
 8003a26:	4619      	mov	r1, r3
 8003a28:	481a      	ldr	r0, [pc, #104]	@ (8003a94 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003a2a:	f7fe ff90 	bl	800294e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003a2e:	e026      	b.n	8003a7e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003a30:	68fa      	ldr	r2, [r7, #12]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4413      	add	r3, r2
 8003a36:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003a38:	4b14      	ldr	r3, [pc, #80]	@ (8003a8c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68ba      	ldr	r2, [r7, #8]
 8003a3e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003a40:	68ba      	ldr	r2, [r7, #8]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d209      	bcs.n	8003a5c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a48:	4b13      	ldr	r3, [pc, #76]	@ (8003a98 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	4b0f      	ldr	r3, [pc, #60]	@ (8003a8c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	3304      	adds	r3, #4
 8003a52:	4619      	mov	r1, r3
 8003a54:	4610      	mov	r0, r2
 8003a56:	f7fe ff9e 	bl	8002996 <vListInsert>
}
 8003a5a:	e010      	b.n	8003a7e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a5c:	4b0f      	ldr	r3, [pc, #60]	@ (8003a9c <prvAddCurrentTaskToDelayedList+0xc4>)
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	4b0a      	ldr	r3, [pc, #40]	@ (8003a8c <prvAddCurrentTaskToDelayedList+0xb4>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	3304      	adds	r3, #4
 8003a66:	4619      	mov	r1, r3
 8003a68:	4610      	mov	r0, r2
 8003a6a:	f7fe ff94 	bl	8002996 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8003aa0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	68ba      	ldr	r2, [r7, #8]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d202      	bcs.n	8003a7e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003a78:	4a09      	ldr	r2, [pc, #36]	@ (8003aa0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	6013      	str	r3, [r2, #0]
}
 8003a7e:	bf00      	nop
 8003a80:	3710      	adds	r7, #16
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	200004d0 	.word	0x200004d0
 8003a8c:	200003cc 	.word	0x200003cc
 8003a90:	200004d4 	.word	0x200004d4
 8003a94:	200004b8 	.word	0x200004b8
 8003a98:	20000488 	.word	0x20000488
 8003a9c:	20000484 	.word	0x20000484
 8003aa0:	200004ec 	.word	0x200004ec

08003aa4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b085      	sub	sp, #20
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	60b9      	str	r1, [r7, #8]
 8003aae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	3b04      	subs	r3, #4
 8003ab4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003abc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	3b04      	subs	r3, #4
 8003ac2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	f023 0201 	bic.w	r2, r3, #1
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	3b04      	subs	r3, #4
 8003ad2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003ad4:	4a0c      	ldr	r2, [pc, #48]	@ (8003b08 <pxPortInitialiseStack+0x64>)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	3b14      	subs	r3, #20
 8003ade:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003ae0:	687a      	ldr	r2, [r7, #4]
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	3b04      	subs	r3, #4
 8003aea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f06f 0202 	mvn.w	r2, #2
 8003af2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	3b20      	subs	r3, #32
 8003af8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003afa:	68fb      	ldr	r3, [r7, #12]
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3714      	adds	r7, #20
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr
 8003b08:	08003b0d 	.word	0x08003b0d

08003b0c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b085      	sub	sp, #20
 8003b10:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003b12:	2300      	movs	r3, #0
 8003b14:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003b16:	4b13      	ldr	r3, [pc, #76]	@ (8003b64 <prvTaskExitError+0x58>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b1e:	d00b      	beq.n	8003b38 <prvTaskExitError+0x2c>
	__asm volatile
 8003b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b24:	f383 8811 	msr	BASEPRI, r3
 8003b28:	f3bf 8f6f 	isb	sy
 8003b2c:	f3bf 8f4f 	dsb	sy
 8003b30:	60fb      	str	r3, [r7, #12]
}
 8003b32:	bf00      	nop
 8003b34:	bf00      	nop
 8003b36:	e7fd      	b.n	8003b34 <prvTaskExitError+0x28>
	__asm volatile
 8003b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b3c:	f383 8811 	msr	BASEPRI, r3
 8003b40:	f3bf 8f6f 	isb	sy
 8003b44:	f3bf 8f4f 	dsb	sy
 8003b48:	60bb      	str	r3, [r7, #8]
}
 8003b4a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003b4c:	bf00      	nop
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d0fc      	beq.n	8003b4e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003b54:	bf00      	nop
 8003b56:	bf00      	nop
 8003b58:	3714      	adds	r7, #20
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	2000000c 	.word	0x2000000c
	...

08003b70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003b70:	4b07      	ldr	r3, [pc, #28]	@ (8003b90 <pxCurrentTCBConst2>)
 8003b72:	6819      	ldr	r1, [r3, #0]
 8003b74:	6808      	ldr	r0, [r1, #0]
 8003b76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b7a:	f380 8809 	msr	PSP, r0
 8003b7e:	f3bf 8f6f 	isb	sy
 8003b82:	f04f 0000 	mov.w	r0, #0
 8003b86:	f380 8811 	msr	BASEPRI, r0
 8003b8a:	4770      	bx	lr
 8003b8c:	f3af 8000 	nop.w

08003b90 <pxCurrentTCBConst2>:
 8003b90:	200003cc 	.word	0x200003cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003b94:	bf00      	nop
 8003b96:	bf00      	nop

08003b98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003b98:	4808      	ldr	r0, [pc, #32]	@ (8003bbc <prvPortStartFirstTask+0x24>)
 8003b9a:	6800      	ldr	r0, [r0, #0]
 8003b9c:	6800      	ldr	r0, [r0, #0]
 8003b9e:	f380 8808 	msr	MSP, r0
 8003ba2:	f04f 0000 	mov.w	r0, #0
 8003ba6:	f380 8814 	msr	CONTROL, r0
 8003baa:	b662      	cpsie	i
 8003bac:	b661      	cpsie	f
 8003bae:	f3bf 8f4f 	dsb	sy
 8003bb2:	f3bf 8f6f 	isb	sy
 8003bb6:	df00      	svc	0
 8003bb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003bba:	bf00      	nop
 8003bbc:	e000ed08 	.word	0xe000ed08

08003bc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b086      	sub	sp, #24
 8003bc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003bc6:	4b47      	ldr	r3, [pc, #284]	@ (8003ce4 <xPortStartScheduler+0x124>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a47      	ldr	r2, [pc, #284]	@ (8003ce8 <xPortStartScheduler+0x128>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d10b      	bne.n	8003be8 <xPortStartScheduler+0x28>
	__asm volatile
 8003bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bd4:	f383 8811 	msr	BASEPRI, r3
 8003bd8:	f3bf 8f6f 	isb	sy
 8003bdc:	f3bf 8f4f 	dsb	sy
 8003be0:	60fb      	str	r3, [r7, #12]
}
 8003be2:	bf00      	nop
 8003be4:	bf00      	nop
 8003be6:	e7fd      	b.n	8003be4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003be8:	4b3e      	ldr	r3, [pc, #248]	@ (8003ce4 <xPortStartScheduler+0x124>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a3f      	ldr	r2, [pc, #252]	@ (8003cec <xPortStartScheduler+0x12c>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d10b      	bne.n	8003c0a <xPortStartScheduler+0x4a>
	__asm volatile
 8003bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bf6:	f383 8811 	msr	BASEPRI, r3
 8003bfa:	f3bf 8f6f 	isb	sy
 8003bfe:	f3bf 8f4f 	dsb	sy
 8003c02:	613b      	str	r3, [r7, #16]
}
 8003c04:	bf00      	nop
 8003c06:	bf00      	nop
 8003c08:	e7fd      	b.n	8003c06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003c0a:	4b39      	ldr	r3, [pc, #228]	@ (8003cf0 <xPortStartScheduler+0x130>)
 8003c0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	22ff      	movs	r2, #255	@ 0xff
 8003c1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003c24:	78fb      	ldrb	r3, [r7, #3]
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003c2c:	b2da      	uxtb	r2, r3
 8003c2e:	4b31      	ldr	r3, [pc, #196]	@ (8003cf4 <xPortStartScheduler+0x134>)
 8003c30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003c32:	4b31      	ldr	r3, [pc, #196]	@ (8003cf8 <xPortStartScheduler+0x138>)
 8003c34:	2207      	movs	r2, #7
 8003c36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003c38:	e009      	b.n	8003c4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8003c3a:	4b2f      	ldr	r3, [pc, #188]	@ (8003cf8 <xPortStartScheduler+0x138>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	3b01      	subs	r3, #1
 8003c40:	4a2d      	ldr	r2, [pc, #180]	@ (8003cf8 <xPortStartScheduler+0x138>)
 8003c42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003c44:	78fb      	ldrb	r3, [r7, #3]
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003c4e:	78fb      	ldrb	r3, [r7, #3]
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c56:	2b80      	cmp	r3, #128	@ 0x80
 8003c58:	d0ef      	beq.n	8003c3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003c5a:	4b27      	ldr	r3, [pc, #156]	@ (8003cf8 <xPortStartScheduler+0x138>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f1c3 0307 	rsb	r3, r3, #7
 8003c62:	2b04      	cmp	r3, #4
 8003c64:	d00b      	beq.n	8003c7e <xPortStartScheduler+0xbe>
	__asm volatile
 8003c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c6a:	f383 8811 	msr	BASEPRI, r3
 8003c6e:	f3bf 8f6f 	isb	sy
 8003c72:	f3bf 8f4f 	dsb	sy
 8003c76:	60bb      	str	r3, [r7, #8]
}
 8003c78:	bf00      	nop
 8003c7a:	bf00      	nop
 8003c7c:	e7fd      	b.n	8003c7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8003cf8 <xPortStartScheduler+0x138>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	021b      	lsls	r3, r3, #8
 8003c84:	4a1c      	ldr	r2, [pc, #112]	@ (8003cf8 <xPortStartScheduler+0x138>)
 8003c86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003c88:	4b1b      	ldr	r3, [pc, #108]	@ (8003cf8 <xPortStartScheduler+0x138>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003c90:	4a19      	ldr	r2, [pc, #100]	@ (8003cf8 <xPortStartScheduler+0x138>)
 8003c92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	b2da      	uxtb	r2, r3
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003c9c:	4b17      	ldr	r3, [pc, #92]	@ (8003cfc <xPortStartScheduler+0x13c>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a16      	ldr	r2, [pc, #88]	@ (8003cfc <xPortStartScheduler+0x13c>)
 8003ca2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003ca6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003ca8:	4b14      	ldr	r3, [pc, #80]	@ (8003cfc <xPortStartScheduler+0x13c>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a13      	ldr	r2, [pc, #76]	@ (8003cfc <xPortStartScheduler+0x13c>)
 8003cae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8003cb2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003cb4:	f000 f8da 	bl	8003e6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003cb8:	4b11      	ldr	r3, [pc, #68]	@ (8003d00 <xPortStartScheduler+0x140>)
 8003cba:	2200      	movs	r2, #0
 8003cbc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003cbe:	f000 f8f9 	bl	8003eb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003cc2:	4b10      	ldr	r3, [pc, #64]	@ (8003d04 <xPortStartScheduler+0x144>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a0f      	ldr	r2, [pc, #60]	@ (8003d04 <xPortStartScheduler+0x144>)
 8003cc8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8003ccc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003cce:	f7ff ff63 	bl	8003b98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003cd2:	f7ff fd41 	bl	8003758 <vTaskSwitchContext>
	prvTaskExitError();
 8003cd6:	f7ff ff19 	bl	8003b0c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003cda:	2300      	movs	r3, #0
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	3718      	adds	r7, #24
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bd80      	pop	{r7, pc}
 8003ce4:	e000ed00 	.word	0xe000ed00
 8003ce8:	410fc271 	.word	0x410fc271
 8003cec:	410fc270 	.word	0x410fc270
 8003cf0:	e000e400 	.word	0xe000e400
 8003cf4:	200004f8 	.word	0x200004f8
 8003cf8:	200004fc 	.word	0x200004fc
 8003cfc:	e000ed20 	.word	0xe000ed20
 8003d00:	2000000c 	.word	0x2000000c
 8003d04:	e000ef34 	.word	0xe000ef34

08003d08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
	__asm volatile
 8003d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d12:	f383 8811 	msr	BASEPRI, r3
 8003d16:	f3bf 8f6f 	isb	sy
 8003d1a:	f3bf 8f4f 	dsb	sy
 8003d1e:	607b      	str	r3, [r7, #4]
}
 8003d20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003d22:	4b10      	ldr	r3, [pc, #64]	@ (8003d64 <vPortEnterCritical+0x5c>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	3301      	adds	r3, #1
 8003d28:	4a0e      	ldr	r2, [pc, #56]	@ (8003d64 <vPortEnterCritical+0x5c>)
 8003d2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003d2c:	4b0d      	ldr	r3, [pc, #52]	@ (8003d64 <vPortEnterCritical+0x5c>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d110      	bne.n	8003d56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003d34:	4b0c      	ldr	r3, [pc, #48]	@ (8003d68 <vPortEnterCritical+0x60>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d00b      	beq.n	8003d56 <vPortEnterCritical+0x4e>
	__asm volatile
 8003d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d42:	f383 8811 	msr	BASEPRI, r3
 8003d46:	f3bf 8f6f 	isb	sy
 8003d4a:	f3bf 8f4f 	dsb	sy
 8003d4e:	603b      	str	r3, [r7, #0]
}
 8003d50:	bf00      	nop
 8003d52:	bf00      	nop
 8003d54:	e7fd      	b.n	8003d52 <vPortEnterCritical+0x4a>
	}
}
 8003d56:	bf00      	nop
 8003d58:	370c      	adds	r7, #12
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	2000000c 	.word	0x2000000c
 8003d68:	e000ed04 	.word	0xe000ed04

08003d6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003d72:	4b12      	ldr	r3, [pc, #72]	@ (8003dbc <vPortExitCritical+0x50>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10b      	bne.n	8003d92 <vPortExitCritical+0x26>
	__asm volatile
 8003d7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d7e:	f383 8811 	msr	BASEPRI, r3
 8003d82:	f3bf 8f6f 	isb	sy
 8003d86:	f3bf 8f4f 	dsb	sy
 8003d8a:	607b      	str	r3, [r7, #4]
}
 8003d8c:	bf00      	nop
 8003d8e:	bf00      	nop
 8003d90:	e7fd      	b.n	8003d8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8003d92:	4b0a      	ldr	r3, [pc, #40]	@ (8003dbc <vPortExitCritical+0x50>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	3b01      	subs	r3, #1
 8003d98:	4a08      	ldr	r2, [pc, #32]	@ (8003dbc <vPortExitCritical+0x50>)
 8003d9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003d9c:	4b07      	ldr	r3, [pc, #28]	@ (8003dbc <vPortExitCritical+0x50>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d105      	bne.n	8003db0 <vPortExitCritical+0x44>
 8003da4:	2300      	movs	r3, #0
 8003da6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	f383 8811 	msr	BASEPRI, r3
}
 8003dae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003db0:	bf00      	nop
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr
 8003dbc:	2000000c 	.word	0x2000000c

08003dc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003dc0:	f3ef 8009 	mrs	r0, PSP
 8003dc4:	f3bf 8f6f 	isb	sy
 8003dc8:	4b15      	ldr	r3, [pc, #84]	@ (8003e20 <pxCurrentTCBConst>)
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	f01e 0f10 	tst.w	lr, #16
 8003dd0:	bf08      	it	eq
 8003dd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003dd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dda:	6010      	str	r0, [r2, #0]
 8003ddc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003de0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8003de4:	f380 8811 	msr	BASEPRI, r0
 8003de8:	f3bf 8f4f 	dsb	sy
 8003dec:	f3bf 8f6f 	isb	sy
 8003df0:	f7ff fcb2 	bl	8003758 <vTaskSwitchContext>
 8003df4:	f04f 0000 	mov.w	r0, #0
 8003df8:	f380 8811 	msr	BASEPRI, r0
 8003dfc:	bc09      	pop	{r0, r3}
 8003dfe:	6819      	ldr	r1, [r3, #0]
 8003e00:	6808      	ldr	r0, [r1, #0]
 8003e02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e06:	f01e 0f10 	tst.w	lr, #16
 8003e0a:	bf08      	it	eq
 8003e0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003e10:	f380 8809 	msr	PSP, r0
 8003e14:	f3bf 8f6f 	isb	sy
 8003e18:	4770      	bx	lr
 8003e1a:	bf00      	nop
 8003e1c:	f3af 8000 	nop.w

08003e20 <pxCurrentTCBConst>:
 8003e20:	200003cc 	.word	0x200003cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003e24:	bf00      	nop
 8003e26:	bf00      	nop

08003e28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b082      	sub	sp, #8
 8003e2c:	af00      	add	r7, sp, #0
	__asm volatile
 8003e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e32:	f383 8811 	msr	BASEPRI, r3
 8003e36:	f3bf 8f6f 	isb	sy
 8003e3a:	f3bf 8f4f 	dsb	sy
 8003e3e:	607b      	str	r3, [r7, #4]
}
 8003e40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003e42:	f7ff fbcf 	bl	80035e4 <xTaskIncrementTick>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d003      	beq.n	8003e54 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003e4c:	4b06      	ldr	r3, [pc, #24]	@ (8003e68 <SysTick_Handler+0x40>)
 8003e4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e52:	601a      	str	r2, [r3, #0]
 8003e54:	2300      	movs	r3, #0
 8003e56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	f383 8811 	msr	BASEPRI, r3
}
 8003e5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8003e60:	bf00      	nop
 8003e62:	3708      	adds	r7, #8
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	e000ed04 	.word	0xe000ed04

08003e6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003e70:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea0 <vPortSetupTimerInterrupt+0x34>)
 8003e72:	2200      	movs	r2, #0
 8003e74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003e76:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea4 <vPortSetupTimerInterrupt+0x38>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003e7c:	4b0a      	ldr	r3, [pc, #40]	@ (8003ea8 <vPortSetupTimerInterrupt+0x3c>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a0a      	ldr	r2, [pc, #40]	@ (8003eac <vPortSetupTimerInterrupt+0x40>)
 8003e82:	fba2 2303 	umull	r2, r3, r2, r3
 8003e86:	099b      	lsrs	r3, r3, #6
 8003e88:	4a09      	ldr	r2, [pc, #36]	@ (8003eb0 <vPortSetupTimerInterrupt+0x44>)
 8003e8a:	3b01      	subs	r3, #1
 8003e8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003e8e:	4b04      	ldr	r3, [pc, #16]	@ (8003ea0 <vPortSetupTimerInterrupt+0x34>)
 8003e90:	2207      	movs	r2, #7
 8003e92:	601a      	str	r2, [r3, #0]
}
 8003e94:	bf00      	nop
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop
 8003ea0:	e000e010 	.word	0xe000e010
 8003ea4:	e000e018 	.word	0xe000e018
 8003ea8:	20000000 	.word	0x20000000
 8003eac:	10624dd3 	.word	0x10624dd3
 8003eb0:	e000e014 	.word	0xe000e014

08003eb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003eb4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8003ec4 <vPortEnableVFP+0x10>
 8003eb8:	6801      	ldr	r1, [r0, #0]
 8003eba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8003ebe:	6001      	str	r1, [r0, #0]
 8003ec0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003ec2:	bf00      	nop
 8003ec4:	e000ed88 	.word	0xe000ed88

08003ec8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003ec8:	b480      	push	{r7}
 8003eca:	b085      	sub	sp, #20
 8003ecc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003ece:	f3ef 8305 	mrs	r3, IPSR
 8003ed2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2b0f      	cmp	r3, #15
 8003ed8:	d915      	bls.n	8003f06 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003eda:	4a18      	ldr	r2, [pc, #96]	@ (8003f3c <vPortValidateInterruptPriority+0x74>)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	4413      	add	r3, r2
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003ee4:	4b16      	ldr	r3, [pc, #88]	@ (8003f40 <vPortValidateInterruptPriority+0x78>)
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	7afa      	ldrb	r2, [r7, #11]
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d20b      	bcs.n	8003f06 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8003eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ef2:	f383 8811 	msr	BASEPRI, r3
 8003ef6:	f3bf 8f6f 	isb	sy
 8003efa:	f3bf 8f4f 	dsb	sy
 8003efe:	607b      	str	r3, [r7, #4]
}
 8003f00:	bf00      	nop
 8003f02:	bf00      	nop
 8003f04:	e7fd      	b.n	8003f02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003f06:	4b0f      	ldr	r3, [pc, #60]	@ (8003f44 <vPortValidateInterruptPriority+0x7c>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003f0e:	4b0e      	ldr	r3, [pc, #56]	@ (8003f48 <vPortValidateInterruptPriority+0x80>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d90b      	bls.n	8003f2e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8003f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f1a:	f383 8811 	msr	BASEPRI, r3
 8003f1e:	f3bf 8f6f 	isb	sy
 8003f22:	f3bf 8f4f 	dsb	sy
 8003f26:	603b      	str	r3, [r7, #0]
}
 8003f28:	bf00      	nop
 8003f2a:	bf00      	nop
 8003f2c:	e7fd      	b.n	8003f2a <vPortValidateInterruptPriority+0x62>
	}
 8003f2e:	bf00      	nop
 8003f30:	3714      	adds	r7, #20
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	e000e3f0 	.word	0xe000e3f0
 8003f40:	200004f8 	.word	0x200004f8
 8003f44:	e000ed0c 	.word	0xe000ed0c
 8003f48:	200004fc 	.word	0x200004fc

08003f4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b08a      	sub	sp, #40	@ 0x28
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003f54:	2300      	movs	r3, #0
 8003f56:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003f58:	f7ff fa76 	bl	8003448 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003f5c:	4b5c      	ldr	r3, [pc, #368]	@ (80040d0 <pvPortMalloc+0x184>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d101      	bne.n	8003f68 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003f64:	f000 f924 	bl	80041b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003f68:	4b5a      	ldr	r3, [pc, #360]	@ (80040d4 <pvPortMalloc+0x188>)
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	4013      	ands	r3, r2
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	f040 8095 	bne.w	80040a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d01e      	beq.n	8003fba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8003f7c:	2208      	movs	r2, #8
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4413      	add	r3, r2
 8003f82:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f003 0307 	and.w	r3, r3, #7
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d015      	beq.n	8003fba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f023 0307 	bic.w	r3, r3, #7
 8003f94:	3308      	adds	r3, #8
 8003f96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f003 0307 	and.w	r3, r3, #7
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d00b      	beq.n	8003fba <pvPortMalloc+0x6e>
	__asm volatile
 8003fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fa6:	f383 8811 	msr	BASEPRI, r3
 8003faa:	f3bf 8f6f 	isb	sy
 8003fae:	f3bf 8f4f 	dsb	sy
 8003fb2:	617b      	str	r3, [r7, #20]
}
 8003fb4:	bf00      	nop
 8003fb6:	bf00      	nop
 8003fb8:	e7fd      	b.n	8003fb6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d06f      	beq.n	80040a0 <pvPortMalloc+0x154>
 8003fc0:	4b45      	ldr	r3, [pc, #276]	@ (80040d8 <pvPortMalloc+0x18c>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	687a      	ldr	r2, [r7, #4]
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d86a      	bhi.n	80040a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003fca:	4b44      	ldr	r3, [pc, #272]	@ (80040dc <pvPortMalloc+0x190>)
 8003fcc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003fce:	4b43      	ldr	r3, [pc, #268]	@ (80040dc <pvPortMalloc+0x190>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003fd4:	e004      	b.n	8003fe0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8003fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d903      	bls.n	8003ff2 <pvPortMalloc+0xa6>
 8003fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d1f1      	bne.n	8003fd6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003ff2:	4b37      	ldr	r3, [pc, #220]	@ (80040d0 <pvPortMalloc+0x184>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d051      	beq.n	80040a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003ffc:	6a3b      	ldr	r3, [r7, #32]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	2208      	movs	r2, #8
 8004002:	4413      	add	r3, r2
 8004004:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	6a3b      	ldr	r3, [r7, #32]
 800400c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800400e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004010:	685a      	ldr	r2, [r3, #4]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	1ad2      	subs	r2, r2, r3
 8004016:	2308      	movs	r3, #8
 8004018:	005b      	lsls	r3, r3, #1
 800401a:	429a      	cmp	r2, r3
 800401c:	d920      	bls.n	8004060 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800401e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	4413      	add	r3, r2
 8004024:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	f003 0307 	and.w	r3, r3, #7
 800402c:	2b00      	cmp	r3, #0
 800402e:	d00b      	beq.n	8004048 <pvPortMalloc+0xfc>
	__asm volatile
 8004030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004034:	f383 8811 	msr	BASEPRI, r3
 8004038:	f3bf 8f6f 	isb	sy
 800403c:	f3bf 8f4f 	dsb	sy
 8004040:	613b      	str	r3, [r7, #16]
}
 8004042:	bf00      	nop
 8004044:	bf00      	nop
 8004046:	e7fd      	b.n	8004044 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800404a:	685a      	ldr	r2, [r3, #4]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	1ad2      	subs	r2, r2, r3
 8004050:	69bb      	ldr	r3, [r7, #24]
 8004052:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800405a:	69b8      	ldr	r0, [r7, #24]
 800405c:	f000 f90a 	bl	8004274 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004060:	4b1d      	ldr	r3, [pc, #116]	@ (80040d8 <pvPortMalloc+0x18c>)
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	4a1b      	ldr	r2, [pc, #108]	@ (80040d8 <pvPortMalloc+0x18c>)
 800406c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800406e:	4b1a      	ldr	r3, [pc, #104]	@ (80040d8 <pvPortMalloc+0x18c>)
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	4b1b      	ldr	r3, [pc, #108]	@ (80040e0 <pvPortMalloc+0x194>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	429a      	cmp	r2, r3
 8004078:	d203      	bcs.n	8004082 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800407a:	4b17      	ldr	r3, [pc, #92]	@ (80040d8 <pvPortMalloc+0x18c>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a18      	ldr	r2, [pc, #96]	@ (80040e0 <pvPortMalloc+0x194>)
 8004080:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	4b13      	ldr	r3, [pc, #76]	@ (80040d4 <pvPortMalloc+0x188>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	431a      	orrs	r2, r3
 800408c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004092:	2200      	movs	r2, #0
 8004094:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004096:	4b13      	ldr	r3, [pc, #76]	@ (80040e4 <pvPortMalloc+0x198>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	3301      	adds	r3, #1
 800409c:	4a11      	ldr	r2, [pc, #68]	@ (80040e4 <pvPortMalloc+0x198>)
 800409e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80040a0:	f7ff f9e0 	bl	8003464 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	f003 0307 	and.w	r3, r3, #7
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00b      	beq.n	80040c6 <pvPortMalloc+0x17a>
	__asm volatile
 80040ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040b2:	f383 8811 	msr	BASEPRI, r3
 80040b6:	f3bf 8f6f 	isb	sy
 80040ba:	f3bf 8f4f 	dsb	sy
 80040be:	60fb      	str	r3, [r7, #12]
}
 80040c0:	bf00      	nop
 80040c2:	bf00      	nop
 80040c4:	e7fd      	b.n	80040c2 <pvPortMalloc+0x176>
	return pvReturn;
 80040c6:	69fb      	ldr	r3, [r7, #28]
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3728      	adds	r7, #40	@ 0x28
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	20004108 	.word	0x20004108
 80040d4:	2000411c 	.word	0x2000411c
 80040d8:	2000410c 	.word	0x2000410c
 80040dc:	20004100 	.word	0x20004100
 80040e0:	20004110 	.word	0x20004110
 80040e4:	20004114 	.word	0x20004114

080040e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b086      	sub	sp, #24
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d04f      	beq.n	800419a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80040fa:	2308      	movs	r3, #8
 80040fc:	425b      	negs	r3, r3
 80040fe:	697a      	ldr	r2, [r7, #20]
 8004100:	4413      	add	r3, r2
 8004102:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	685a      	ldr	r2, [r3, #4]
 800410c:	4b25      	ldr	r3, [pc, #148]	@ (80041a4 <vPortFree+0xbc>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4013      	ands	r3, r2
 8004112:	2b00      	cmp	r3, #0
 8004114:	d10b      	bne.n	800412e <vPortFree+0x46>
	__asm volatile
 8004116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800411a:	f383 8811 	msr	BASEPRI, r3
 800411e:	f3bf 8f6f 	isb	sy
 8004122:	f3bf 8f4f 	dsb	sy
 8004126:	60fb      	str	r3, [r7, #12]
}
 8004128:	bf00      	nop
 800412a:	bf00      	nop
 800412c:	e7fd      	b.n	800412a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00b      	beq.n	800414e <vPortFree+0x66>
	__asm volatile
 8004136:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800413a:	f383 8811 	msr	BASEPRI, r3
 800413e:	f3bf 8f6f 	isb	sy
 8004142:	f3bf 8f4f 	dsb	sy
 8004146:	60bb      	str	r3, [r7, #8]
}
 8004148:	bf00      	nop
 800414a:	bf00      	nop
 800414c:	e7fd      	b.n	800414a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	685a      	ldr	r2, [r3, #4]
 8004152:	4b14      	ldr	r3, [pc, #80]	@ (80041a4 <vPortFree+0xbc>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4013      	ands	r3, r2
 8004158:	2b00      	cmp	r3, #0
 800415a:	d01e      	beq.n	800419a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d11a      	bne.n	800419a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	685a      	ldr	r2, [r3, #4]
 8004168:	4b0e      	ldr	r3, [pc, #56]	@ (80041a4 <vPortFree+0xbc>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	43db      	mvns	r3, r3
 800416e:	401a      	ands	r2, r3
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004174:	f7ff f968 	bl	8003448 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004178:	693b      	ldr	r3, [r7, #16]
 800417a:	685a      	ldr	r2, [r3, #4]
 800417c:	4b0a      	ldr	r3, [pc, #40]	@ (80041a8 <vPortFree+0xc0>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4413      	add	r3, r2
 8004182:	4a09      	ldr	r2, [pc, #36]	@ (80041a8 <vPortFree+0xc0>)
 8004184:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004186:	6938      	ldr	r0, [r7, #16]
 8004188:	f000 f874 	bl	8004274 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800418c:	4b07      	ldr	r3, [pc, #28]	@ (80041ac <vPortFree+0xc4>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	3301      	adds	r3, #1
 8004192:	4a06      	ldr	r2, [pc, #24]	@ (80041ac <vPortFree+0xc4>)
 8004194:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004196:	f7ff f965 	bl	8003464 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800419a:	bf00      	nop
 800419c:	3718      	adds	r7, #24
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	2000411c 	.word	0x2000411c
 80041a8:	2000410c 	.word	0x2000410c
 80041ac:	20004118 	.word	0x20004118

080041b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80041b0:	b480      	push	{r7}
 80041b2:	b085      	sub	sp, #20
 80041b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80041b6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80041ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80041bc:	4b27      	ldr	r3, [pc, #156]	@ (800425c <prvHeapInit+0xac>)
 80041be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f003 0307 	and.w	r3, r3, #7
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00c      	beq.n	80041e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	3307      	adds	r3, #7
 80041ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	f023 0307 	bic.w	r3, r3, #7
 80041d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80041d8:	68ba      	ldr	r2, [r7, #8]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	4a1f      	ldr	r2, [pc, #124]	@ (800425c <prvHeapInit+0xac>)
 80041e0:	4413      	add	r3, r2
 80041e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80041e8:	4a1d      	ldr	r2, [pc, #116]	@ (8004260 <prvHeapInit+0xb0>)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80041ee:	4b1c      	ldr	r3, [pc, #112]	@ (8004260 <prvHeapInit+0xb0>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	68ba      	ldr	r2, [r7, #8]
 80041f8:	4413      	add	r3, r2
 80041fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80041fc:	2208      	movs	r2, #8
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	1a9b      	subs	r3, r3, r2
 8004202:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f023 0307 	bic.w	r3, r3, #7
 800420a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4a15      	ldr	r2, [pc, #84]	@ (8004264 <prvHeapInit+0xb4>)
 8004210:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004212:	4b14      	ldr	r3, [pc, #80]	@ (8004264 <prvHeapInit+0xb4>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2200      	movs	r2, #0
 8004218:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800421a:	4b12      	ldr	r3, [pc, #72]	@ (8004264 <prvHeapInit+0xb4>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2200      	movs	r2, #0
 8004220:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	68fa      	ldr	r2, [r7, #12]
 800422a:	1ad2      	subs	r2, r2, r3
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004230:	4b0c      	ldr	r3, [pc, #48]	@ (8004264 <prvHeapInit+0xb4>)
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	4a0a      	ldr	r2, [pc, #40]	@ (8004268 <prvHeapInit+0xb8>)
 800423e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	4a09      	ldr	r2, [pc, #36]	@ (800426c <prvHeapInit+0xbc>)
 8004246:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004248:	4b09      	ldr	r3, [pc, #36]	@ (8004270 <prvHeapInit+0xc0>)
 800424a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800424e:	601a      	str	r2, [r3, #0]
}
 8004250:	bf00      	nop
 8004252:	3714      	adds	r7, #20
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr
 800425c:	20000500 	.word	0x20000500
 8004260:	20004100 	.word	0x20004100
 8004264:	20004108 	.word	0x20004108
 8004268:	20004110 	.word	0x20004110
 800426c:	2000410c 	.word	0x2000410c
 8004270:	2000411c 	.word	0x2000411c

08004274 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004274:	b480      	push	{r7}
 8004276:	b085      	sub	sp, #20
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800427c:	4b28      	ldr	r3, [pc, #160]	@ (8004320 <prvInsertBlockIntoFreeList+0xac>)
 800427e:	60fb      	str	r3, [r7, #12]
 8004280:	e002      	b.n	8004288 <prvInsertBlockIntoFreeList+0x14>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	60fb      	str	r3, [r7, #12]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	429a      	cmp	r2, r3
 8004290:	d8f7      	bhi.n	8004282 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	68ba      	ldr	r2, [r7, #8]
 800429c:	4413      	add	r3, r2
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	429a      	cmp	r2, r3
 80042a2:	d108      	bne.n	80042b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	685a      	ldr	r2, [r3, #4]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	441a      	add	r2, r3
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	68ba      	ldr	r2, [r7, #8]
 80042c0:	441a      	add	r2, r3
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d118      	bne.n	80042fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681a      	ldr	r2, [r3, #0]
 80042ce:	4b15      	ldr	r3, [pc, #84]	@ (8004324 <prvInsertBlockIntoFreeList+0xb0>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d00d      	beq.n	80042f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	685a      	ldr	r2, [r3, #4]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	441a      	add	r2, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	601a      	str	r2, [r3, #0]
 80042f0:	e008      	b.n	8004304 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80042f2:	4b0c      	ldr	r3, [pc, #48]	@ (8004324 <prvInsertBlockIntoFreeList+0xb0>)
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	601a      	str	r2, [r3, #0]
 80042fa:	e003      	b.n	8004304 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004304:	68fa      	ldr	r2, [r7, #12]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	429a      	cmp	r2, r3
 800430a:	d002      	beq.n	8004312 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004312:	bf00      	nop
 8004314:	3714      	adds	r7, #20
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	20004100 	.word	0x20004100
 8004324:	20004108 	.word	0x20004108

08004328 <std>:
 8004328:	2300      	movs	r3, #0
 800432a:	b510      	push	{r4, lr}
 800432c:	4604      	mov	r4, r0
 800432e:	e9c0 3300 	strd	r3, r3, [r0]
 8004332:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004336:	6083      	str	r3, [r0, #8]
 8004338:	8181      	strh	r1, [r0, #12]
 800433a:	6643      	str	r3, [r0, #100]	@ 0x64
 800433c:	81c2      	strh	r2, [r0, #14]
 800433e:	6183      	str	r3, [r0, #24]
 8004340:	4619      	mov	r1, r3
 8004342:	2208      	movs	r2, #8
 8004344:	305c      	adds	r0, #92	@ 0x5c
 8004346:	f000 f9f9 	bl	800473c <memset>
 800434a:	4b0d      	ldr	r3, [pc, #52]	@ (8004380 <std+0x58>)
 800434c:	6263      	str	r3, [r4, #36]	@ 0x24
 800434e:	4b0d      	ldr	r3, [pc, #52]	@ (8004384 <std+0x5c>)
 8004350:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004352:	4b0d      	ldr	r3, [pc, #52]	@ (8004388 <std+0x60>)
 8004354:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004356:	4b0d      	ldr	r3, [pc, #52]	@ (800438c <std+0x64>)
 8004358:	6323      	str	r3, [r4, #48]	@ 0x30
 800435a:	4b0d      	ldr	r3, [pc, #52]	@ (8004390 <std+0x68>)
 800435c:	6224      	str	r4, [r4, #32]
 800435e:	429c      	cmp	r4, r3
 8004360:	d006      	beq.n	8004370 <std+0x48>
 8004362:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004366:	4294      	cmp	r4, r2
 8004368:	d002      	beq.n	8004370 <std+0x48>
 800436a:	33d0      	adds	r3, #208	@ 0xd0
 800436c:	429c      	cmp	r4, r3
 800436e:	d105      	bne.n	800437c <std+0x54>
 8004370:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004378:	f000 bab6 	b.w	80048e8 <__retarget_lock_init_recursive>
 800437c:	bd10      	pop	{r4, pc}
 800437e:	bf00      	nop
 8004380:	0800458d 	.word	0x0800458d
 8004384:	080045af 	.word	0x080045af
 8004388:	080045e7 	.word	0x080045e7
 800438c:	0800460b 	.word	0x0800460b
 8004390:	20004120 	.word	0x20004120

08004394 <stdio_exit_handler>:
 8004394:	4a02      	ldr	r2, [pc, #8]	@ (80043a0 <stdio_exit_handler+0xc>)
 8004396:	4903      	ldr	r1, [pc, #12]	@ (80043a4 <stdio_exit_handler+0x10>)
 8004398:	4803      	ldr	r0, [pc, #12]	@ (80043a8 <stdio_exit_handler+0x14>)
 800439a:	f000 b869 	b.w	8004470 <_fwalk_sglue>
 800439e:	bf00      	nop
 80043a0:	20000010 	.word	0x20000010
 80043a4:	08005185 	.word	0x08005185
 80043a8:	20000020 	.word	0x20000020

080043ac <cleanup_stdio>:
 80043ac:	6841      	ldr	r1, [r0, #4]
 80043ae:	4b0c      	ldr	r3, [pc, #48]	@ (80043e0 <cleanup_stdio+0x34>)
 80043b0:	4299      	cmp	r1, r3
 80043b2:	b510      	push	{r4, lr}
 80043b4:	4604      	mov	r4, r0
 80043b6:	d001      	beq.n	80043bc <cleanup_stdio+0x10>
 80043b8:	f000 fee4 	bl	8005184 <_fflush_r>
 80043bc:	68a1      	ldr	r1, [r4, #8]
 80043be:	4b09      	ldr	r3, [pc, #36]	@ (80043e4 <cleanup_stdio+0x38>)
 80043c0:	4299      	cmp	r1, r3
 80043c2:	d002      	beq.n	80043ca <cleanup_stdio+0x1e>
 80043c4:	4620      	mov	r0, r4
 80043c6:	f000 fedd 	bl	8005184 <_fflush_r>
 80043ca:	68e1      	ldr	r1, [r4, #12]
 80043cc:	4b06      	ldr	r3, [pc, #24]	@ (80043e8 <cleanup_stdio+0x3c>)
 80043ce:	4299      	cmp	r1, r3
 80043d0:	d004      	beq.n	80043dc <cleanup_stdio+0x30>
 80043d2:	4620      	mov	r0, r4
 80043d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043d8:	f000 bed4 	b.w	8005184 <_fflush_r>
 80043dc:	bd10      	pop	{r4, pc}
 80043de:	bf00      	nop
 80043e0:	20004120 	.word	0x20004120
 80043e4:	20004188 	.word	0x20004188
 80043e8:	200041f0 	.word	0x200041f0

080043ec <global_stdio_init.part.0>:
 80043ec:	b510      	push	{r4, lr}
 80043ee:	4b0b      	ldr	r3, [pc, #44]	@ (800441c <global_stdio_init.part.0+0x30>)
 80043f0:	4c0b      	ldr	r4, [pc, #44]	@ (8004420 <global_stdio_init.part.0+0x34>)
 80043f2:	4a0c      	ldr	r2, [pc, #48]	@ (8004424 <global_stdio_init.part.0+0x38>)
 80043f4:	601a      	str	r2, [r3, #0]
 80043f6:	4620      	mov	r0, r4
 80043f8:	2200      	movs	r2, #0
 80043fa:	2104      	movs	r1, #4
 80043fc:	f7ff ff94 	bl	8004328 <std>
 8004400:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004404:	2201      	movs	r2, #1
 8004406:	2109      	movs	r1, #9
 8004408:	f7ff ff8e 	bl	8004328 <std>
 800440c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004410:	2202      	movs	r2, #2
 8004412:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004416:	2112      	movs	r1, #18
 8004418:	f7ff bf86 	b.w	8004328 <std>
 800441c:	20004258 	.word	0x20004258
 8004420:	20004120 	.word	0x20004120
 8004424:	08004395 	.word	0x08004395

08004428 <__sfp_lock_acquire>:
 8004428:	4801      	ldr	r0, [pc, #4]	@ (8004430 <__sfp_lock_acquire+0x8>)
 800442a:	f000 ba5e 	b.w	80048ea <__retarget_lock_acquire_recursive>
 800442e:	bf00      	nop
 8004430:	20004261 	.word	0x20004261

08004434 <__sfp_lock_release>:
 8004434:	4801      	ldr	r0, [pc, #4]	@ (800443c <__sfp_lock_release+0x8>)
 8004436:	f000 ba59 	b.w	80048ec <__retarget_lock_release_recursive>
 800443a:	bf00      	nop
 800443c:	20004261 	.word	0x20004261

08004440 <__sinit>:
 8004440:	b510      	push	{r4, lr}
 8004442:	4604      	mov	r4, r0
 8004444:	f7ff fff0 	bl	8004428 <__sfp_lock_acquire>
 8004448:	6a23      	ldr	r3, [r4, #32]
 800444a:	b11b      	cbz	r3, 8004454 <__sinit+0x14>
 800444c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004450:	f7ff bff0 	b.w	8004434 <__sfp_lock_release>
 8004454:	4b04      	ldr	r3, [pc, #16]	@ (8004468 <__sinit+0x28>)
 8004456:	6223      	str	r3, [r4, #32]
 8004458:	4b04      	ldr	r3, [pc, #16]	@ (800446c <__sinit+0x2c>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d1f5      	bne.n	800444c <__sinit+0xc>
 8004460:	f7ff ffc4 	bl	80043ec <global_stdio_init.part.0>
 8004464:	e7f2      	b.n	800444c <__sinit+0xc>
 8004466:	bf00      	nop
 8004468:	080043ad 	.word	0x080043ad
 800446c:	20004258 	.word	0x20004258

08004470 <_fwalk_sglue>:
 8004470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004474:	4607      	mov	r7, r0
 8004476:	4688      	mov	r8, r1
 8004478:	4614      	mov	r4, r2
 800447a:	2600      	movs	r6, #0
 800447c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004480:	f1b9 0901 	subs.w	r9, r9, #1
 8004484:	d505      	bpl.n	8004492 <_fwalk_sglue+0x22>
 8004486:	6824      	ldr	r4, [r4, #0]
 8004488:	2c00      	cmp	r4, #0
 800448a:	d1f7      	bne.n	800447c <_fwalk_sglue+0xc>
 800448c:	4630      	mov	r0, r6
 800448e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004492:	89ab      	ldrh	r3, [r5, #12]
 8004494:	2b01      	cmp	r3, #1
 8004496:	d907      	bls.n	80044a8 <_fwalk_sglue+0x38>
 8004498:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800449c:	3301      	adds	r3, #1
 800449e:	d003      	beq.n	80044a8 <_fwalk_sglue+0x38>
 80044a0:	4629      	mov	r1, r5
 80044a2:	4638      	mov	r0, r7
 80044a4:	47c0      	blx	r8
 80044a6:	4306      	orrs	r6, r0
 80044a8:	3568      	adds	r5, #104	@ 0x68
 80044aa:	e7e9      	b.n	8004480 <_fwalk_sglue+0x10>

080044ac <iprintf>:
 80044ac:	b40f      	push	{r0, r1, r2, r3}
 80044ae:	b507      	push	{r0, r1, r2, lr}
 80044b0:	4906      	ldr	r1, [pc, #24]	@ (80044cc <iprintf+0x20>)
 80044b2:	ab04      	add	r3, sp, #16
 80044b4:	6808      	ldr	r0, [r1, #0]
 80044b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80044ba:	6881      	ldr	r1, [r0, #8]
 80044bc:	9301      	str	r3, [sp, #4]
 80044be:	f000 fb39 	bl	8004b34 <_vfiprintf_r>
 80044c2:	b003      	add	sp, #12
 80044c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80044c8:	b004      	add	sp, #16
 80044ca:	4770      	bx	lr
 80044cc:	2000001c 	.word	0x2000001c

080044d0 <_puts_r>:
 80044d0:	6a03      	ldr	r3, [r0, #32]
 80044d2:	b570      	push	{r4, r5, r6, lr}
 80044d4:	6884      	ldr	r4, [r0, #8]
 80044d6:	4605      	mov	r5, r0
 80044d8:	460e      	mov	r6, r1
 80044da:	b90b      	cbnz	r3, 80044e0 <_puts_r+0x10>
 80044dc:	f7ff ffb0 	bl	8004440 <__sinit>
 80044e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80044e2:	07db      	lsls	r3, r3, #31
 80044e4:	d405      	bmi.n	80044f2 <_puts_r+0x22>
 80044e6:	89a3      	ldrh	r3, [r4, #12]
 80044e8:	0598      	lsls	r0, r3, #22
 80044ea:	d402      	bmi.n	80044f2 <_puts_r+0x22>
 80044ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80044ee:	f000 f9fc 	bl	80048ea <__retarget_lock_acquire_recursive>
 80044f2:	89a3      	ldrh	r3, [r4, #12]
 80044f4:	0719      	lsls	r1, r3, #28
 80044f6:	d502      	bpl.n	80044fe <_puts_r+0x2e>
 80044f8:	6923      	ldr	r3, [r4, #16]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d135      	bne.n	800456a <_puts_r+0x9a>
 80044fe:	4621      	mov	r1, r4
 8004500:	4628      	mov	r0, r5
 8004502:	f000 f8c5 	bl	8004690 <__swsetup_r>
 8004506:	b380      	cbz	r0, 800456a <_puts_r+0x9a>
 8004508:	f04f 35ff 	mov.w	r5, #4294967295
 800450c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800450e:	07da      	lsls	r2, r3, #31
 8004510:	d405      	bmi.n	800451e <_puts_r+0x4e>
 8004512:	89a3      	ldrh	r3, [r4, #12]
 8004514:	059b      	lsls	r3, r3, #22
 8004516:	d402      	bmi.n	800451e <_puts_r+0x4e>
 8004518:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800451a:	f000 f9e7 	bl	80048ec <__retarget_lock_release_recursive>
 800451e:	4628      	mov	r0, r5
 8004520:	bd70      	pop	{r4, r5, r6, pc}
 8004522:	2b00      	cmp	r3, #0
 8004524:	da04      	bge.n	8004530 <_puts_r+0x60>
 8004526:	69a2      	ldr	r2, [r4, #24]
 8004528:	429a      	cmp	r2, r3
 800452a:	dc17      	bgt.n	800455c <_puts_r+0x8c>
 800452c:	290a      	cmp	r1, #10
 800452e:	d015      	beq.n	800455c <_puts_r+0x8c>
 8004530:	6823      	ldr	r3, [r4, #0]
 8004532:	1c5a      	adds	r2, r3, #1
 8004534:	6022      	str	r2, [r4, #0]
 8004536:	7019      	strb	r1, [r3, #0]
 8004538:	68a3      	ldr	r3, [r4, #8]
 800453a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800453e:	3b01      	subs	r3, #1
 8004540:	60a3      	str	r3, [r4, #8]
 8004542:	2900      	cmp	r1, #0
 8004544:	d1ed      	bne.n	8004522 <_puts_r+0x52>
 8004546:	2b00      	cmp	r3, #0
 8004548:	da11      	bge.n	800456e <_puts_r+0x9e>
 800454a:	4622      	mov	r2, r4
 800454c:	210a      	movs	r1, #10
 800454e:	4628      	mov	r0, r5
 8004550:	f000 f85f 	bl	8004612 <__swbuf_r>
 8004554:	3001      	adds	r0, #1
 8004556:	d0d7      	beq.n	8004508 <_puts_r+0x38>
 8004558:	250a      	movs	r5, #10
 800455a:	e7d7      	b.n	800450c <_puts_r+0x3c>
 800455c:	4622      	mov	r2, r4
 800455e:	4628      	mov	r0, r5
 8004560:	f000 f857 	bl	8004612 <__swbuf_r>
 8004564:	3001      	adds	r0, #1
 8004566:	d1e7      	bne.n	8004538 <_puts_r+0x68>
 8004568:	e7ce      	b.n	8004508 <_puts_r+0x38>
 800456a:	3e01      	subs	r6, #1
 800456c:	e7e4      	b.n	8004538 <_puts_r+0x68>
 800456e:	6823      	ldr	r3, [r4, #0]
 8004570:	1c5a      	adds	r2, r3, #1
 8004572:	6022      	str	r2, [r4, #0]
 8004574:	220a      	movs	r2, #10
 8004576:	701a      	strb	r2, [r3, #0]
 8004578:	e7ee      	b.n	8004558 <_puts_r+0x88>
	...

0800457c <puts>:
 800457c:	4b02      	ldr	r3, [pc, #8]	@ (8004588 <puts+0xc>)
 800457e:	4601      	mov	r1, r0
 8004580:	6818      	ldr	r0, [r3, #0]
 8004582:	f7ff bfa5 	b.w	80044d0 <_puts_r>
 8004586:	bf00      	nop
 8004588:	2000001c 	.word	0x2000001c

0800458c <__sread>:
 800458c:	b510      	push	{r4, lr}
 800458e:	460c      	mov	r4, r1
 8004590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004594:	f000 f95a 	bl	800484c <_read_r>
 8004598:	2800      	cmp	r0, #0
 800459a:	bfab      	itete	ge
 800459c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800459e:	89a3      	ldrhlt	r3, [r4, #12]
 80045a0:	181b      	addge	r3, r3, r0
 80045a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80045a6:	bfac      	ite	ge
 80045a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80045aa:	81a3      	strhlt	r3, [r4, #12]
 80045ac:	bd10      	pop	{r4, pc}

080045ae <__swrite>:
 80045ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045b2:	461f      	mov	r7, r3
 80045b4:	898b      	ldrh	r3, [r1, #12]
 80045b6:	05db      	lsls	r3, r3, #23
 80045b8:	4605      	mov	r5, r0
 80045ba:	460c      	mov	r4, r1
 80045bc:	4616      	mov	r6, r2
 80045be:	d505      	bpl.n	80045cc <__swrite+0x1e>
 80045c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045c4:	2302      	movs	r3, #2
 80045c6:	2200      	movs	r2, #0
 80045c8:	f000 f92e 	bl	8004828 <_lseek_r>
 80045cc:	89a3      	ldrh	r3, [r4, #12]
 80045ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80045d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80045d6:	81a3      	strh	r3, [r4, #12]
 80045d8:	4632      	mov	r2, r6
 80045da:	463b      	mov	r3, r7
 80045dc:	4628      	mov	r0, r5
 80045de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80045e2:	f000 b945 	b.w	8004870 <_write_r>

080045e6 <__sseek>:
 80045e6:	b510      	push	{r4, lr}
 80045e8:	460c      	mov	r4, r1
 80045ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80045ee:	f000 f91b 	bl	8004828 <_lseek_r>
 80045f2:	1c43      	adds	r3, r0, #1
 80045f4:	89a3      	ldrh	r3, [r4, #12]
 80045f6:	bf15      	itete	ne
 80045f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80045fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80045fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004602:	81a3      	strheq	r3, [r4, #12]
 8004604:	bf18      	it	ne
 8004606:	81a3      	strhne	r3, [r4, #12]
 8004608:	bd10      	pop	{r4, pc}

0800460a <__sclose>:
 800460a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800460e:	f000 b89d 	b.w	800474c <_close_r>

08004612 <__swbuf_r>:
 8004612:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004614:	460e      	mov	r6, r1
 8004616:	4614      	mov	r4, r2
 8004618:	4605      	mov	r5, r0
 800461a:	b118      	cbz	r0, 8004624 <__swbuf_r+0x12>
 800461c:	6a03      	ldr	r3, [r0, #32]
 800461e:	b90b      	cbnz	r3, 8004624 <__swbuf_r+0x12>
 8004620:	f7ff ff0e 	bl	8004440 <__sinit>
 8004624:	69a3      	ldr	r3, [r4, #24]
 8004626:	60a3      	str	r3, [r4, #8]
 8004628:	89a3      	ldrh	r3, [r4, #12]
 800462a:	071a      	lsls	r2, r3, #28
 800462c:	d501      	bpl.n	8004632 <__swbuf_r+0x20>
 800462e:	6923      	ldr	r3, [r4, #16]
 8004630:	b943      	cbnz	r3, 8004644 <__swbuf_r+0x32>
 8004632:	4621      	mov	r1, r4
 8004634:	4628      	mov	r0, r5
 8004636:	f000 f82b 	bl	8004690 <__swsetup_r>
 800463a:	b118      	cbz	r0, 8004644 <__swbuf_r+0x32>
 800463c:	f04f 37ff 	mov.w	r7, #4294967295
 8004640:	4638      	mov	r0, r7
 8004642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004644:	6823      	ldr	r3, [r4, #0]
 8004646:	6922      	ldr	r2, [r4, #16]
 8004648:	1a98      	subs	r0, r3, r2
 800464a:	6963      	ldr	r3, [r4, #20]
 800464c:	b2f6      	uxtb	r6, r6
 800464e:	4283      	cmp	r3, r0
 8004650:	4637      	mov	r7, r6
 8004652:	dc05      	bgt.n	8004660 <__swbuf_r+0x4e>
 8004654:	4621      	mov	r1, r4
 8004656:	4628      	mov	r0, r5
 8004658:	f000 fd94 	bl	8005184 <_fflush_r>
 800465c:	2800      	cmp	r0, #0
 800465e:	d1ed      	bne.n	800463c <__swbuf_r+0x2a>
 8004660:	68a3      	ldr	r3, [r4, #8]
 8004662:	3b01      	subs	r3, #1
 8004664:	60a3      	str	r3, [r4, #8]
 8004666:	6823      	ldr	r3, [r4, #0]
 8004668:	1c5a      	adds	r2, r3, #1
 800466a:	6022      	str	r2, [r4, #0]
 800466c:	701e      	strb	r6, [r3, #0]
 800466e:	6962      	ldr	r2, [r4, #20]
 8004670:	1c43      	adds	r3, r0, #1
 8004672:	429a      	cmp	r2, r3
 8004674:	d004      	beq.n	8004680 <__swbuf_r+0x6e>
 8004676:	89a3      	ldrh	r3, [r4, #12]
 8004678:	07db      	lsls	r3, r3, #31
 800467a:	d5e1      	bpl.n	8004640 <__swbuf_r+0x2e>
 800467c:	2e0a      	cmp	r6, #10
 800467e:	d1df      	bne.n	8004640 <__swbuf_r+0x2e>
 8004680:	4621      	mov	r1, r4
 8004682:	4628      	mov	r0, r5
 8004684:	f000 fd7e 	bl	8005184 <_fflush_r>
 8004688:	2800      	cmp	r0, #0
 800468a:	d0d9      	beq.n	8004640 <__swbuf_r+0x2e>
 800468c:	e7d6      	b.n	800463c <__swbuf_r+0x2a>
	...

08004690 <__swsetup_r>:
 8004690:	b538      	push	{r3, r4, r5, lr}
 8004692:	4b29      	ldr	r3, [pc, #164]	@ (8004738 <__swsetup_r+0xa8>)
 8004694:	4605      	mov	r5, r0
 8004696:	6818      	ldr	r0, [r3, #0]
 8004698:	460c      	mov	r4, r1
 800469a:	b118      	cbz	r0, 80046a4 <__swsetup_r+0x14>
 800469c:	6a03      	ldr	r3, [r0, #32]
 800469e:	b90b      	cbnz	r3, 80046a4 <__swsetup_r+0x14>
 80046a0:	f7ff fece 	bl	8004440 <__sinit>
 80046a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046a8:	0719      	lsls	r1, r3, #28
 80046aa:	d422      	bmi.n	80046f2 <__swsetup_r+0x62>
 80046ac:	06da      	lsls	r2, r3, #27
 80046ae:	d407      	bmi.n	80046c0 <__swsetup_r+0x30>
 80046b0:	2209      	movs	r2, #9
 80046b2:	602a      	str	r2, [r5, #0]
 80046b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046b8:	81a3      	strh	r3, [r4, #12]
 80046ba:	f04f 30ff 	mov.w	r0, #4294967295
 80046be:	e033      	b.n	8004728 <__swsetup_r+0x98>
 80046c0:	0758      	lsls	r0, r3, #29
 80046c2:	d512      	bpl.n	80046ea <__swsetup_r+0x5a>
 80046c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80046c6:	b141      	cbz	r1, 80046da <__swsetup_r+0x4a>
 80046c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80046cc:	4299      	cmp	r1, r3
 80046ce:	d002      	beq.n	80046d6 <__swsetup_r+0x46>
 80046d0:	4628      	mov	r0, r5
 80046d2:	f000 f90d 	bl	80048f0 <_free_r>
 80046d6:	2300      	movs	r3, #0
 80046d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80046da:	89a3      	ldrh	r3, [r4, #12]
 80046dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80046e0:	81a3      	strh	r3, [r4, #12]
 80046e2:	2300      	movs	r3, #0
 80046e4:	6063      	str	r3, [r4, #4]
 80046e6:	6923      	ldr	r3, [r4, #16]
 80046e8:	6023      	str	r3, [r4, #0]
 80046ea:	89a3      	ldrh	r3, [r4, #12]
 80046ec:	f043 0308 	orr.w	r3, r3, #8
 80046f0:	81a3      	strh	r3, [r4, #12]
 80046f2:	6923      	ldr	r3, [r4, #16]
 80046f4:	b94b      	cbnz	r3, 800470a <__swsetup_r+0x7a>
 80046f6:	89a3      	ldrh	r3, [r4, #12]
 80046f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80046fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004700:	d003      	beq.n	800470a <__swsetup_r+0x7a>
 8004702:	4621      	mov	r1, r4
 8004704:	4628      	mov	r0, r5
 8004706:	f000 fd8b 	bl	8005220 <__smakebuf_r>
 800470a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800470e:	f013 0201 	ands.w	r2, r3, #1
 8004712:	d00a      	beq.n	800472a <__swsetup_r+0x9a>
 8004714:	2200      	movs	r2, #0
 8004716:	60a2      	str	r2, [r4, #8]
 8004718:	6962      	ldr	r2, [r4, #20]
 800471a:	4252      	negs	r2, r2
 800471c:	61a2      	str	r2, [r4, #24]
 800471e:	6922      	ldr	r2, [r4, #16]
 8004720:	b942      	cbnz	r2, 8004734 <__swsetup_r+0xa4>
 8004722:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004726:	d1c5      	bne.n	80046b4 <__swsetup_r+0x24>
 8004728:	bd38      	pop	{r3, r4, r5, pc}
 800472a:	0799      	lsls	r1, r3, #30
 800472c:	bf58      	it	pl
 800472e:	6962      	ldrpl	r2, [r4, #20]
 8004730:	60a2      	str	r2, [r4, #8]
 8004732:	e7f4      	b.n	800471e <__swsetup_r+0x8e>
 8004734:	2000      	movs	r0, #0
 8004736:	e7f7      	b.n	8004728 <__swsetup_r+0x98>
 8004738:	2000001c 	.word	0x2000001c

0800473c <memset>:
 800473c:	4402      	add	r2, r0
 800473e:	4603      	mov	r3, r0
 8004740:	4293      	cmp	r3, r2
 8004742:	d100      	bne.n	8004746 <memset+0xa>
 8004744:	4770      	bx	lr
 8004746:	f803 1b01 	strb.w	r1, [r3], #1
 800474a:	e7f9      	b.n	8004740 <memset+0x4>

0800474c <_close_r>:
 800474c:	b538      	push	{r3, r4, r5, lr}
 800474e:	4d06      	ldr	r5, [pc, #24]	@ (8004768 <_close_r+0x1c>)
 8004750:	2300      	movs	r3, #0
 8004752:	4604      	mov	r4, r0
 8004754:	4608      	mov	r0, r1
 8004756:	602b      	str	r3, [r5, #0]
 8004758:	f7fc fa75 	bl	8000c46 <_close>
 800475c:	1c43      	adds	r3, r0, #1
 800475e:	d102      	bne.n	8004766 <_close_r+0x1a>
 8004760:	682b      	ldr	r3, [r5, #0]
 8004762:	b103      	cbz	r3, 8004766 <_close_r+0x1a>
 8004764:	6023      	str	r3, [r4, #0]
 8004766:	bd38      	pop	{r3, r4, r5, pc}
 8004768:	2000425c 	.word	0x2000425c

0800476c <_reclaim_reent>:
 800476c:	4b2d      	ldr	r3, [pc, #180]	@ (8004824 <_reclaim_reent+0xb8>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4283      	cmp	r3, r0
 8004772:	b570      	push	{r4, r5, r6, lr}
 8004774:	4604      	mov	r4, r0
 8004776:	d053      	beq.n	8004820 <_reclaim_reent+0xb4>
 8004778:	69c3      	ldr	r3, [r0, #28]
 800477a:	b31b      	cbz	r3, 80047c4 <_reclaim_reent+0x58>
 800477c:	68db      	ldr	r3, [r3, #12]
 800477e:	b163      	cbz	r3, 800479a <_reclaim_reent+0x2e>
 8004780:	2500      	movs	r5, #0
 8004782:	69e3      	ldr	r3, [r4, #28]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	5959      	ldr	r1, [r3, r5]
 8004788:	b9b1      	cbnz	r1, 80047b8 <_reclaim_reent+0x4c>
 800478a:	3504      	adds	r5, #4
 800478c:	2d80      	cmp	r5, #128	@ 0x80
 800478e:	d1f8      	bne.n	8004782 <_reclaim_reent+0x16>
 8004790:	69e3      	ldr	r3, [r4, #28]
 8004792:	4620      	mov	r0, r4
 8004794:	68d9      	ldr	r1, [r3, #12]
 8004796:	f000 f8ab 	bl	80048f0 <_free_r>
 800479a:	69e3      	ldr	r3, [r4, #28]
 800479c:	6819      	ldr	r1, [r3, #0]
 800479e:	b111      	cbz	r1, 80047a6 <_reclaim_reent+0x3a>
 80047a0:	4620      	mov	r0, r4
 80047a2:	f000 f8a5 	bl	80048f0 <_free_r>
 80047a6:	69e3      	ldr	r3, [r4, #28]
 80047a8:	689d      	ldr	r5, [r3, #8]
 80047aa:	b15d      	cbz	r5, 80047c4 <_reclaim_reent+0x58>
 80047ac:	4629      	mov	r1, r5
 80047ae:	4620      	mov	r0, r4
 80047b0:	682d      	ldr	r5, [r5, #0]
 80047b2:	f000 f89d 	bl	80048f0 <_free_r>
 80047b6:	e7f8      	b.n	80047aa <_reclaim_reent+0x3e>
 80047b8:	680e      	ldr	r6, [r1, #0]
 80047ba:	4620      	mov	r0, r4
 80047bc:	f000 f898 	bl	80048f0 <_free_r>
 80047c0:	4631      	mov	r1, r6
 80047c2:	e7e1      	b.n	8004788 <_reclaim_reent+0x1c>
 80047c4:	6961      	ldr	r1, [r4, #20]
 80047c6:	b111      	cbz	r1, 80047ce <_reclaim_reent+0x62>
 80047c8:	4620      	mov	r0, r4
 80047ca:	f000 f891 	bl	80048f0 <_free_r>
 80047ce:	69e1      	ldr	r1, [r4, #28]
 80047d0:	b111      	cbz	r1, 80047d8 <_reclaim_reent+0x6c>
 80047d2:	4620      	mov	r0, r4
 80047d4:	f000 f88c 	bl	80048f0 <_free_r>
 80047d8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80047da:	b111      	cbz	r1, 80047e2 <_reclaim_reent+0x76>
 80047dc:	4620      	mov	r0, r4
 80047de:	f000 f887 	bl	80048f0 <_free_r>
 80047e2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80047e4:	b111      	cbz	r1, 80047ec <_reclaim_reent+0x80>
 80047e6:	4620      	mov	r0, r4
 80047e8:	f000 f882 	bl	80048f0 <_free_r>
 80047ec:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80047ee:	b111      	cbz	r1, 80047f6 <_reclaim_reent+0x8a>
 80047f0:	4620      	mov	r0, r4
 80047f2:	f000 f87d 	bl	80048f0 <_free_r>
 80047f6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80047f8:	b111      	cbz	r1, 8004800 <_reclaim_reent+0x94>
 80047fa:	4620      	mov	r0, r4
 80047fc:	f000 f878 	bl	80048f0 <_free_r>
 8004800:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004802:	b111      	cbz	r1, 800480a <_reclaim_reent+0x9e>
 8004804:	4620      	mov	r0, r4
 8004806:	f000 f873 	bl	80048f0 <_free_r>
 800480a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800480c:	b111      	cbz	r1, 8004814 <_reclaim_reent+0xa8>
 800480e:	4620      	mov	r0, r4
 8004810:	f000 f86e 	bl	80048f0 <_free_r>
 8004814:	6a23      	ldr	r3, [r4, #32]
 8004816:	b11b      	cbz	r3, 8004820 <_reclaim_reent+0xb4>
 8004818:	4620      	mov	r0, r4
 800481a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800481e:	4718      	bx	r3
 8004820:	bd70      	pop	{r4, r5, r6, pc}
 8004822:	bf00      	nop
 8004824:	2000001c 	.word	0x2000001c

08004828 <_lseek_r>:
 8004828:	b538      	push	{r3, r4, r5, lr}
 800482a:	4d07      	ldr	r5, [pc, #28]	@ (8004848 <_lseek_r+0x20>)
 800482c:	4604      	mov	r4, r0
 800482e:	4608      	mov	r0, r1
 8004830:	4611      	mov	r1, r2
 8004832:	2200      	movs	r2, #0
 8004834:	602a      	str	r2, [r5, #0]
 8004836:	461a      	mov	r2, r3
 8004838:	f7fc fa2c 	bl	8000c94 <_lseek>
 800483c:	1c43      	adds	r3, r0, #1
 800483e:	d102      	bne.n	8004846 <_lseek_r+0x1e>
 8004840:	682b      	ldr	r3, [r5, #0]
 8004842:	b103      	cbz	r3, 8004846 <_lseek_r+0x1e>
 8004844:	6023      	str	r3, [r4, #0]
 8004846:	bd38      	pop	{r3, r4, r5, pc}
 8004848:	2000425c 	.word	0x2000425c

0800484c <_read_r>:
 800484c:	b538      	push	{r3, r4, r5, lr}
 800484e:	4d07      	ldr	r5, [pc, #28]	@ (800486c <_read_r+0x20>)
 8004850:	4604      	mov	r4, r0
 8004852:	4608      	mov	r0, r1
 8004854:	4611      	mov	r1, r2
 8004856:	2200      	movs	r2, #0
 8004858:	602a      	str	r2, [r5, #0]
 800485a:	461a      	mov	r2, r3
 800485c:	f7fc f9d6 	bl	8000c0c <_read>
 8004860:	1c43      	adds	r3, r0, #1
 8004862:	d102      	bne.n	800486a <_read_r+0x1e>
 8004864:	682b      	ldr	r3, [r5, #0]
 8004866:	b103      	cbz	r3, 800486a <_read_r+0x1e>
 8004868:	6023      	str	r3, [r4, #0]
 800486a:	bd38      	pop	{r3, r4, r5, pc}
 800486c:	2000425c 	.word	0x2000425c

08004870 <_write_r>:
 8004870:	b538      	push	{r3, r4, r5, lr}
 8004872:	4d07      	ldr	r5, [pc, #28]	@ (8004890 <_write_r+0x20>)
 8004874:	4604      	mov	r4, r0
 8004876:	4608      	mov	r0, r1
 8004878:	4611      	mov	r1, r2
 800487a:	2200      	movs	r2, #0
 800487c:	602a      	str	r2, [r5, #0]
 800487e:	461a      	mov	r2, r3
 8004880:	f7fb fed5 	bl	800062e <_write>
 8004884:	1c43      	adds	r3, r0, #1
 8004886:	d102      	bne.n	800488e <_write_r+0x1e>
 8004888:	682b      	ldr	r3, [r5, #0]
 800488a:	b103      	cbz	r3, 800488e <_write_r+0x1e>
 800488c:	6023      	str	r3, [r4, #0]
 800488e:	bd38      	pop	{r3, r4, r5, pc}
 8004890:	2000425c 	.word	0x2000425c

08004894 <__errno>:
 8004894:	4b01      	ldr	r3, [pc, #4]	@ (800489c <__errno+0x8>)
 8004896:	6818      	ldr	r0, [r3, #0]
 8004898:	4770      	bx	lr
 800489a:	bf00      	nop
 800489c:	2000001c 	.word	0x2000001c

080048a0 <__libc_init_array>:
 80048a0:	b570      	push	{r4, r5, r6, lr}
 80048a2:	4d0d      	ldr	r5, [pc, #52]	@ (80048d8 <__libc_init_array+0x38>)
 80048a4:	4c0d      	ldr	r4, [pc, #52]	@ (80048dc <__libc_init_array+0x3c>)
 80048a6:	1b64      	subs	r4, r4, r5
 80048a8:	10a4      	asrs	r4, r4, #2
 80048aa:	2600      	movs	r6, #0
 80048ac:	42a6      	cmp	r6, r4
 80048ae:	d109      	bne.n	80048c4 <__libc_init_array+0x24>
 80048b0:	4d0b      	ldr	r5, [pc, #44]	@ (80048e0 <__libc_init_array+0x40>)
 80048b2:	4c0c      	ldr	r4, [pc, #48]	@ (80048e4 <__libc_init_array+0x44>)
 80048b4:	f000 fd22 	bl	80052fc <_init>
 80048b8:	1b64      	subs	r4, r4, r5
 80048ba:	10a4      	asrs	r4, r4, #2
 80048bc:	2600      	movs	r6, #0
 80048be:	42a6      	cmp	r6, r4
 80048c0:	d105      	bne.n	80048ce <__libc_init_array+0x2e>
 80048c2:	bd70      	pop	{r4, r5, r6, pc}
 80048c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80048c8:	4798      	blx	r3
 80048ca:	3601      	adds	r6, #1
 80048cc:	e7ee      	b.n	80048ac <__libc_init_array+0xc>
 80048ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80048d2:	4798      	blx	r3
 80048d4:	3601      	adds	r6, #1
 80048d6:	e7f2      	b.n	80048be <__libc_init_array+0x1e>
 80048d8:	0800543c 	.word	0x0800543c
 80048dc:	0800543c 	.word	0x0800543c
 80048e0:	0800543c 	.word	0x0800543c
 80048e4:	08005440 	.word	0x08005440

080048e8 <__retarget_lock_init_recursive>:
 80048e8:	4770      	bx	lr

080048ea <__retarget_lock_acquire_recursive>:
 80048ea:	4770      	bx	lr

080048ec <__retarget_lock_release_recursive>:
 80048ec:	4770      	bx	lr
	...

080048f0 <_free_r>:
 80048f0:	b538      	push	{r3, r4, r5, lr}
 80048f2:	4605      	mov	r5, r0
 80048f4:	2900      	cmp	r1, #0
 80048f6:	d041      	beq.n	800497c <_free_r+0x8c>
 80048f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80048fc:	1f0c      	subs	r4, r1, #4
 80048fe:	2b00      	cmp	r3, #0
 8004900:	bfb8      	it	lt
 8004902:	18e4      	addlt	r4, r4, r3
 8004904:	f000 f8e0 	bl	8004ac8 <__malloc_lock>
 8004908:	4a1d      	ldr	r2, [pc, #116]	@ (8004980 <_free_r+0x90>)
 800490a:	6813      	ldr	r3, [r2, #0]
 800490c:	b933      	cbnz	r3, 800491c <_free_r+0x2c>
 800490e:	6063      	str	r3, [r4, #4]
 8004910:	6014      	str	r4, [r2, #0]
 8004912:	4628      	mov	r0, r5
 8004914:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004918:	f000 b8dc 	b.w	8004ad4 <__malloc_unlock>
 800491c:	42a3      	cmp	r3, r4
 800491e:	d908      	bls.n	8004932 <_free_r+0x42>
 8004920:	6820      	ldr	r0, [r4, #0]
 8004922:	1821      	adds	r1, r4, r0
 8004924:	428b      	cmp	r3, r1
 8004926:	bf01      	itttt	eq
 8004928:	6819      	ldreq	r1, [r3, #0]
 800492a:	685b      	ldreq	r3, [r3, #4]
 800492c:	1809      	addeq	r1, r1, r0
 800492e:	6021      	streq	r1, [r4, #0]
 8004930:	e7ed      	b.n	800490e <_free_r+0x1e>
 8004932:	461a      	mov	r2, r3
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	b10b      	cbz	r3, 800493c <_free_r+0x4c>
 8004938:	42a3      	cmp	r3, r4
 800493a:	d9fa      	bls.n	8004932 <_free_r+0x42>
 800493c:	6811      	ldr	r1, [r2, #0]
 800493e:	1850      	adds	r0, r2, r1
 8004940:	42a0      	cmp	r0, r4
 8004942:	d10b      	bne.n	800495c <_free_r+0x6c>
 8004944:	6820      	ldr	r0, [r4, #0]
 8004946:	4401      	add	r1, r0
 8004948:	1850      	adds	r0, r2, r1
 800494a:	4283      	cmp	r3, r0
 800494c:	6011      	str	r1, [r2, #0]
 800494e:	d1e0      	bne.n	8004912 <_free_r+0x22>
 8004950:	6818      	ldr	r0, [r3, #0]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	6053      	str	r3, [r2, #4]
 8004956:	4408      	add	r0, r1
 8004958:	6010      	str	r0, [r2, #0]
 800495a:	e7da      	b.n	8004912 <_free_r+0x22>
 800495c:	d902      	bls.n	8004964 <_free_r+0x74>
 800495e:	230c      	movs	r3, #12
 8004960:	602b      	str	r3, [r5, #0]
 8004962:	e7d6      	b.n	8004912 <_free_r+0x22>
 8004964:	6820      	ldr	r0, [r4, #0]
 8004966:	1821      	adds	r1, r4, r0
 8004968:	428b      	cmp	r3, r1
 800496a:	bf04      	itt	eq
 800496c:	6819      	ldreq	r1, [r3, #0]
 800496e:	685b      	ldreq	r3, [r3, #4]
 8004970:	6063      	str	r3, [r4, #4]
 8004972:	bf04      	itt	eq
 8004974:	1809      	addeq	r1, r1, r0
 8004976:	6021      	streq	r1, [r4, #0]
 8004978:	6054      	str	r4, [r2, #4]
 800497a:	e7ca      	b.n	8004912 <_free_r+0x22>
 800497c:	bd38      	pop	{r3, r4, r5, pc}
 800497e:	bf00      	nop
 8004980:	20004268 	.word	0x20004268

08004984 <sbrk_aligned>:
 8004984:	b570      	push	{r4, r5, r6, lr}
 8004986:	4e0f      	ldr	r6, [pc, #60]	@ (80049c4 <sbrk_aligned+0x40>)
 8004988:	460c      	mov	r4, r1
 800498a:	6831      	ldr	r1, [r6, #0]
 800498c:	4605      	mov	r5, r0
 800498e:	b911      	cbnz	r1, 8004996 <sbrk_aligned+0x12>
 8004990:	f000 fca4 	bl	80052dc <_sbrk_r>
 8004994:	6030      	str	r0, [r6, #0]
 8004996:	4621      	mov	r1, r4
 8004998:	4628      	mov	r0, r5
 800499a:	f000 fc9f 	bl	80052dc <_sbrk_r>
 800499e:	1c43      	adds	r3, r0, #1
 80049a0:	d103      	bne.n	80049aa <sbrk_aligned+0x26>
 80049a2:	f04f 34ff 	mov.w	r4, #4294967295
 80049a6:	4620      	mov	r0, r4
 80049a8:	bd70      	pop	{r4, r5, r6, pc}
 80049aa:	1cc4      	adds	r4, r0, #3
 80049ac:	f024 0403 	bic.w	r4, r4, #3
 80049b0:	42a0      	cmp	r0, r4
 80049b2:	d0f8      	beq.n	80049a6 <sbrk_aligned+0x22>
 80049b4:	1a21      	subs	r1, r4, r0
 80049b6:	4628      	mov	r0, r5
 80049b8:	f000 fc90 	bl	80052dc <_sbrk_r>
 80049bc:	3001      	adds	r0, #1
 80049be:	d1f2      	bne.n	80049a6 <sbrk_aligned+0x22>
 80049c0:	e7ef      	b.n	80049a2 <sbrk_aligned+0x1e>
 80049c2:	bf00      	nop
 80049c4:	20004264 	.word	0x20004264

080049c8 <_malloc_r>:
 80049c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80049cc:	1ccd      	adds	r5, r1, #3
 80049ce:	f025 0503 	bic.w	r5, r5, #3
 80049d2:	3508      	adds	r5, #8
 80049d4:	2d0c      	cmp	r5, #12
 80049d6:	bf38      	it	cc
 80049d8:	250c      	movcc	r5, #12
 80049da:	2d00      	cmp	r5, #0
 80049dc:	4606      	mov	r6, r0
 80049de:	db01      	blt.n	80049e4 <_malloc_r+0x1c>
 80049e0:	42a9      	cmp	r1, r5
 80049e2:	d904      	bls.n	80049ee <_malloc_r+0x26>
 80049e4:	230c      	movs	r3, #12
 80049e6:	6033      	str	r3, [r6, #0]
 80049e8:	2000      	movs	r0, #0
 80049ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80049ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004ac4 <_malloc_r+0xfc>
 80049f2:	f000 f869 	bl	8004ac8 <__malloc_lock>
 80049f6:	f8d8 3000 	ldr.w	r3, [r8]
 80049fa:	461c      	mov	r4, r3
 80049fc:	bb44      	cbnz	r4, 8004a50 <_malloc_r+0x88>
 80049fe:	4629      	mov	r1, r5
 8004a00:	4630      	mov	r0, r6
 8004a02:	f7ff ffbf 	bl	8004984 <sbrk_aligned>
 8004a06:	1c43      	adds	r3, r0, #1
 8004a08:	4604      	mov	r4, r0
 8004a0a:	d158      	bne.n	8004abe <_malloc_r+0xf6>
 8004a0c:	f8d8 4000 	ldr.w	r4, [r8]
 8004a10:	4627      	mov	r7, r4
 8004a12:	2f00      	cmp	r7, #0
 8004a14:	d143      	bne.n	8004a9e <_malloc_r+0xd6>
 8004a16:	2c00      	cmp	r4, #0
 8004a18:	d04b      	beq.n	8004ab2 <_malloc_r+0xea>
 8004a1a:	6823      	ldr	r3, [r4, #0]
 8004a1c:	4639      	mov	r1, r7
 8004a1e:	4630      	mov	r0, r6
 8004a20:	eb04 0903 	add.w	r9, r4, r3
 8004a24:	f000 fc5a 	bl	80052dc <_sbrk_r>
 8004a28:	4581      	cmp	r9, r0
 8004a2a:	d142      	bne.n	8004ab2 <_malloc_r+0xea>
 8004a2c:	6821      	ldr	r1, [r4, #0]
 8004a2e:	1a6d      	subs	r5, r5, r1
 8004a30:	4629      	mov	r1, r5
 8004a32:	4630      	mov	r0, r6
 8004a34:	f7ff ffa6 	bl	8004984 <sbrk_aligned>
 8004a38:	3001      	adds	r0, #1
 8004a3a:	d03a      	beq.n	8004ab2 <_malloc_r+0xea>
 8004a3c:	6823      	ldr	r3, [r4, #0]
 8004a3e:	442b      	add	r3, r5
 8004a40:	6023      	str	r3, [r4, #0]
 8004a42:	f8d8 3000 	ldr.w	r3, [r8]
 8004a46:	685a      	ldr	r2, [r3, #4]
 8004a48:	bb62      	cbnz	r2, 8004aa4 <_malloc_r+0xdc>
 8004a4a:	f8c8 7000 	str.w	r7, [r8]
 8004a4e:	e00f      	b.n	8004a70 <_malloc_r+0xa8>
 8004a50:	6822      	ldr	r2, [r4, #0]
 8004a52:	1b52      	subs	r2, r2, r5
 8004a54:	d420      	bmi.n	8004a98 <_malloc_r+0xd0>
 8004a56:	2a0b      	cmp	r2, #11
 8004a58:	d917      	bls.n	8004a8a <_malloc_r+0xc2>
 8004a5a:	1961      	adds	r1, r4, r5
 8004a5c:	42a3      	cmp	r3, r4
 8004a5e:	6025      	str	r5, [r4, #0]
 8004a60:	bf18      	it	ne
 8004a62:	6059      	strne	r1, [r3, #4]
 8004a64:	6863      	ldr	r3, [r4, #4]
 8004a66:	bf08      	it	eq
 8004a68:	f8c8 1000 	streq.w	r1, [r8]
 8004a6c:	5162      	str	r2, [r4, r5]
 8004a6e:	604b      	str	r3, [r1, #4]
 8004a70:	4630      	mov	r0, r6
 8004a72:	f000 f82f 	bl	8004ad4 <__malloc_unlock>
 8004a76:	f104 000b 	add.w	r0, r4, #11
 8004a7a:	1d23      	adds	r3, r4, #4
 8004a7c:	f020 0007 	bic.w	r0, r0, #7
 8004a80:	1ac2      	subs	r2, r0, r3
 8004a82:	bf1c      	itt	ne
 8004a84:	1a1b      	subne	r3, r3, r0
 8004a86:	50a3      	strne	r3, [r4, r2]
 8004a88:	e7af      	b.n	80049ea <_malloc_r+0x22>
 8004a8a:	6862      	ldr	r2, [r4, #4]
 8004a8c:	42a3      	cmp	r3, r4
 8004a8e:	bf0c      	ite	eq
 8004a90:	f8c8 2000 	streq.w	r2, [r8]
 8004a94:	605a      	strne	r2, [r3, #4]
 8004a96:	e7eb      	b.n	8004a70 <_malloc_r+0xa8>
 8004a98:	4623      	mov	r3, r4
 8004a9a:	6864      	ldr	r4, [r4, #4]
 8004a9c:	e7ae      	b.n	80049fc <_malloc_r+0x34>
 8004a9e:	463c      	mov	r4, r7
 8004aa0:	687f      	ldr	r7, [r7, #4]
 8004aa2:	e7b6      	b.n	8004a12 <_malloc_r+0x4a>
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	42a3      	cmp	r3, r4
 8004aaa:	d1fb      	bne.n	8004aa4 <_malloc_r+0xdc>
 8004aac:	2300      	movs	r3, #0
 8004aae:	6053      	str	r3, [r2, #4]
 8004ab0:	e7de      	b.n	8004a70 <_malloc_r+0xa8>
 8004ab2:	230c      	movs	r3, #12
 8004ab4:	6033      	str	r3, [r6, #0]
 8004ab6:	4630      	mov	r0, r6
 8004ab8:	f000 f80c 	bl	8004ad4 <__malloc_unlock>
 8004abc:	e794      	b.n	80049e8 <_malloc_r+0x20>
 8004abe:	6005      	str	r5, [r0, #0]
 8004ac0:	e7d6      	b.n	8004a70 <_malloc_r+0xa8>
 8004ac2:	bf00      	nop
 8004ac4:	20004268 	.word	0x20004268

08004ac8 <__malloc_lock>:
 8004ac8:	4801      	ldr	r0, [pc, #4]	@ (8004ad0 <__malloc_lock+0x8>)
 8004aca:	f7ff bf0e 	b.w	80048ea <__retarget_lock_acquire_recursive>
 8004ace:	bf00      	nop
 8004ad0:	20004260 	.word	0x20004260

08004ad4 <__malloc_unlock>:
 8004ad4:	4801      	ldr	r0, [pc, #4]	@ (8004adc <__malloc_unlock+0x8>)
 8004ad6:	f7ff bf09 	b.w	80048ec <__retarget_lock_release_recursive>
 8004ada:	bf00      	nop
 8004adc:	20004260 	.word	0x20004260

08004ae0 <__sfputc_r>:
 8004ae0:	6893      	ldr	r3, [r2, #8]
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	b410      	push	{r4}
 8004ae8:	6093      	str	r3, [r2, #8]
 8004aea:	da08      	bge.n	8004afe <__sfputc_r+0x1e>
 8004aec:	6994      	ldr	r4, [r2, #24]
 8004aee:	42a3      	cmp	r3, r4
 8004af0:	db01      	blt.n	8004af6 <__sfputc_r+0x16>
 8004af2:	290a      	cmp	r1, #10
 8004af4:	d103      	bne.n	8004afe <__sfputc_r+0x1e>
 8004af6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004afa:	f7ff bd8a 	b.w	8004612 <__swbuf_r>
 8004afe:	6813      	ldr	r3, [r2, #0]
 8004b00:	1c58      	adds	r0, r3, #1
 8004b02:	6010      	str	r0, [r2, #0]
 8004b04:	7019      	strb	r1, [r3, #0]
 8004b06:	4608      	mov	r0, r1
 8004b08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b0c:	4770      	bx	lr

08004b0e <__sfputs_r>:
 8004b0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b10:	4606      	mov	r6, r0
 8004b12:	460f      	mov	r7, r1
 8004b14:	4614      	mov	r4, r2
 8004b16:	18d5      	adds	r5, r2, r3
 8004b18:	42ac      	cmp	r4, r5
 8004b1a:	d101      	bne.n	8004b20 <__sfputs_r+0x12>
 8004b1c:	2000      	movs	r0, #0
 8004b1e:	e007      	b.n	8004b30 <__sfputs_r+0x22>
 8004b20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b24:	463a      	mov	r2, r7
 8004b26:	4630      	mov	r0, r6
 8004b28:	f7ff ffda 	bl	8004ae0 <__sfputc_r>
 8004b2c:	1c43      	adds	r3, r0, #1
 8004b2e:	d1f3      	bne.n	8004b18 <__sfputs_r+0xa>
 8004b30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004b34 <_vfiprintf_r>:
 8004b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b38:	460d      	mov	r5, r1
 8004b3a:	b09d      	sub	sp, #116	@ 0x74
 8004b3c:	4614      	mov	r4, r2
 8004b3e:	4698      	mov	r8, r3
 8004b40:	4606      	mov	r6, r0
 8004b42:	b118      	cbz	r0, 8004b4c <_vfiprintf_r+0x18>
 8004b44:	6a03      	ldr	r3, [r0, #32]
 8004b46:	b90b      	cbnz	r3, 8004b4c <_vfiprintf_r+0x18>
 8004b48:	f7ff fc7a 	bl	8004440 <__sinit>
 8004b4c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004b4e:	07d9      	lsls	r1, r3, #31
 8004b50:	d405      	bmi.n	8004b5e <_vfiprintf_r+0x2a>
 8004b52:	89ab      	ldrh	r3, [r5, #12]
 8004b54:	059a      	lsls	r2, r3, #22
 8004b56:	d402      	bmi.n	8004b5e <_vfiprintf_r+0x2a>
 8004b58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004b5a:	f7ff fec6 	bl	80048ea <__retarget_lock_acquire_recursive>
 8004b5e:	89ab      	ldrh	r3, [r5, #12]
 8004b60:	071b      	lsls	r3, r3, #28
 8004b62:	d501      	bpl.n	8004b68 <_vfiprintf_r+0x34>
 8004b64:	692b      	ldr	r3, [r5, #16]
 8004b66:	b99b      	cbnz	r3, 8004b90 <_vfiprintf_r+0x5c>
 8004b68:	4629      	mov	r1, r5
 8004b6a:	4630      	mov	r0, r6
 8004b6c:	f7ff fd90 	bl	8004690 <__swsetup_r>
 8004b70:	b170      	cbz	r0, 8004b90 <_vfiprintf_r+0x5c>
 8004b72:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004b74:	07dc      	lsls	r4, r3, #31
 8004b76:	d504      	bpl.n	8004b82 <_vfiprintf_r+0x4e>
 8004b78:	f04f 30ff 	mov.w	r0, #4294967295
 8004b7c:	b01d      	add	sp, #116	@ 0x74
 8004b7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b82:	89ab      	ldrh	r3, [r5, #12]
 8004b84:	0598      	lsls	r0, r3, #22
 8004b86:	d4f7      	bmi.n	8004b78 <_vfiprintf_r+0x44>
 8004b88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004b8a:	f7ff feaf 	bl	80048ec <__retarget_lock_release_recursive>
 8004b8e:	e7f3      	b.n	8004b78 <_vfiprintf_r+0x44>
 8004b90:	2300      	movs	r3, #0
 8004b92:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b94:	2320      	movs	r3, #32
 8004b96:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004b9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004b9e:	2330      	movs	r3, #48	@ 0x30
 8004ba0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004d50 <_vfiprintf_r+0x21c>
 8004ba4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004ba8:	f04f 0901 	mov.w	r9, #1
 8004bac:	4623      	mov	r3, r4
 8004bae:	469a      	mov	sl, r3
 8004bb0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004bb4:	b10a      	cbz	r2, 8004bba <_vfiprintf_r+0x86>
 8004bb6:	2a25      	cmp	r2, #37	@ 0x25
 8004bb8:	d1f9      	bne.n	8004bae <_vfiprintf_r+0x7a>
 8004bba:	ebba 0b04 	subs.w	fp, sl, r4
 8004bbe:	d00b      	beq.n	8004bd8 <_vfiprintf_r+0xa4>
 8004bc0:	465b      	mov	r3, fp
 8004bc2:	4622      	mov	r2, r4
 8004bc4:	4629      	mov	r1, r5
 8004bc6:	4630      	mov	r0, r6
 8004bc8:	f7ff ffa1 	bl	8004b0e <__sfputs_r>
 8004bcc:	3001      	adds	r0, #1
 8004bce:	f000 80a7 	beq.w	8004d20 <_vfiprintf_r+0x1ec>
 8004bd2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004bd4:	445a      	add	r2, fp
 8004bd6:	9209      	str	r2, [sp, #36]	@ 0x24
 8004bd8:	f89a 3000 	ldrb.w	r3, [sl]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	f000 809f 	beq.w	8004d20 <_vfiprintf_r+0x1ec>
 8004be2:	2300      	movs	r3, #0
 8004be4:	f04f 32ff 	mov.w	r2, #4294967295
 8004be8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004bec:	f10a 0a01 	add.w	sl, sl, #1
 8004bf0:	9304      	str	r3, [sp, #16]
 8004bf2:	9307      	str	r3, [sp, #28]
 8004bf4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004bf8:	931a      	str	r3, [sp, #104]	@ 0x68
 8004bfa:	4654      	mov	r4, sl
 8004bfc:	2205      	movs	r2, #5
 8004bfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c02:	4853      	ldr	r0, [pc, #332]	@ (8004d50 <_vfiprintf_r+0x21c>)
 8004c04:	f7fb faec 	bl	80001e0 <memchr>
 8004c08:	9a04      	ldr	r2, [sp, #16]
 8004c0a:	b9d8      	cbnz	r0, 8004c44 <_vfiprintf_r+0x110>
 8004c0c:	06d1      	lsls	r1, r2, #27
 8004c0e:	bf44      	itt	mi
 8004c10:	2320      	movmi	r3, #32
 8004c12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c16:	0713      	lsls	r3, r2, #28
 8004c18:	bf44      	itt	mi
 8004c1a:	232b      	movmi	r3, #43	@ 0x2b
 8004c1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004c20:	f89a 3000 	ldrb.w	r3, [sl]
 8004c24:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c26:	d015      	beq.n	8004c54 <_vfiprintf_r+0x120>
 8004c28:	9a07      	ldr	r2, [sp, #28]
 8004c2a:	4654      	mov	r4, sl
 8004c2c:	2000      	movs	r0, #0
 8004c2e:	f04f 0c0a 	mov.w	ip, #10
 8004c32:	4621      	mov	r1, r4
 8004c34:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c38:	3b30      	subs	r3, #48	@ 0x30
 8004c3a:	2b09      	cmp	r3, #9
 8004c3c:	d94b      	bls.n	8004cd6 <_vfiprintf_r+0x1a2>
 8004c3e:	b1b0      	cbz	r0, 8004c6e <_vfiprintf_r+0x13a>
 8004c40:	9207      	str	r2, [sp, #28]
 8004c42:	e014      	b.n	8004c6e <_vfiprintf_r+0x13a>
 8004c44:	eba0 0308 	sub.w	r3, r0, r8
 8004c48:	fa09 f303 	lsl.w	r3, r9, r3
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	9304      	str	r3, [sp, #16]
 8004c50:	46a2      	mov	sl, r4
 8004c52:	e7d2      	b.n	8004bfa <_vfiprintf_r+0xc6>
 8004c54:	9b03      	ldr	r3, [sp, #12]
 8004c56:	1d19      	adds	r1, r3, #4
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	9103      	str	r1, [sp, #12]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	bfbb      	ittet	lt
 8004c60:	425b      	neglt	r3, r3
 8004c62:	f042 0202 	orrlt.w	r2, r2, #2
 8004c66:	9307      	strge	r3, [sp, #28]
 8004c68:	9307      	strlt	r3, [sp, #28]
 8004c6a:	bfb8      	it	lt
 8004c6c:	9204      	strlt	r2, [sp, #16]
 8004c6e:	7823      	ldrb	r3, [r4, #0]
 8004c70:	2b2e      	cmp	r3, #46	@ 0x2e
 8004c72:	d10a      	bne.n	8004c8a <_vfiprintf_r+0x156>
 8004c74:	7863      	ldrb	r3, [r4, #1]
 8004c76:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c78:	d132      	bne.n	8004ce0 <_vfiprintf_r+0x1ac>
 8004c7a:	9b03      	ldr	r3, [sp, #12]
 8004c7c:	1d1a      	adds	r2, r3, #4
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	9203      	str	r2, [sp, #12]
 8004c82:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004c86:	3402      	adds	r4, #2
 8004c88:	9305      	str	r3, [sp, #20]
 8004c8a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004d60 <_vfiprintf_r+0x22c>
 8004c8e:	7821      	ldrb	r1, [r4, #0]
 8004c90:	2203      	movs	r2, #3
 8004c92:	4650      	mov	r0, sl
 8004c94:	f7fb faa4 	bl	80001e0 <memchr>
 8004c98:	b138      	cbz	r0, 8004caa <_vfiprintf_r+0x176>
 8004c9a:	9b04      	ldr	r3, [sp, #16]
 8004c9c:	eba0 000a 	sub.w	r0, r0, sl
 8004ca0:	2240      	movs	r2, #64	@ 0x40
 8004ca2:	4082      	lsls	r2, r0
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	3401      	adds	r4, #1
 8004ca8:	9304      	str	r3, [sp, #16]
 8004caa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cae:	4829      	ldr	r0, [pc, #164]	@ (8004d54 <_vfiprintf_r+0x220>)
 8004cb0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004cb4:	2206      	movs	r2, #6
 8004cb6:	f7fb fa93 	bl	80001e0 <memchr>
 8004cba:	2800      	cmp	r0, #0
 8004cbc:	d03f      	beq.n	8004d3e <_vfiprintf_r+0x20a>
 8004cbe:	4b26      	ldr	r3, [pc, #152]	@ (8004d58 <_vfiprintf_r+0x224>)
 8004cc0:	bb1b      	cbnz	r3, 8004d0a <_vfiprintf_r+0x1d6>
 8004cc2:	9b03      	ldr	r3, [sp, #12]
 8004cc4:	3307      	adds	r3, #7
 8004cc6:	f023 0307 	bic.w	r3, r3, #7
 8004cca:	3308      	adds	r3, #8
 8004ccc:	9303      	str	r3, [sp, #12]
 8004cce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cd0:	443b      	add	r3, r7
 8004cd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cd4:	e76a      	b.n	8004bac <_vfiprintf_r+0x78>
 8004cd6:	fb0c 3202 	mla	r2, ip, r2, r3
 8004cda:	460c      	mov	r4, r1
 8004cdc:	2001      	movs	r0, #1
 8004cde:	e7a8      	b.n	8004c32 <_vfiprintf_r+0xfe>
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	3401      	adds	r4, #1
 8004ce4:	9305      	str	r3, [sp, #20]
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	f04f 0c0a 	mov.w	ip, #10
 8004cec:	4620      	mov	r0, r4
 8004cee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cf2:	3a30      	subs	r2, #48	@ 0x30
 8004cf4:	2a09      	cmp	r2, #9
 8004cf6:	d903      	bls.n	8004d00 <_vfiprintf_r+0x1cc>
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d0c6      	beq.n	8004c8a <_vfiprintf_r+0x156>
 8004cfc:	9105      	str	r1, [sp, #20]
 8004cfe:	e7c4      	b.n	8004c8a <_vfiprintf_r+0x156>
 8004d00:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d04:	4604      	mov	r4, r0
 8004d06:	2301      	movs	r3, #1
 8004d08:	e7f0      	b.n	8004cec <_vfiprintf_r+0x1b8>
 8004d0a:	ab03      	add	r3, sp, #12
 8004d0c:	9300      	str	r3, [sp, #0]
 8004d0e:	462a      	mov	r2, r5
 8004d10:	4b12      	ldr	r3, [pc, #72]	@ (8004d5c <_vfiprintf_r+0x228>)
 8004d12:	a904      	add	r1, sp, #16
 8004d14:	4630      	mov	r0, r6
 8004d16:	f3af 8000 	nop.w
 8004d1a:	4607      	mov	r7, r0
 8004d1c:	1c78      	adds	r0, r7, #1
 8004d1e:	d1d6      	bne.n	8004cce <_vfiprintf_r+0x19a>
 8004d20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004d22:	07d9      	lsls	r1, r3, #31
 8004d24:	d405      	bmi.n	8004d32 <_vfiprintf_r+0x1fe>
 8004d26:	89ab      	ldrh	r3, [r5, #12]
 8004d28:	059a      	lsls	r2, r3, #22
 8004d2a:	d402      	bmi.n	8004d32 <_vfiprintf_r+0x1fe>
 8004d2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004d2e:	f7ff fddd 	bl	80048ec <__retarget_lock_release_recursive>
 8004d32:	89ab      	ldrh	r3, [r5, #12]
 8004d34:	065b      	lsls	r3, r3, #25
 8004d36:	f53f af1f 	bmi.w	8004b78 <_vfiprintf_r+0x44>
 8004d3a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004d3c:	e71e      	b.n	8004b7c <_vfiprintf_r+0x48>
 8004d3e:	ab03      	add	r3, sp, #12
 8004d40:	9300      	str	r3, [sp, #0]
 8004d42:	462a      	mov	r2, r5
 8004d44:	4b05      	ldr	r3, [pc, #20]	@ (8004d5c <_vfiprintf_r+0x228>)
 8004d46:	a904      	add	r1, sp, #16
 8004d48:	4630      	mov	r0, r6
 8004d4a:	f000 f879 	bl	8004e40 <_printf_i>
 8004d4e:	e7e4      	b.n	8004d1a <_vfiprintf_r+0x1e6>
 8004d50:	08005400 	.word	0x08005400
 8004d54:	0800540a 	.word	0x0800540a
 8004d58:	00000000 	.word	0x00000000
 8004d5c:	08004b0f 	.word	0x08004b0f
 8004d60:	08005406 	.word	0x08005406

08004d64 <_printf_common>:
 8004d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d68:	4616      	mov	r6, r2
 8004d6a:	4698      	mov	r8, r3
 8004d6c:	688a      	ldr	r2, [r1, #8]
 8004d6e:	690b      	ldr	r3, [r1, #16]
 8004d70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004d74:	4293      	cmp	r3, r2
 8004d76:	bfb8      	it	lt
 8004d78:	4613      	movlt	r3, r2
 8004d7a:	6033      	str	r3, [r6, #0]
 8004d7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004d80:	4607      	mov	r7, r0
 8004d82:	460c      	mov	r4, r1
 8004d84:	b10a      	cbz	r2, 8004d8a <_printf_common+0x26>
 8004d86:	3301      	adds	r3, #1
 8004d88:	6033      	str	r3, [r6, #0]
 8004d8a:	6823      	ldr	r3, [r4, #0]
 8004d8c:	0699      	lsls	r1, r3, #26
 8004d8e:	bf42      	ittt	mi
 8004d90:	6833      	ldrmi	r3, [r6, #0]
 8004d92:	3302      	addmi	r3, #2
 8004d94:	6033      	strmi	r3, [r6, #0]
 8004d96:	6825      	ldr	r5, [r4, #0]
 8004d98:	f015 0506 	ands.w	r5, r5, #6
 8004d9c:	d106      	bne.n	8004dac <_printf_common+0x48>
 8004d9e:	f104 0a19 	add.w	sl, r4, #25
 8004da2:	68e3      	ldr	r3, [r4, #12]
 8004da4:	6832      	ldr	r2, [r6, #0]
 8004da6:	1a9b      	subs	r3, r3, r2
 8004da8:	42ab      	cmp	r3, r5
 8004daa:	dc26      	bgt.n	8004dfa <_printf_common+0x96>
 8004dac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004db0:	6822      	ldr	r2, [r4, #0]
 8004db2:	3b00      	subs	r3, #0
 8004db4:	bf18      	it	ne
 8004db6:	2301      	movne	r3, #1
 8004db8:	0692      	lsls	r2, r2, #26
 8004dba:	d42b      	bmi.n	8004e14 <_printf_common+0xb0>
 8004dbc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004dc0:	4641      	mov	r1, r8
 8004dc2:	4638      	mov	r0, r7
 8004dc4:	47c8      	blx	r9
 8004dc6:	3001      	adds	r0, #1
 8004dc8:	d01e      	beq.n	8004e08 <_printf_common+0xa4>
 8004dca:	6823      	ldr	r3, [r4, #0]
 8004dcc:	6922      	ldr	r2, [r4, #16]
 8004dce:	f003 0306 	and.w	r3, r3, #6
 8004dd2:	2b04      	cmp	r3, #4
 8004dd4:	bf02      	ittt	eq
 8004dd6:	68e5      	ldreq	r5, [r4, #12]
 8004dd8:	6833      	ldreq	r3, [r6, #0]
 8004dda:	1aed      	subeq	r5, r5, r3
 8004ddc:	68a3      	ldr	r3, [r4, #8]
 8004dde:	bf0c      	ite	eq
 8004de0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004de4:	2500      	movne	r5, #0
 8004de6:	4293      	cmp	r3, r2
 8004de8:	bfc4      	itt	gt
 8004dea:	1a9b      	subgt	r3, r3, r2
 8004dec:	18ed      	addgt	r5, r5, r3
 8004dee:	2600      	movs	r6, #0
 8004df0:	341a      	adds	r4, #26
 8004df2:	42b5      	cmp	r5, r6
 8004df4:	d11a      	bne.n	8004e2c <_printf_common+0xc8>
 8004df6:	2000      	movs	r0, #0
 8004df8:	e008      	b.n	8004e0c <_printf_common+0xa8>
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	4652      	mov	r2, sl
 8004dfe:	4641      	mov	r1, r8
 8004e00:	4638      	mov	r0, r7
 8004e02:	47c8      	blx	r9
 8004e04:	3001      	adds	r0, #1
 8004e06:	d103      	bne.n	8004e10 <_printf_common+0xac>
 8004e08:	f04f 30ff 	mov.w	r0, #4294967295
 8004e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e10:	3501      	adds	r5, #1
 8004e12:	e7c6      	b.n	8004da2 <_printf_common+0x3e>
 8004e14:	18e1      	adds	r1, r4, r3
 8004e16:	1c5a      	adds	r2, r3, #1
 8004e18:	2030      	movs	r0, #48	@ 0x30
 8004e1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004e1e:	4422      	add	r2, r4
 8004e20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004e24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004e28:	3302      	adds	r3, #2
 8004e2a:	e7c7      	b.n	8004dbc <_printf_common+0x58>
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	4622      	mov	r2, r4
 8004e30:	4641      	mov	r1, r8
 8004e32:	4638      	mov	r0, r7
 8004e34:	47c8      	blx	r9
 8004e36:	3001      	adds	r0, #1
 8004e38:	d0e6      	beq.n	8004e08 <_printf_common+0xa4>
 8004e3a:	3601      	adds	r6, #1
 8004e3c:	e7d9      	b.n	8004df2 <_printf_common+0x8e>
	...

08004e40 <_printf_i>:
 8004e40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e44:	7e0f      	ldrb	r7, [r1, #24]
 8004e46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004e48:	2f78      	cmp	r7, #120	@ 0x78
 8004e4a:	4691      	mov	r9, r2
 8004e4c:	4680      	mov	r8, r0
 8004e4e:	460c      	mov	r4, r1
 8004e50:	469a      	mov	sl, r3
 8004e52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004e56:	d807      	bhi.n	8004e68 <_printf_i+0x28>
 8004e58:	2f62      	cmp	r7, #98	@ 0x62
 8004e5a:	d80a      	bhi.n	8004e72 <_printf_i+0x32>
 8004e5c:	2f00      	cmp	r7, #0
 8004e5e:	f000 80d1 	beq.w	8005004 <_printf_i+0x1c4>
 8004e62:	2f58      	cmp	r7, #88	@ 0x58
 8004e64:	f000 80b8 	beq.w	8004fd8 <_printf_i+0x198>
 8004e68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004e70:	e03a      	b.n	8004ee8 <_printf_i+0xa8>
 8004e72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004e76:	2b15      	cmp	r3, #21
 8004e78:	d8f6      	bhi.n	8004e68 <_printf_i+0x28>
 8004e7a:	a101      	add	r1, pc, #4	@ (adr r1, 8004e80 <_printf_i+0x40>)
 8004e7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004e80:	08004ed9 	.word	0x08004ed9
 8004e84:	08004eed 	.word	0x08004eed
 8004e88:	08004e69 	.word	0x08004e69
 8004e8c:	08004e69 	.word	0x08004e69
 8004e90:	08004e69 	.word	0x08004e69
 8004e94:	08004e69 	.word	0x08004e69
 8004e98:	08004eed 	.word	0x08004eed
 8004e9c:	08004e69 	.word	0x08004e69
 8004ea0:	08004e69 	.word	0x08004e69
 8004ea4:	08004e69 	.word	0x08004e69
 8004ea8:	08004e69 	.word	0x08004e69
 8004eac:	08004feb 	.word	0x08004feb
 8004eb0:	08004f17 	.word	0x08004f17
 8004eb4:	08004fa5 	.word	0x08004fa5
 8004eb8:	08004e69 	.word	0x08004e69
 8004ebc:	08004e69 	.word	0x08004e69
 8004ec0:	0800500d 	.word	0x0800500d
 8004ec4:	08004e69 	.word	0x08004e69
 8004ec8:	08004f17 	.word	0x08004f17
 8004ecc:	08004e69 	.word	0x08004e69
 8004ed0:	08004e69 	.word	0x08004e69
 8004ed4:	08004fad 	.word	0x08004fad
 8004ed8:	6833      	ldr	r3, [r6, #0]
 8004eda:	1d1a      	adds	r2, r3, #4
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	6032      	str	r2, [r6, #0]
 8004ee0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ee4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e09c      	b.n	8005026 <_printf_i+0x1e6>
 8004eec:	6833      	ldr	r3, [r6, #0]
 8004eee:	6820      	ldr	r0, [r4, #0]
 8004ef0:	1d19      	adds	r1, r3, #4
 8004ef2:	6031      	str	r1, [r6, #0]
 8004ef4:	0606      	lsls	r6, r0, #24
 8004ef6:	d501      	bpl.n	8004efc <_printf_i+0xbc>
 8004ef8:	681d      	ldr	r5, [r3, #0]
 8004efa:	e003      	b.n	8004f04 <_printf_i+0xc4>
 8004efc:	0645      	lsls	r5, r0, #25
 8004efe:	d5fb      	bpl.n	8004ef8 <_printf_i+0xb8>
 8004f00:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004f04:	2d00      	cmp	r5, #0
 8004f06:	da03      	bge.n	8004f10 <_printf_i+0xd0>
 8004f08:	232d      	movs	r3, #45	@ 0x2d
 8004f0a:	426d      	negs	r5, r5
 8004f0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f10:	4858      	ldr	r0, [pc, #352]	@ (8005074 <_printf_i+0x234>)
 8004f12:	230a      	movs	r3, #10
 8004f14:	e011      	b.n	8004f3a <_printf_i+0xfa>
 8004f16:	6821      	ldr	r1, [r4, #0]
 8004f18:	6833      	ldr	r3, [r6, #0]
 8004f1a:	0608      	lsls	r0, r1, #24
 8004f1c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004f20:	d402      	bmi.n	8004f28 <_printf_i+0xe8>
 8004f22:	0649      	lsls	r1, r1, #25
 8004f24:	bf48      	it	mi
 8004f26:	b2ad      	uxthmi	r5, r5
 8004f28:	2f6f      	cmp	r7, #111	@ 0x6f
 8004f2a:	4852      	ldr	r0, [pc, #328]	@ (8005074 <_printf_i+0x234>)
 8004f2c:	6033      	str	r3, [r6, #0]
 8004f2e:	bf14      	ite	ne
 8004f30:	230a      	movne	r3, #10
 8004f32:	2308      	moveq	r3, #8
 8004f34:	2100      	movs	r1, #0
 8004f36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004f3a:	6866      	ldr	r6, [r4, #4]
 8004f3c:	60a6      	str	r6, [r4, #8]
 8004f3e:	2e00      	cmp	r6, #0
 8004f40:	db05      	blt.n	8004f4e <_printf_i+0x10e>
 8004f42:	6821      	ldr	r1, [r4, #0]
 8004f44:	432e      	orrs	r6, r5
 8004f46:	f021 0104 	bic.w	r1, r1, #4
 8004f4a:	6021      	str	r1, [r4, #0]
 8004f4c:	d04b      	beq.n	8004fe6 <_printf_i+0x1a6>
 8004f4e:	4616      	mov	r6, r2
 8004f50:	fbb5 f1f3 	udiv	r1, r5, r3
 8004f54:	fb03 5711 	mls	r7, r3, r1, r5
 8004f58:	5dc7      	ldrb	r7, [r0, r7]
 8004f5a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004f5e:	462f      	mov	r7, r5
 8004f60:	42bb      	cmp	r3, r7
 8004f62:	460d      	mov	r5, r1
 8004f64:	d9f4      	bls.n	8004f50 <_printf_i+0x110>
 8004f66:	2b08      	cmp	r3, #8
 8004f68:	d10b      	bne.n	8004f82 <_printf_i+0x142>
 8004f6a:	6823      	ldr	r3, [r4, #0]
 8004f6c:	07df      	lsls	r7, r3, #31
 8004f6e:	d508      	bpl.n	8004f82 <_printf_i+0x142>
 8004f70:	6923      	ldr	r3, [r4, #16]
 8004f72:	6861      	ldr	r1, [r4, #4]
 8004f74:	4299      	cmp	r1, r3
 8004f76:	bfde      	ittt	le
 8004f78:	2330      	movle	r3, #48	@ 0x30
 8004f7a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004f7e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004f82:	1b92      	subs	r2, r2, r6
 8004f84:	6122      	str	r2, [r4, #16]
 8004f86:	f8cd a000 	str.w	sl, [sp]
 8004f8a:	464b      	mov	r3, r9
 8004f8c:	aa03      	add	r2, sp, #12
 8004f8e:	4621      	mov	r1, r4
 8004f90:	4640      	mov	r0, r8
 8004f92:	f7ff fee7 	bl	8004d64 <_printf_common>
 8004f96:	3001      	adds	r0, #1
 8004f98:	d14a      	bne.n	8005030 <_printf_i+0x1f0>
 8004f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8004f9e:	b004      	add	sp, #16
 8004fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fa4:	6823      	ldr	r3, [r4, #0]
 8004fa6:	f043 0320 	orr.w	r3, r3, #32
 8004faa:	6023      	str	r3, [r4, #0]
 8004fac:	4832      	ldr	r0, [pc, #200]	@ (8005078 <_printf_i+0x238>)
 8004fae:	2778      	movs	r7, #120	@ 0x78
 8004fb0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004fb4:	6823      	ldr	r3, [r4, #0]
 8004fb6:	6831      	ldr	r1, [r6, #0]
 8004fb8:	061f      	lsls	r7, r3, #24
 8004fba:	f851 5b04 	ldr.w	r5, [r1], #4
 8004fbe:	d402      	bmi.n	8004fc6 <_printf_i+0x186>
 8004fc0:	065f      	lsls	r7, r3, #25
 8004fc2:	bf48      	it	mi
 8004fc4:	b2ad      	uxthmi	r5, r5
 8004fc6:	6031      	str	r1, [r6, #0]
 8004fc8:	07d9      	lsls	r1, r3, #31
 8004fca:	bf44      	itt	mi
 8004fcc:	f043 0320 	orrmi.w	r3, r3, #32
 8004fd0:	6023      	strmi	r3, [r4, #0]
 8004fd2:	b11d      	cbz	r5, 8004fdc <_printf_i+0x19c>
 8004fd4:	2310      	movs	r3, #16
 8004fd6:	e7ad      	b.n	8004f34 <_printf_i+0xf4>
 8004fd8:	4826      	ldr	r0, [pc, #152]	@ (8005074 <_printf_i+0x234>)
 8004fda:	e7e9      	b.n	8004fb0 <_printf_i+0x170>
 8004fdc:	6823      	ldr	r3, [r4, #0]
 8004fde:	f023 0320 	bic.w	r3, r3, #32
 8004fe2:	6023      	str	r3, [r4, #0]
 8004fe4:	e7f6      	b.n	8004fd4 <_printf_i+0x194>
 8004fe6:	4616      	mov	r6, r2
 8004fe8:	e7bd      	b.n	8004f66 <_printf_i+0x126>
 8004fea:	6833      	ldr	r3, [r6, #0]
 8004fec:	6825      	ldr	r5, [r4, #0]
 8004fee:	6961      	ldr	r1, [r4, #20]
 8004ff0:	1d18      	adds	r0, r3, #4
 8004ff2:	6030      	str	r0, [r6, #0]
 8004ff4:	062e      	lsls	r6, r5, #24
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	d501      	bpl.n	8004ffe <_printf_i+0x1be>
 8004ffa:	6019      	str	r1, [r3, #0]
 8004ffc:	e002      	b.n	8005004 <_printf_i+0x1c4>
 8004ffe:	0668      	lsls	r0, r5, #25
 8005000:	d5fb      	bpl.n	8004ffa <_printf_i+0x1ba>
 8005002:	8019      	strh	r1, [r3, #0]
 8005004:	2300      	movs	r3, #0
 8005006:	6123      	str	r3, [r4, #16]
 8005008:	4616      	mov	r6, r2
 800500a:	e7bc      	b.n	8004f86 <_printf_i+0x146>
 800500c:	6833      	ldr	r3, [r6, #0]
 800500e:	1d1a      	adds	r2, r3, #4
 8005010:	6032      	str	r2, [r6, #0]
 8005012:	681e      	ldr	r6, [r3, #0]
 8005014:	6862      	ldr	r2, [r4, #4]
 8005016:	2100      	movs	r1, #0
 8005018:	4630      	mov	r0, r6
 800501a:	f7fb f8e1 	bl	80001e0 <memchr>
 800501e:	b108      	cbz	r0, 8005024 <_printf_i+0x1e4>
 8005020:	1b80      	subs	r0, r0, r6
 8005022:	6060      	str	r0, [r4, #4]
 8005024:	6863      	ldr	r3, [r4, #4]
 8005026:	6123      	str	r3, [r4, #16]
 8005028:	2300      	movs	r3, #0
 800502a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800502e:	e7aa      	b.n	8004f86 <_printf_i+0x146>
 8005030:	6923      	ldr	r3, [r4, #16]
 8005032:	4632      	mov	r2, r6
 8005034:	4649      	mov	r1, r9
 8005036:	4640      	mov	r0, r8
 8005038:	47d0      	blx	sl
 800503a:	3001      	adds	r0, #1
 800503c:	d0ad      	beq.n	8004f9a <_printf_i+0x15a>
 800503e:	6823      	ldr	r3, [r4, #0]
 8005040:	079b      	lsls	r3, r3, #30
 8005042:	d413      	bmi.n	800506c <_printf_i+0x22c>
 8005044:	68e0      	ldr	r0, [r4, #12]
 8005046:	9b03      	ldr	r3, [sp, #12]
 8005048:	4298      	cmp	r0, r3
 800504a:	bfb8      	it	lt
 800504c:	4618      	movlt	r0, r3
 800504e:	e7a6      	b.n	8004f9e <_printf_i+0x15e>
 8005050:	2301      	movs	r3, #1
 8005052:	4632      	mov	r2, r6
 8005054:	4649      	mov	r1, r9
 8005056:	4640      	mov	r0, r8
 8005058:	47d0      	blx	sl
 800505a:	3001      	adds	r0, #1
 800505c:	d09d      	beq.n	8004f9a <_printf_i+0x15a>
 800505e:	3501      	adds	r5, #1
 8005060:	68e3      	ldr	r3, [r4, #12]
 8005062:	9903      	ldr	r1, [sp, #12]
 8005064:	1a5b      	subs	r3, r3, r1
 8005066:	42ab      	cmp	r3, r5
 8005068:	dcf2      	bgt.n	8005050 <_printf_i+0x210>
 800506a:	e7eb      	b.n	8005044 <_printf_i+0x204>
 800506c:	2500      	movs	r5, #0
 800506e:	f104 0619 	add.w	r6, r4, #25
 8005072:	e7f5      	b.n	8005060 <_printf_i+0x220>
 8005074:	08005411 	.word	0x08005411
 8005078:	08005422 	.word	0x08005422

0800507c <__sflush_r>:
 800507c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005084:	0716      	lsls	r6, r2, #28
 8005086:	4605      	mov	r5, r0
 8005088:	460c      	mov	r4, r1
 800508a:	d454      	bmi.n	8005136 <__sflush_r+0xba>
 800508c:	684b      	ldr	r3, [r1, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	dc02      	bgt.n	8005098 <__sflush_r+0x1c>
 8005092:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005094:	2b00      	cmp	r3, #0
 8005096:	dd48      	ble.n	800512a <__sflush_r+0xae>
 8005098:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800509a:	2e00      	cmp	r6, #0
 800509c:	d045      	beq.n	800512a <__sflush_r+0xae>
 800509e:	2300      	movs	r3, #0
 80050a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80050a4:	682f      	ldr	r7, [r5, #0]
 80050a6:	6a21      	ldr	r1, [r4, #32]
 80050a8:	602b      	str	r3, [r5, #0]
 80050aa:	d030      	beq.n	800510e <__sflush_r+0x92>
 80050ac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80050ae:	89a3      	ldrh	r3, [r4, #12]
 80050b0:	0759      	lsls	r1, r3, #29
 80050b2:	d505      	bpl.n	80050c0 <__sflush_r+0x44>
 80050b4:	6863      	ldr	r3, [r4, #4]
 80050b6:	1ad2      	subs	r2, r2, r3
 80050b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80050ba:	b10b      	cbz	r3, 80050c0 <__sflush_r+0x44>
 80050bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80050be:	1ad2      	subs	r2, r2, r3
 80050c0:	2300      	movs	r3, #0
 80050c2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80050c4:	6a21      	ldr	r1, [r4, #32]
 80050c6:	4628      	mov	r0, r5
 80050c8:	47b0      	blx	r6
 80050ca:	1c43      	adds	r3, r0, #1
 80050cc:	89a3      	ldrh	r3, [r4, #12]
 80050ce:	d106      	bne.n	80050de <__sflush_r+0x62>
 80050d0:	6829      	ldr	r1, [r5, #0]
 80050d2:	291d      	cmp	r1, #29
 80050d4:	d82b      	bhi.n	800512e <__sflush_r+0xb2>
 80050d6:	4a2a      	ldr	r2, [pc, #168]	@ (8005180 <__sflush_r+0x104>)
 80050d8:	40ca      	lsrs	r2, r1
 80050da:	07d6      	lsls	r6, r2, #31
 80050dc:	d527      	bpl.n	800512e <__sflush_r+0xb2>
 80050de:	2200      	movs	r2, #0
 80050e0:	6062      	str	r2, [r4, #4]
 80050e2:	04d9      	lsls	r1, r3, #19
 80050e4:	6922      	ldr	r2, [r4, #16]
 80050e6:	6022      	str	r2, [r4, #0]
 80050e8:	d504      	bpl.n	80050f4 <__sflush_r+0x78>
 80050ea:	1c42      	adds	r2, r0, #1
 80050ec:	d101      	bne.n	80050f2 <__sflush_r+0x76>
 80050ee:	682b      	ldr	r3, [r5, #0]
 80050f0:	b903      	cbnz	r3, 80050f4 <__sflush_r+0x78>
 80050f2:	6560      	str	r0, [r4, #84]	@ 0x54
 80050f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80050f6:	602f      	str	r7, [r5, #0]
 80050f8:	b1b9      	cbz	r1, 800512a <__sflush_r+0xae>
 80050fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80050fe:	4299      	cmp	r1, r3
 8005100:	d002      	beq.n	8005108 <__sflush_r+0x8c>
 8005102:	4628      	mov	r0, r5
 8005104:	f7ff fbf4 	bl	80048f0 <_free_r>
 8005108:	2300      	movs	r3, #0
 800510a:	6363      	str	r3, [r4, #52]	@ 0x34
 800510c:	e00d      	b.n	800512a <__sflush_r+0xae>
 800510e:	2301      	movs	r3, #1
 8005110:	4628      	mov	r0, r5
 8005112:	47b0      	blx	r6
 8005114:	4602      	mov	r2, r0
 8005116:	1c50      	adds	r0, r2, #1
 8005118:	d1c9      	bne.n	80050ae <__sflush_r+0x32>
 800511a:	682b      	ldr	r3, [r5, #0]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d0c6      	beq.n	80050ae <__sflush_r+0x32>
 8005120:	2b1d      	cmp	r3, #29
 8005122:	d001      	beq.n	8005128 <__sflush_r+0xac>
 8005124:	2b16      	cmp	r3, #22
 8005126:	d11e      	bne.n	8005166 <__sflush_r+0xea>
 8005128:	602f      	str	r7, [r5, #0]
 800512a:	2000      	movs	r0, #0
 800512c:	e022      	b.n	8005174 <__sflush_r+0xf8>
 800512e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005132:	b21b      	sxth	r3, r3
 8005134:	e01b      	b.n	800516e <__sflush_r+0xf2>
 8005136:	690f      	ldr	r7, [r1, #16]
 8005138:	2f00      	cmp	r7, #0
 800513a:	d0f6      	beq.n	800512a <__sflush_r+0xae>
 800513c:	0793      	lsls	r3, r2, #30
 800513e:	680e      	ldr	r6, [r1, #0]
 8005140:	bf08      	it	eq
 8005142:	694b      	ldreq	r3, [r1, #20]
 8005144:	600f      	str	r7, [r1, #0]
 8005146:	bf18      	it	ne
 8005148:	2300      	movne	r3, #0
 800514a:	eba6 0807 	sub.w	r8, r6, r7
 800514e:	608b      	str	r3, [r1, #8]
 8005150:	f1b8 0f00 	cmp.w	r8, #0
 8005154:	dde9      	ble.n	800512a <__sflush_r+0xae>
 8005156:	6a21      	ldr	r1, [r4, #32]
 8005158:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800515a:	4643      	mov	r3, r8
 800515c:	463a      	mov	r2, r7
 800515e:	4628      	mov	r0, r5
 8005160:	47b0      	blx	r6
 8005162:	2800      	cmp	r0, #0
 8005164:	dc08      	bgt.n	8005178 <__sflush_r+0xfc>
 8005166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800516a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800516e:	81a3      	strh	r3, [r4, #12]
 8005170:	f04f 30ff 	mov.w	r0, #4294967295
 8005174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005178:	4407      	add	r7, r0
 800517a:	eba8 0800 	sub.w	r8, r8, r0
 800517e:	e7e7      	b.n	8005150 <__sflush_r+0xd4>
 8005180:	20400001 	.word	0x20400001

08005184 <_fflush_r>:
 8005184:	b538      	push	{r3, r4, r5, lr}
 8005186:	690b      	ldr	r3, [r1, #16]
 8005188:	4605      	mov	r5, r0
 800518a:	460c      	mov	r4, r1
 800518c:	b913      	cbnz	r3, 8005194 <_fflush_r+0x10>
 800518e:	2500      	movs	r5, #0
 8005190:	4628      	mov	r0, r5
 8005192:	bd38      	pop	{r3, r4, r5, pc}
 8005194:	b118      	cbz	r0, 800519e <_fflush_r+0x1a>
 8005196:	6a03      	ldr	r3, [r0, #32]
 8005198:	b90b      	cbnz	r3, 800519e <_fflush_r+0x1a>
 800519a:	f7ff f951 	bl	8004440 <__sinit>
 800519e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d0f3      	beq.n	800518e <_fflush_r+0xa>
 80051a6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80051a8:	07d0      	lsls	r0, r2, #31
 80051aa:	d404      	bmi.n	80051b6 <_fflush_r+0x32>
 80051ac:	0599      	lsls	r1, r3, #22
 80051ae:	d402      	bmi.n	80051b6 <_fflush_r+0x32>
 80051b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80051b2:	f7ff fb9a 	bl	80048ea <__retarget_lock_acquire_recursive>
 80051b6:	4628      	mov	r0, r5
 80051b8:	4621      	mov	r1, r4
 80051ba:	f7ff ff5f 	bl	800507c <__sflush_r>
 80051be:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80051c0:	07da      	lsls	r2, r3, #31
 80051c2:	4605      	mov	r5, r0
 80051c4:	d4e4      	bmi.n	8005190 <_fflush_r+0xc>
 80051c6:	89a3      	ldrh	r3, [r4, #12]
 80051c8:	059b      	lsls	r3, r3, #22
 80051ca:	d4e1      	bmi.n	8005190 <_fflush_r+0xc>
 80051cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80051ce:	f7ff fb8d 	bl	80048ec <__retarget_lock_release_recursive>
 80051d2:	e7dd      	b.n	8005190 <_fflush_r+0xc>

080051d4 <__swhatbuf_r>:
 80051d4:	b570      	push	{r4, r5, r6, lr}
 80051d6:	460c      	mov	r4, r1
 80051d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80051dc:	2900      	cmp	r1, #0
 80051de:	b096      	sub	sp, #88	@ 0x58
 80051e0:	4615      	mov	r5, r2
 80051e2:	461e      	mov	r6, r3
 80051e4:	da0d      	bge.n	8005202 <__swhatbuf_r+0x2e>
 80051e6:	89a3      	ldrh	r3, [r4, #12]
 80051e8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80051ec:	f04f 0100 	mov.w	r1, #0
 80051f0:	bf14      	ite	ne
 80051f2:	2340      	movne	r3, #64	@ 0x40
 80051f4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80051f8:	2000      	movs	r0, #0
 80051fa:	6031      	str	r1, [r6, #0]
 80051fc:	602b      	str	r3, [r5, #0]
 80051fe:	b016      	add	sp, #88	@ 0x58
 8005200:	bd70      	pop	{r4, r5, r6, pc}
 8005202:	466a      	mov	r2, sp
 8005204:	f000 f848 	bl	8005298 <_fstat_r>
 8005208:	2800      	cmp	r0, #0
 800520a:	dbec      	blt.n	80051e6 <__swhatbuf_r+0x12>
 800520c:	9901      	ldr	r1, [sp, #4]
 800520e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005212:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005216:	4259      	negs	r1, r3
 8005218:	4159      	adcs	r1, r3
 800521a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800521e:	e7eb      	b.n	80051f8 <__swhatbuf_r+0x24>

08005220 <__smakebuf_r>:
 8005220:	898b      	ldrh	r3, [r1, #12]
 8005222:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005224:	079d      	lsls	r5, r3, #30
 8005226:	4606      	mov	r6, r0
 8005228:	460c      	mov	r4, r1
 800522a:	d507      	bpl.n	800523c <__smakebuf_r+0x1c>
 800522c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005230:	6023      	str	r3, [r4, #0]
 8005232:	6123      	str	r3, [r4, #16]
 8005234:	2301      	movs	r3, #1
 8005236:	6163      	str	r3, [r4, #20]
 8005238:	b003      	add	sp, #12
 800523a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800523c:	ab01      	add	r3, sp, #4
 800523e:	466a      	mov	r2, sp
 8005240:	f7ff ffc8 	bl	80051d4 <__swhatbuf_r>
 8005244:	9f00      	ldr	r7, [sp, #0]
 8005246:	4605      	mov	r5, r0
 8005248:	4639      	mov	r1, r7
 800524a:	4630      	mov	r0, r6
 800524c:	f7ff fbbc 	bl	80049c8 <_malloc_r>
 8005250:	b948      	cbnz	r0, 8005266 <__smakebuf_r+0x46>
 8005252:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005256:	059a      	lsls	r2, r3, #22
 8005258:	d4ee      	bmi.n	8005238 <__smakebuf_r+0x18>
 800525a:	f023 0303 	bic.w	r3, r3, #3
 800525e:	f043 0302 	orr.w	r3, r3, #2
 8005262:	81a3      	strh	r3, [r4, #12]
 8005264:	e7e2      	b.n	800522c <__smakebuf_r+0xc>
 8005266:	89a3      	ldrh	r3, [r4, #12]
 8005268:	6020      	str	r0, [r4, #0]
 800526a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800526e:	81a3      	strh	r3, [r4, #12]
 8005270:	9b01      	ldr	r3, [sp, #4]
 8005272:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005276:	b15b      	cbz	r3, 8005290 <__smakebuf_r+0x70>
 8005278:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800527c:	4630      	mov	r0, r6
 800527e:	f000 f81d 	bl	80052bc <_isatty_r>
 8005282:	b128      	cbz	r0, 8005290 <__smakebuf_r+0x70>
 8005284:	89a3      	ldrh	r3, [r4, #12]
 8005286:	f023 0303 	bic.w	r3, r3, #3
 800528a:	f043 0301 	orr.w	r3, r3, #1
 800528e:	81a3      	strh	r3, [r4, #12]
 8005290:	89a3      	ldrh	r3, [r4, #12]
 8005292:	431d      	orrs	r5, r3
 8005294:	81a5      	strh	r5, [r4, #12]
 8005296:	e7cf      	b.n	8005238 <__smakebuf_r+0x18>

08005298 <_fstat_r>:
 8005298:	b538      	push	{r3, r4, r5, lr}
 800529a:	4d07      	ldr	r5, [pc, #28]	@ (80052b8 <_fstat_r+0x20>)
 800529c:	2300      	movs	r3, #0
 800529e:	4604      	mov	r4, r0
 80052a0:	4608      	mov	r0, r1
 80052a2:	4611      	mov	r1, r2
 80052a4:	602b      	str	r3, [r5, #0]
 80052a6:	f7fb fcda 	bl	8000c5e <_fstat>
 80052aa:	1c43      	adds	r3, r0, #1
 80052ac:	d102      	bne.n	80052b4 <_fstat_r+0x1c>
 80052ae:	682b      	ldr	r3, [r5, #0]
 80052b0:	b103      	cbz	r3, 80052b4 <_fstat_r+0x1c>
 80052b2:	6023      	str	r3, [r4, #0]
 80052b4:	bd38      	pop	{r3, r4, r5, pc}
 80052b6:	bf00      	nop
 80052b8:	2000425c 	.word	0x2000425c

080052bc <_isatty_r>:
 80052bc:	b538      	push	{r3, r4, r5, lr}
 80052be:	4d06      	ldr	r5, [pc, #24]	@ (80052d8 <_isatty_r+0x1c>)
 80052c0:	2300      	movs	r3, #0
 80052c2:	4604      	mov	r4, r0
 80052c4:	4608      	mov	r0, r1
 80052c6:	602b      	str	r3, [r5, #0]
 80052c8:	f7fb fcd9 	bl	8000c7e <_isatty>
 80052cc:	1c43      	adds	r3, r0, #1
 80052ce:	d102      	bne.n	80052d6 <_isatty_r+0x1a>
 80052d0:	682b      	ldr	r3, [r5, #0]
 80052d2:	b103      	cbz	r3, 80052d6 <_isatty_r+0x1a>
 80052d4:	6023      	str	r3, [r4, #0]
 80052d6:	bd38      	pop	{r3, r4, r5, pc}
 80052d8:	2000425c 	.word	0x2000425c

080052dc <_sbrk_r>:
 80052dc:	b538      	push	{r3, r4, r5, lr}
 80052de:	4d06      	ldr	r5, [pc, #24]	@ (80052f8 <_sbrk_r+0x1c>)
 80052e0:	2300      	movs	r3, #0
 80052e2:	4604      	mov	r4, r0
 80052e4:	4608      	mov	r0, r1
 80052e6:	602b      	str	r3, [r5, #0]
 80052e8:	f7fb fce2 	bl	8000cb0 <_sbrk>
 80052ec:	1c43      	adds	r3, r0, #1
 80052ee:	d102      	bne.n	80052f6 <_sbrk_r+0x1a>
 80052f0:	682b      	ldr	r3, [r5, #0]
 80052f2:	b103      	cbz	r3, 80052f6 <_sbrk_r+0x1a>
 80052f4:	6023      	str	r3, [r4, #0]
 80052f6:	bd38      	pop	{r3, r4, r5, pc}
 80052f8:	2000425c 	.word	0x2000425c

080052fc <_init>:
 80052fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052fe:	bf00      	nop
 8005300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005302:	bc08      	pop	{r3}
 8005304:	469e      	mov	lr, r3
 8005306:	4770      	bx	lr

08005308 <_fini>:
 8005308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800530a:	bf00      	nop
 800530c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800530e:	bc08      	pop	{r3}
 8005310:	469e      	mov	lr, r3
 8005312:	4770      	bx	lr
