# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 419.5 0.000256 1024 0.031 1790 48128 10.66 4.39706 122.817 130.753 268.802 268.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 419.5 0.000256 1024 0.031 1790 47232 10.6982 4.38058 142.873 130.154 288.27 288.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 419.5 0.000256 1024 0.031 1790 47360 10.7008 4.39082 145.424 130.866 291.546 291.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 419.5 0.000256 1024 0.031 1790 47616 10.629 4.36634 139.641 130.111 284.915 285.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 419.5 0.000256 1024 0.031 1790 46400 10.6376 4.35562 137.722 129.061 281.941 282.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 419.5 0.000256 1024 0.031 1790 46592 10.7176 4.3744 141.978 130.111 287.344 287.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 419.5 0.000256 1024 0.031 1790 46080 10.6421 4.34739 140.865 129.065 285.087 285.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 419.5 0.000256 1024 0.031 1790 47104 10.5953 4.3583 137.314 129.542 281.973 282.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 419.5 0.000256 1024 0.031 1790 46080 10.5175 4.30899 137.675 128.181 280.85 280.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 419.5 0.000256 1024 0.031 1790 44800 10.7509 4.3521 144.402 129.219 288.894 289.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 419.5 0.000256 1024 0.031 1790 45056 10.4625 4.26208 164.169 126.982 306.04 306.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 419.5 0.000256 1024 0.031 1785 48640 10.602 4.38781 124.553 130.663 270.374 270.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 419.5 0.000256 1024 0.031 1785 48640 10.6552 4.39501 123.169 130.824 269.206 269.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 419.5 0.000256 1024 0.031 1785 48384 10.6787 4.40256 124.803 131.136 271.187 271.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 419.5 0.000256 1024 0.031 1785 47488 10.6684 4.38298 125.293 130.037 270.551 270.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 419.5 0.000256 1024 0.031 1785 48128 10.6615 4.39501 126.29 130.722 272.235 272.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 419.5 0.000256 1024 0.031 1785 47232 10.6961 4.37344 144.574 130.045 289.849 289.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 419.5 0.000256 1024 0.031 1785 48640 10.6227 4.39226 144.377 130.88 290.438 290.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 419.5 0.000256 1024 0.031 1785 47616 10.6274 4.36704 151.692 130.055 296.91 297.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 419.5 0.000256 1024 0.031 1785 46400 10.6444 4.35798 147.152 130.334 292.648 292.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 419.5 0.000256 1024 0.031 1785 46592 10.7172 4.37046 147.136 130.115 292.51 292.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 419.5 0.000256 1024 0.031 1785 46080 10.6478 4.34595 142.522 129.19 286.874 287.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 419.5 0.000256 1024 0.031 1785 47104 10.5886 4.35763 141.361 129.542 286.018 286.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 419.5 0.000256 1024 0.031 1785 46080 10.5174 4.30976 159.906 128.159 303.064 303.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 419.5 0.000256 1024 0.031 1785 44800 10.7437 4.35507 157.99 129.292 302.547 302.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 419.5 0.000256 1024 0.031 1785 45056 10.4598 4.26381 144.657 126.978 286.526 286.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 419.5 0.000256 1024 0.031 1800 48128 10.6503 4.38666 115.598 130.714 261.517 261.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 419.5 0.000256 1024 0.031 1800 48000 10.6848 4.39706 129.286 130.799 275.333 275.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 419.5 0.000256 1024 0.031 1800 48384 10.677 4.4073 123.799 131.058 270.104 270.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 419.5 0.000256 1024 0.031 1800 47488 10.6777 4.3743 122.497 130.025 267.74 267.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 419.5 0.000256 1024 0.031 1800 48128 10.6594 4.39091 120.163 130.847 266.228 266.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 419.5 0.000256 1024 0.031 1800 47232 10.6885 4.37907 151.756 130.256 297.248 297.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 419.5 0.000256 1024 0.031 1800 46080 10.7649 4.37491 105.856 130.174 251.334 251.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 419.5 0.000256 1024 0.031 1800 47360 10.7131 4.39283 146.602 130.854 292.723 292.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 419.5 0.000256 1024 0.031 1800 46080 10.8022 4.39334 103.157 130.988 249.507 249.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 419.5 0.000256 1024 0.031 1800 47616 10.6274 4.37155 139.215 130.09 284.47 284.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 419.5 0.000256 1024 0.031 1800 46080 10.5098 4.31002 99.4697 128.281 242.729 242.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 419.5 0.000256 1024 0.031 1800 46400 10.6262 4.3577 141.591 129.163 285.907 286.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 419.5 0.000256 1024 0.031 1800 44800 10.7513 4.35376 99.4834 129.191 243.949 244.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 419.5 0.000256 1024 0.031 1800 46592 10.7176 4.3712 178.086 130.218 323.558 323.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 419.5 0.000256 1024 0.031 1800 46592 10.7143 4.37133 118.362 130.263 263.876 264.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 419.5 0.000256 1024 0.031 1800 46080 10.6332 4.34726 170.076 129.08 314.301 314.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 419.5 0.000256 1024 0.031 1800 46080 10.6308 4.34627 117.168 129.219 261.532 261.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 419.5 0.000256 1024 0.031 1800 47104 10.5922 4.35379 168.008 129.454 312.574 312.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 419.5 0.000256 1024 0.031 1800 45056 10.4583 4.26013 113.08 126.837 254.801 254.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 419.5 0.000256 1024 0.031 1800 46080 10.5168 4.30947 145.15 128.156 288.299 288.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 419.5 0.000256 1024 0.031 1800 43008 10.3227 4.17632 100.037 124.415 239.12 239.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 419.5 0.000256 1024 0.031 1800 44800 10.7569 4.352 147.891 129.22 292.389 292.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 419.5 0.000256 1024 0.031 1800 44800 10.7764 4.35802 108.871 129.468 253.635 253.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 419.5 0.000256 1024 0.031 1800 47616 10.6683 4.38614 114.196 130.782 260.197 260.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 419.5 0.000256 1024 0.031 1800 47360 10.7386 4.39917 120.058 130.703 266.066 266.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 419.5 0.000256 1024 0.031 1800 47616 10.7135 4.40525 118.811 131.168 265.263 265.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 419.5 0.000256 1024 0.031 1800 46080 10.7468 4.3721 79.7516 130.108 225.146 225.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 419.5 0.000256 1024 0.031 1800 46592 10.7368 4.37648 135.376 130.15 280.802 280.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 419.5 0.000256 1024 0.031 1800 46592 10.7239 4.37011 88.8888 130.237 234.394 234.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 419.5 0.000256 1024 0.031 1800 47104 10.7247 4.38886 128.622 130.712 274.614 274.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 419.5 0.000256 1024 0.031 1800 45056 10.7466 4.35398 84.5222 129.429 229.217 229.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 419.5 0.000256 1024 0.031 1800 47232 10.6919 4.37907 145.872 130.182 291.294 291.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 419.5 0.000256 1024 0.031 1800 46080 10.7615 4.37718 102.685 130.249 248.239 248.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 419.5 0.000256 1024 0.031 1800 47360 10.7075 4.39504 140.023 130.855 286.146 286.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 419.5 0.000256 1024 0.031 1800 46080 10.8028 4.39494 99.5909 130.868 245.821 245.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 419.5 0.000256 1024 0.031 1800 46080 10.7297 4.36602 171.843 130.076 317.183 317.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 419.5 0.000256 1024 0.031 1800 43008 10.7609 4.31514 105.968 128.16 249.371 249.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 419.5 0.000256 1024 0.031 1800 46400 10.6328 4.3561 170.079 129.186 314.417 314.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 419.5 0.000256 1024 0.031 1800 44800 10.7468 4.35363 114.298 129.319 258.876 259.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 419.5 0.000256 1024 0.031 1800 46592 10.7033 4.37427 167.153 130.096 312.491 312.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 419.5 0.000256 1024 0.031 1800 46592 10.7221 4.37114 113.411 130.237 258.905 259.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 419.5 0.000256 1024 0.031 1800 46080 10.6458 4.34512 161.162 129.11 305.426 305.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 419.5 0.000256 1024 0.031 1800 46080 10.6328 4.34829 108.381 129.252 252.776 252.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 419.5 0.000256 1024 0.031 1800 45056 10.7519 4.35974 150.159 129.416 294.856 294.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 419.5 0.000256 1024 0.031 1800 40960 10.799 4.26179 95.2314 126.974 237.433 237.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 419.5 0.000256 1024 0.031 1800 47616 10.6746 4.38803 128.648 130.69 274.56 274.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 419.5 0.000256 1024 0.031 1800 47360 10.7507 4.39706 117.245 130.69 263.252 263.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 419.5 0.000256 1024 0.031 1800 47360 10.7169 4.3928 78.1447 130.867 224.29 224.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 419.5 0.000256 1024 0.031 1800 47616 10.7289 4.40768 124.439 131.054 270.799 270.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 419.5 0.000256 1024 0.031 1800 46080 10.7297 4.36819 80.5526 130.179 225.994 226.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 419.5 0.000256 1024 0.031 1800 46592 10.7419 4.3776 127.598 130.017 272.9 273.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 419.5 0.000256 1024 0.031 1800 46592 10.7195 4.37453 85.2974 130.135 230.697 230.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 419.5 0.000256 1024 0.031 1800 47104 10.733 4.39139 132.688 130.845 278.824 278.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 419.5 0.000256 1024 0.031 1800 45056 10.7551 4.35555 86.1962 129.463 230.933 231.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 419.5 0.000256 1024 0.031 1800 47232 10.6905 4.37744 145.319 130.184 290.735 290.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 419.5 0.000256 1024 0.031 1800 46080 10.762 4.37904 103.693 130.275 249.277 249.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 419.5 0.000256 1024 0.031 1800 47360 10.7068 4.39302 141.642 130.86 287.769 287.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 419.5 0.000256 1024 0.031 1800 46080 10.8064 4.39296 99.967 130.961 246.297 246.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 419.5 0.000256 1024 0.031 1800 46080 10.742 4.36957 167.42 130.199 312.899 313.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 419.5 0.000256 1024 0.031 1800 43008 10.7484 4.31104 107.271 128.161 250.655 250.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 419.5 0.000256 1024 0.031 1800 46400 10.6253 4.35405 168.747 129.042 312.929 313.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 419.5 0.000256 1024 0.031 1800 44800 10.751 4.35296 113.603 129.322 258.194 258.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 419.5 0.000256 1024 0.031 1800 46592 10.7295 4.37197 163.546 130.209 309.022 309.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 419.5 0.000256 1024 0.031 1800 46592 10.7069 4.3735 110.828 130.281 256.353 256.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 419.5 0.000256 1024 0.031 1800 46080 10.651 4.34803 157.477 129.089 301.73 301.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 419.5 0.000256 1024 0.031 1800 46080 10.6289 4.34925 106.622 129.35 251.117 251.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 419.5 0.000256 1024 0.031 1800 45056 10.7502 4.35373 148.986 129.555 293.809 293.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 419.5 0.000256 1024 0.031 1800 40960 10.7887 4.25984 97.1848 126.992 239.391 239.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 419.5 0.000256 1024 0.031 1792 47104 10.7081 4.38176 112.983 130.791 259.029 259.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 419.5 0.000256 1024 0.031 1792 47104 10.7298 4.24586 69.0162 130.7 214.857 214.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 419.5 0.000256 1024 0.031 1792 47360 10.7348 4.39379 115.242 130.704 261.24 261.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 419.5 0.000256 1024 0.031 1792 47360 10.7125 4.39626 77.4718 130.737 223.481 223.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 419.5 0.000256 1024 0.031 1792 47616 10.7187 4.41034 125.791 131.078 272.165 272.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 419.5 0.000256 1024 0.031 1792 46080 10.7408 4.36842 82.0292 130.056 227.363 227.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 419.5 0.000256 1024 0.031 1792 46592 10.748 4.37862 121.159 130.161 266.613 266.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 419.5 0.000256 1024 0.031 1792 46592 10.7154 4.36992 80.1521 130.236 225.637 225.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 419.5 0.000256 1024 0.031 1792 45696 10.8209 4.38045 67.4084 130.287 213.059 213.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 419.5 0.000256 1024 0.031 1792 47104 10.726 4.38886 120.75 130.735 266.768 266.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 419.5 0.000256 1024 0.031 1792 45056 10.754 4.35133 79.845 129.568 224.685 224.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 419.5 0.000256 1024 0.031 1792 43008 10.7641 4.31104 65.2206 128.128 208.589 208.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 419.5 0.000256 1024 0.031 1792 46080 10.7779 4.3799 171.701 130.051 317.076 317.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 419.5 0.000256 1024 0.031 1792 46080 10.7643 4.37453 110.898 130.265 256.465 256.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 419.5 0.000256 1024 0.031 1792 44928 10.869 4.38525 91.0261 130.254 236.703 236.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 419.5 0.000256 1024 0.031 1792 47360 10.7066 4.39222 164.506 130.882 310.649 310.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 419.5 0.000256 1024 0.031 1792 46080 10.8166 4.39261 112.565 130.867 258.814 258.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 419.5 0.000256 1024 0.031 1792 46080 10.6354 4.34794 94.1883 129.341 238.685 238.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 419.5 0.000256 1024 0.031 1792 46080 10.7354 4.36829 152.025 130.112 297.412 297.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 419.5 0.000256 1024 0.031 1792 43008 10.7601 4.30899 97.0015 128.27 240.506 240.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 419.5 0.000256 1024 0.031 1792 46080 10.766 4.3752 91.1089 130.35 236.762 236.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 419.5 0.000256 1024 0.031 1792 44800 10.7381 4.35667 147.919 129.066 292.24 292.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 419.5 0.000256 1024 0.031 1792 44800 10.7576 4.35565 104.487 129.216 248.98 249.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 419.5 0.000256 1024 0.031 1792 43200 10.9215 4.3639 86.1272 129.515 231.09 231.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 419.5 0.000256 1024 0.031 1792 46592 10.716 4.37258 146.548 130.233 292.031 292.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 419.5 0.000256 1024 0.031 1792 46592 10.7108 4.37446 105.23 130.361 250.844 250.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 419.5 0.000256 1024 0.031 1792 43008 11.0284 4.37661 83.1382 130.413 229.121 229.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 419.5 0.000256 1024 0.031 1792 46080 10.6508 4.34586 143.35 129.111 287.622 287.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 419.5 0.000256 1024 0.031 1792 46080 10.6334 4.34586 106.003 129.359 250.504 250.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 419.5 0.000256 1024 0.031 1792 40320 10.5626 4.18202 80.1063 124.38 219.399 219.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 419.5 0.000256 1024 0.031 1792 45056 10.7471 4.35075 141.936 129.427 286.626 286.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 419.5 0.000256 1024 0.031 1792 40960 10.802 4.26035 92.777 126.979 234.985 235.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 419.5 0.000256 1024 0.031 1792 36864 10.8188 4.17434 76.5003 124.315 215.975 216.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 419.5 0.000256 1024 0.031 1800 47616 10.6652 4.39069 115.58 130.713 261.514 261.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 419.5 0.000256 1024 0.031 1800 47104 10.7276 4.39059 76.9048 130.858 223.048 223.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 419.5 0.000256 1024 0.031 1800 48000 10.6836 4.39827 131.215 130.813 277.276 277.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 419.5 0.000256 1024 0.031 1800 47360 10.7141 4.39206 87.0478 130.878 233.195 233.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 419.5 0.000256 1024 0.031 1800 46080 10.6511 4.3479 71.5311 129.092 215.784 215.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 419.5 0.000256 1024 0.031 1800 47616 10.7236 4.40822 121.285 131.184 267.77 267.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 419.5 0.000256 1024 0.031 1800 46080 10.733 4.36736 79.1668 130.109 224.541 224.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 419.5 0.000256 1024 0.031 1800 46080 10.7675 4.37622 67.7764 130.278 213.369 213.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 419.5 0.000256 1024 0.031 1800 47488 10.6722 4.37686 172.457 130.056 317.731 317.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 419.5 0.000256 1024 0.031 1800 46592 10.7249 4.37101 108.604 130.203 254.072 254.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 419.5 0.000256 1024 0.031 1800 45696 10.8225 4.38272 87.3355 130.283 232.984 233.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 419.5 0.000256 1024 0.031 1800 47104 10.7225 4.39501 159.019 130.707 305.008 305.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 419.5 0.000256 1024 0.031 1800 45056 10.7629 4.35962 98.3024 129.575 243.175 243.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 419.5 0.000256 1024 0.031 1800 43008 10.7564 4.31021 77.5955 128.252 221.081 221.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 419.5 0.000256 1024 0.031 1800 47232 10.6861 4.38208 161.794 130.082 307.111 307.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 419.5 0.000256 1024 0.031 1800 46080 10.7744 4.37453 107.268 130.247 252.829 252.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 419.5 0.000256 1024 0.031 1800 44928 10.866 4.38272 92.8132 130.233 238.461 238.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 419.5 0.000256 1024 0.031 1800 46080 10.7661 4.37466 86.133 130.478 231.916 232.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 419.5 0.000256 1024 0.031 1800 47360 10.7078 4.3935 155.371 130.865 301.502 301.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 419.5 0.000256 1024 0.031 1800 46080 10.8137 4.39296 104.205 130.863 250.442 250.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 419.5 0.000256 1024 0.031 1800 46080 10.6351 4.34605 90.8768 129.361 235.385 235.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 419.5 0.000256 1024 0.031 1800 46080 10.8524 4.40746 86.7533 131.19 233.364 233.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 419.5 0.000256 1024 0.031 1800 46080 10.7353 4.37168 142.15 130.105 287.53 287.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 419.5 0.000256 1024 0.031 1800 43008 10.7576 4.30886 98.0059 128.246 241.481 241.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 419.5 0.000256 1024 0.031 1800 46080 10.7661 4.37434 87.199 130.456 232.956 233.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 419.5 0.000256 1024 0.031 1800 36864 10.8352 4.17408 69.79 124.538 209.503 209.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 419.5 0.000256 1024 0.031 1800 46400 10.6269 4.35402 147.087 129.192 291.425 291.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 419.5 0.000256 1024 0.031 1800 44800 10.7542 4.35363 100.938 129.197 245.404 245.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 419.5 0.000256 1024 0.031 1800 43200 10.9182 4.36557 85.1767 129.33 229.957 230.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 419.5 0.000256 1024 0.031 1800 44800 10.785 4.35558 82.5087 129.593 227.406 227.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 419.5 0.000256 1024 0.031 1824 47104 10.7052 4.38755 125.766 130.799 271.818 271.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 419.5 0.000256 1024 0.031 1824 47104 10.7309 4.38682 83.2211 130.829 229.331 229.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 419.5 0.000256 1024 0.031 1824 46080 10.7424 4.37235 68.3693 130.088 213.74 213.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 419.5 0.000256 1024 0.031 1824 47360 10.729 4.39722 120.928 130.798 267.019 267.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 419.5 0.000256 1024 0.031 1824 47360 10.7104 4.3945 82.6864 130.773 228.731 228.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 419.5 0.000256 1024 0.031 1824 46080 10.6527 4.34442 68.5737 129.112 212.846 212.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 419.5 0.000256 1024 0.031 1824 47616 10.7318 4.4087 169.032 131.169 315.503 315.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 419.5 0.000256 1024 0.031 1824 46080 10.7414 4.37043 104.828 130.111 250.212 250.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 419.5 0.000256 1024 0.031 1824 46080 10.7668 4.37795 86.8232 130.156 232.289 232.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 419.5 0.000256 1024 0.031 1824 43008 10.7687 4.31062 70.639 128.267 214.154 214.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 419.5 0.000256 1024 0.031 1824 46592 10.7396 4.37389 155.493 130.038 300.808 300.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 419.5 0.000256 1024 0.031 1824 46592 10.7118 4.36902 100.061 131.358 246.665 246.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 419.5 0.000256 1024 0.031 1824 45696 10.8132 4.38272 82.0018 130.286 227.651 227.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 419.5 0.000256 1024 0.031 1824 46592 10.7125 4.37005 75.212 130.385 220.845 220.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 419.5 0.000256 1024 0.031 1824 47104 10.7292 4.39053 149.3 130.822 295.408 295.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 419.5 0.000256 1024 0.031 1824 45056 10.7572 4.35405 93.6666 129.557 238.497 238.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 419.5 0.000256 1024 0.031 1824 43008 10.7575 4.31126 74.9475 128.174 218.357 218.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 419.5 0.000256 1024 0.031 1824 40960 10.8027 4.2584 65.7187 126.852 207.799 207.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 419.5 0.000256 1024 0.031 1824 46080 10.7914 4.37862 144.364 130.059 289.761 289.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 419.5 0.000256 1024 0.031 1824 46080 10.7658 4.37453 104.527 130.251 250.084 250.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 419.5 0.000256 1024 0.031 1824 44928 10.8669 4.38272 87.4343 130.27 233.12 233.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 419.5 0.000256 1024 0.031 1824 46080 10.7692 4.37066 89.643 130.331 235.28 235.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 419.5 0.000256 1024 0.031 1824 47360 10.7047 4.39309 146.707 130.855 292.827 292.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 419.5 0.000256 1024 0.031 1824 46080 10.804 4.39658 104.802 130.988 251.157 251.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 419.5 0.000256 1024 0.031 1824 46080 10.642 4.34573 89.8498 129.378 234.378 234.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 419.5 0.000256 1024 0.031 1824 46080 10.8447 4.4073 83.5063 131.079 229.996 230.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 419.5 0.000256 1024 0.031 1800 47104 10.6934 4.3928 127.5 130.694 273.443 273.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 419.5 0.000256 1024 0.031 1800 47104 10.7168 4.38694 85.7481 130.831 231.851 231.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 419.5 0.000256 1024 0.031 1800 46080 10.7401 4.3704 70.7688 130.057 216.103 216.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 419.5 0.000256 1024 0.031 1800 46720 10.7994 4.39926 118.965 130.826 265.161 265.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 419.5 0.000256 1024 0.031 1800 46080 10.8218 4.3927 78.6791 130.731 224.791 224.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 419.5 0.000256 1024 0.031 1800 44160 10.8137 4.34672 66.1445 129.185 210.654 210.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 419.5 0.000256 1024 0.031 1800 46080 10.8138 4.39645 58.3484 130.854 204.574 204.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 419.5 0.000256 1024 0.031 1800 46848 10.7838 4.40518 162.551 131.06 308.962 309.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 419.5 0.000256 1024 0.031 1800 46080 10.7435 4.37219 102.096 130.189 247.568 247.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 419.5 0.000256 1024 0.031 1800 46080 10.7651 4.37523 85.9908 130.173 231.468 231.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 419.5 0.000256 1024 0.031 1800 43008 10.7544 4.31222 69.3081 128.177 212.719 212.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 419.5 0.000256 1024 0.031 1800 46592 10.7287 4.37453 150.529 130.037 295.835 295.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 419.5 0.000256 1024 0.031 1800 46592 10.7184 4.37274 98.1311 130.132 243.518 243.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 419.5 0.000256 1024 0.031 1800 45696 10.8175 4.37949 80.2553 130.19 225.813 225.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 419.5 0.000256 1024 0.031 1800 46592 10.7233 4.37248 73.6532 130.384 219.299 219.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 419.5 0.000256 1024 0.031 1800 47104 10.7218 4.3903 147.12 130.735 293.134 293.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 419.5 0.000256 1024 0.031 1800 45056 10.7547 4.35635 93.7149 129.54 238.534 238.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 419.5 0.000256 1024 0.031 1800 43008 10.7619 4.3089 77.2109 128.268 220.717 220.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 419.5 0.000256 1024 0.031 1800 40960 10.8036 4.2577 66.1564 126.869 208.25 208.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 419.5 0.000256 1024 0.031 1800 46080 10.7841 4.37664 144.634 130.181 290.147 290.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 419.5 0.000256 1024 0.031 1800 46080 10.7607 4.37453 108.632 130.25 254.178 254.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 419.5 0.000256 1024 0.031 1800 44928 10.876 4.37952 89.1081 130.372 234.902 235.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 419.5 0.000256 1024 0.031 1800 46080 10.785 4.37658 87.6363 130.347 233.315 233.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 419.5 0.000256 1024 0.031 1800 40320 10.5682 4.18301 75.3763 124.266 214.558 214.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 419.5 0.000256 1024 0.031 1800 46080 10.8201 4.39651 145.517 130.75 291.649 291.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 419.5 0.000256 1024 0.031 1800 46080 10.8136 4.39254 104.336 130.832 250.541 250.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 419.5 0.000256 1024 0.031 1800 42240 10.9496 4.34749 83.3732 129.222 228.052 228.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 419.5 0.000256 1024 0.031 1800 46080 10.8491 4.41261 82.9184 131.053 229.4 229.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 419.5 0.000256 1024 0.031 1800 44800 10.7972 4.35773 80.666 129.576 225.559 225.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 419.5 0.000256 1024 0.031 1800 46080 10.7884 4.38886 117.561 130.715 263.622 263.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 419.5 0.000256 1024 0.031 1800 46080 10.8162 4.3896 80.0331 130.736 226.141 226.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 419.5 0.000256 1024 0.031 1800 44544 10.8418 4.36573 58.9918 130.211 204.576 204.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 419.5 0.000256 1024 0.031 1800 45056 10.7494 4.352 58.332 129.464 203.063 203.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 419.5 0.000256 1024 0.031 1800 46080 10.8405 4.39856 161.453 130.825 307.685 307.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 419.5 0.000256 1024 0.031 1800 46080 10.8166 4.3888 102.555 130.88 248.804 248.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 419.5 0.000256 1024 0.031 1800 44160 10.8067 4.34592 82.5467 129.093 226.96 227.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 419.5 0.000256 1024 0.031 1800 46080 10.8066 4.39216 74.6973 130.987 221.045 221.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 419.5 0.000256 1024 0.031 1800 46080 10.8429 4.40451 149.041 131.148 295.607 295.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 419.5 0.000256 1024 0.031 1800 44544 10.8435 4.36838 94.2048 130.096 239.677 239.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 419.5 0.000256 1024 0.031 1800 43776 10.9354 4.37184 77.1479 130.265 222.883 223.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 419.5 0.000256 1024 0.031 1800 43008 10.7596 4.30704 69.3773 128.155 212.762 212.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 419.5 0.000256 1024 0.031 1800 42240 10.9521 4.34806 60.7391 129.345 205.549 205.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 419.5 0.000256 1024 0.031 1800 45696 10.8021 4.37693 139.769 130.037 285.151 285.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 419.5 0.000256 1024 0.031 1800 44800 10.8391 4.36864 91.0938 130.114 236.581 236.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 419.5 0.000256 1024 0.031 1800 45696 10.8156 4.38067 78.531 130.208 224.098 224.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 419.5 0.000256 1024 0.031 1800 43008 11.0174 4.37034 66.775 130.371 212.7 212.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 419.5 0.000256 1024 0.031 1800 40320 10.8788 4.26323 58.396 126.838 200.541 200.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 419.5 0.000256 1024 0.031 1800 46080 10.8111 4.38685 131.613 130.732 277.705 277.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 419.5 0.000256 1024 0.031 1800 45056 10.7416 4.35283 91.0766 129.448 235.788 235.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 419.5 0.000256 1024 0.031 1800 43008 10.7669 4.3049 73.8104 128.28 217.334 217.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 419.5 0.000256 1024 0.031 1800 40960 10.8061 4.25402 63.7563 126.891 205.875 206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 419.5 0.000256 1024 0.031 1800 46080 10.8558 4.40582 65.17 131.097 211.694 211.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 419.5 0.000256 1024 0.031 1792 46592 10.7589 4.39296 115.943 130.709 261.971 262.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 419.5 0.000256 1024 0.031 1792 46080 10.8077 4.38477 77.5195 130.714 223.59 223.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 419.5 0.000256 1024 0.031 1792 46080 10.7407 4.36838 65.2628 130.072 210.608 210.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 419.5 0.000256 1024 0.031 1792 45056 10.7559 4.3568 57.2947 129.459 202.029 202.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 419.5 0.000256 1024 0.031 1792 46720 10.7996 4.39418 156.867 130.725 302.954 303.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 419.5 0.000256 1024 0.031 1792 46080 10.8186 4.39501 97.9163 130.754 244.058 244.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 419.5 0.000256 1024 0.031 1792 44160 10.8091 4.34986 78.7039 129.191 223.216 223.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 419.5 0.000256 1024 0.031 1792 46080 10.8272 4.39542 71.9795 130.828 218.203 218.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 419.5 0.000256 1024 0.031 1792 44800 10.7622 4.35478 64.2849 129.305 208.868 209.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 419.5 0.000256 1024 0.031 1792 46848 10.7912 4.40669 146.956 131.172 293.491 293.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 419.5 0.000256 1024 0.031 1792 46080 10.748 4.37216 92.9057 130.092 238.282 238.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 419.5 0.000256 1024 0.031 1792 46080 10.7736 4.37661 77.1874 130.122 222.629 222.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 419.5 0.000256 1024 0.031 1792 43008 10.7516 4.3081 66.1647 128.163 209.55 209.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 419.5 0.000256 1024 0.031 1792 42240 10.9452 4.34688 58.2927 129.262 203.018 203.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 419.5 0.000256 1024 0.031 1792 45696 10.8011 4.37462 133.516 130.058 278.92 279.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 419.5 0.000256 1024 0.031 1792 44800 10.832 4.37098 85.9982 130.358 231.725 231.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 419.5 0.000256 1024 0.031 1792 45696 10.8233 4.38278 76.4653 130.154 221.988 222.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 419.5 0.000256 1024 0.031 1792 43008 11.0039 4.37043 65.2486 130.356 211.143 211.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 419.5 0.000256 1024 0.031 1792 40320 10.8812 4.26218 55.7378 126.852 197.895 198.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 419.5 0.000256 1024 0.031 1792 46080 10.8127 4.39091 131.893 130.846 278.117 278.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 419.5 0.000256 1024 0.031 1792 45056 10.7585 4.35555 86.3232 129.57 231.172 231.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 419.5 0.000256 1024 0.031 1792 43008 10.7558 4.30861 70.972 128.175 214.377 214.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 419.5 0.000256 1024 0.031 1792 40960 10.8111 4.25779 63.1094 126.891 205.229 205.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 419.5 0.000256 1024 0.031 1792 46080 10.8518 4.40918 64.9929 131.078 211.497 211.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 419.5 0.000256 1024 0.031 1792 36864 10.8281 4.17926 51.9632 124.292 191.43 191.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 419.5 0.000256 1024 0.031 1792 45056 10.9317 4.40509 112.79 131.132 259.423 259.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 419.5 0.000256 1024 0.031 1792 44544 10.9073 4.39091 127.951 130.693 274.109 274.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 419.5 0.000256 1024 0.031 1792 44032 10.9875 4.39014 84.8902 130.848 231.281 231.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 419.5 0.000256 1024 0.031 1792 43008 10.9721 4.37187 69.9996 130.198 215.707 215.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 419.5 0.000256 1024 0.031 1792 43008 10.9036 4.3561 63.6033 129.555 208.585 208.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 419.5 0.000256 1024 0.031 1792 43520 11.0399 4.39539 58.3729 130.987 204.963 205.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 419.5 0.000256 1024 0.031 1792 39936 10.9989 4.30483 51.6277 128.131 195.223 195.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 419.5 0.000256 1024 0.031 1792 43008 11.0051 4.37475 51.4706 130.358 197.378 197.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 419.5 0.000256 1024 0.031 1792 40960 10.8124 4.25875 48.1646 126.837 190.24 190.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 419.5 0.000256 1024 0.031 1800 43008 11.0155 4.3737 49.118 130.26 194.936 195.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 419.5 0.000256 1024 0.031 1792 43008 11.0117 4.37174 47.8327 130.358 193.737 193.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 419.5 0.000256 1024 0.031 1800 40320 10.874 4.26573 47.3078 126.714 189.324 189.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 419.5 0.000256 1024 0.031 1824 40320 10.8842 4.26234 45.9304 126.838 188.08 188.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 419.5 0.000256 1024 0.031 1792 45056 10.7589 4.352 55.0942 129.542 199.913 200.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 419.5 0.000256 1024 0.031 1792 38400 10.7148 4.17587 70.6774 124.423 210.157 210.292
