v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|wire_pll1_clk[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|wire_pll1_clk[2],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,sys_root_rstn,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst0|Y[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|pll_rstn,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ym2nz6,Global Clock,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,fpga_platform:u_fpga_platform|pll_locked_cnt~2,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|pll_locked_cnt~2,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|pll_locked_cnt~2,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|pll_locked_cnt~2,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|pll_locked_cnt~2,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|pll_locked_cnt~2,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|clk_cnt[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|pll_locked_cnt~2,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ej4b17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O68a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kitnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Up9oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cre917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K0e917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Krd917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Scqh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ud7a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zr9oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ql9oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ycyzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zkqh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zfwnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ruoh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F6qh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pzph07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ixph07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vuph07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qp1oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zt1oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Em0oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Azgu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A14oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nn9oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wu0oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qs0oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xw0oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bg7a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ei7a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B28a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D1hu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E3hu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wy3oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zx7a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B84oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S54oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J34oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oz1oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fnqh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Am8a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wooh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ymoh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aloh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjoh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uqoh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ehoh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfoh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Idoh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kboh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G7oh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ssoh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ihea17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yo5107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J7mg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I1mg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uqqh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lffu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bsfu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C4snz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cufu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dwfu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qj9oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V18g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bcqoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P0hoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W2noz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tq4b17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z47m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Trya17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Krs917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lps917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Js7m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rrba17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dtv917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rdv917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Klv917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K1xa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kksa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lzjnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O7xa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rnsa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Trta17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yyta17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wgwa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zc8m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zu8m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Br8m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cp8m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|At8m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ma0b17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|En5107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kl5107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T7nnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ov5107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oq5107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y7uzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B6uzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Crtzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gptzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F4uzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kntzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sjtzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ckkh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J2uzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oltzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sphoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yo2nz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yzzf07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dhtzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ewizz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y2kzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jngoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tgszz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dsfzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zlpoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mfjzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dhqh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chynz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfynz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Anx917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yiynz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blx917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjx917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dhx917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Efx917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mdx917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pbx917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bx5107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ba6107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yoe917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gyd917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gpd917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oaqh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qb7a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Naj917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nid917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yxe917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hqph07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lscu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L1du07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ojcu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ywcu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zncu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dfcu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y5du07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ywdu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lsdu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yndu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ljdu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ladu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yedu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L1eu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lseu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yneu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ljeu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Laeu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y5eu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yeeu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L1fu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y5fu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yweu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lafu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ycfu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lsph07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sq0oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uhgu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Joph07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Weyzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jx1oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P9jnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q7jnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wv1oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xoea17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vq3nz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D2gu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L4gu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z72t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R52t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tk2t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Li2t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpfu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rnfu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kkph07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ki0oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z3qh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Io0oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik7a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gaog07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cr1t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nw4b17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xo2t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X4jzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N5szz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V9goz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ins917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O64g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M4xa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cexa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rmya17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vaxa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iip917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bgp917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Udp917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbp917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H9p917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhxa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vkt917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Myu917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Abhoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G5noz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X7goz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wxmoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L3hoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vqezz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z7ezz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zodzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D6dzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dnczz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H4czz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hlbzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L2bzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ljazz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E1toz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Irgoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cqcoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ipgoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ketzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D2jzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P8hoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ijszz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A4qzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D1qzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zcjzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mjpoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jxfzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wufzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rxjzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J0noz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nopoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bijzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hc4oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdku07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pwoh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X20b17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V01oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E72oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G2aoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B9oh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rlfu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ww3oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D0gu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F6snz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ovy917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ba2t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ljfu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mhfu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ge2t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fg2t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uxy917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eyfu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejqh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jiu917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qau917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X2u917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bstnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E58m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dfya17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N28m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lcya17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W19m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Knxa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fz8m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Skxa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mm9m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aiznz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vj9m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ifznz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pe9m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J5znz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yb9m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G0znz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ph8m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qxxa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ye8m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yuxa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gyynz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gqynz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Guynz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gsynz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwynz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ozwa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hoynz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rmynz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N9nnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y8ynz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ky6g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ebynz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T6x917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Or1oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R1qh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gbnnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qtt917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ktu917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G3ts07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T07g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dcqzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Djeoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ukqzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ytqoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ppfzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yypoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jobu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Exju07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hfba17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bvbu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gz9a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8cu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wuju07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rhbu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U3aa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kdynz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E9x917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T1cu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Seju07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cx8a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ofgu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H12oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H32oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nr8a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M19a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dv8a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tz7a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zabu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N1aa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aqta17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bwt917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yvu917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S11g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjzzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eyzzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qa0107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tgvf07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vvvf07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cclzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xawf07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q6coz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kjooz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pflzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1ozz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ryozz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cjlzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vkuzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hs0107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J71107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lm1107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fi2107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jzhzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zatzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z3tzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ztpzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hurzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A6goz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H37g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hmtnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O88a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fotnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ma8a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jktnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kc8a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mgtnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ie8a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dqtnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gg8a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go7g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dm7g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xh7g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lmzf07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tvmoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fajzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A2hoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjqoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Coszz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vlszz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M9lzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wgpoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z5hoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wbnoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V6nzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B4nzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jcnzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P9nzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vjzf07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ntpoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Drpoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Owzf07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z1nnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rkjzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ak7g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ksmzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jvmzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xmrzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blrzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fjrzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ptmoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Torzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lsrzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pqrzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cdfzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jhuzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vbd917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Moy917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Twooz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2nz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xplm17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jh4nz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F9ws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bmmh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qsmh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bkc917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ncws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lqmh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X5ws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C04t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jf4nz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kmwa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ivta17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oiwa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pepnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oz5nz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Waws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gomh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S0qnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G4ws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rhmh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Daknz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ntus07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pd4nz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Prus07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ebus07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tvv917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hgv917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aov917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U3oh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kxus07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hwvs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hl4nz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fdus07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bxta17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Plnnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rq8nz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iowa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sjnnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O7ws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wjmh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wqhoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eq2nz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F2oh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xllg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lj6107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sbuzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Byzf07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M0uzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pytzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Swtzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vutzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ystzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pduzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V9uzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ofuzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ptzf07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X4ioz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yefzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kyea17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I4fa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J1fa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Giezz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E1fzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kafzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A4qoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Grqoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M9qzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Diqzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W0rzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C6rzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ibrzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ogrzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H0szz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y8szz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kgdzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mxczz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oeczz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qvbzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Scbzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Utazz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qktoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nbtoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lxuzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L1qoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bzga17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X4nnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bnjzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzfzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Izdzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lpmzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qmmzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aisoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pasoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Atlzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zvozz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hbozz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E3soz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F2ioz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H0kzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Menoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zlqoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pkfzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S6qoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cnfzz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V5mt07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uwc917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uwws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rs4b17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G4qa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F8snz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M0qa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rnc917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oakh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rleh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ofunz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Slc917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X5nu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sbunz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wugu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xsgu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uqgu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mfkh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A1fh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xwpg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qdunz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Woqh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kzts07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiss07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Faioz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N7qg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R92h07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V53h07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ce7h07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ul5h07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O88h07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yh6h07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z14h07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M34h07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gw4h07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lmah07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vmo917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C1kh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T5gh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wkfh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G8eh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kz8a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G9ss07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pdmh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zku917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gfus07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gdu917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T3unz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N5u917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uvtnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wttnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U2ph07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xuws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fqxs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Eews07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bkss07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ats917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R2xs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C8kh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lreh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kgxs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|K0oh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xm4b17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vo4b17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bceh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Io3t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uwnh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mcioz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C1qg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O1ynz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cwxs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zk4b17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Czfh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fefh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R6fh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lujh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Noah07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Etnh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pynh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mhunz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ew3t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Adkh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tjeh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Naxs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Djea17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ypss07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ngss07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Blea17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bqus07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wyjh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jkah07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qifh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N3gh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Icfh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Axlg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Drws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tf0g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mw3nz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zg0g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lj0g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fi0g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fnus07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wfws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z1ys07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bbss07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uctnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P5oh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yfmh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gu9oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G0aoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gy9oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pvba17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gw9oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ptba17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yn8a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ck8a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ei8a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oetnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E48g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W88g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lx7g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bv7g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ss7g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jq7g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yk9g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ufmoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hn9g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vz7g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N68g07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pspg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zmea17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Goxs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ilws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lous07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Is5107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|V66107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z16107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I06107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ry5107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L86107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yt5107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F56107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P36107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dzeh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ezlg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yslg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H3mg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I5mg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wu9h07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zulg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wyoh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H1us07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rb6107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yh6107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gd6107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kg6107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ve6107,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C82h07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kmknz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zxhnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P3qm17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R45nz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P6xs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vpya17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xfeh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gs3t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ag4oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kzss07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ikxs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hpws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I3kh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hveh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tess07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Atws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vrss07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ce4oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yhws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A0ys07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ikm917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W7ioz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L7ss07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fiwnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qwjh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hiah07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kgfh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H1gh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lafh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qbga17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S40b17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qjws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Byxs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8fh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Azpg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|I1ts07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q60b17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q5kh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jteh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jixs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zdeh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hq3t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O80b17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vsqh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q4xs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S0xs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lq7m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Daeh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jm3t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O41oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lexs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Npeh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G3qg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U4fh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q21oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Stss07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Duxs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tyws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nyx917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xa2oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mcxs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pneh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|R99m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yw8m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gk8m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|G08m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dnznz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kk3t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B37m17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pvss07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z82oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W0ph07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bgah07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|X2fh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Esxs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J5qg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O8xs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vheh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fu3t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tpba17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Supg07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jrnh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zunh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mxss07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Z5aoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Hmxs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lnws07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uhkh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fxeh07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ni3t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|B4aoz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A2mt07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Or4u07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ac2t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|P32t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wo1t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jt1t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tg1t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Er2t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ug3t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dy3t07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Go2nz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mnnnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H7vs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vivs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xrlm17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lsvs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zevs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Nqvs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jj4nz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Svwa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Wrwa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qxwa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Utwa17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pgpnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dbvs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rmvs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zpjm17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C9us07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O16nz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|J5vs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xgvs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ihvm17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S2qnz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bdvs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|N6im17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Povs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D5us07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Juvs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A5qm17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Dcknz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mvus07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Rs8nz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F9vs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tkvs07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fftm17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E3us07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F7us07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cmss07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Aoss07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Caju07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gwiu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ynju07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Oyiu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gqju07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kcju07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xzba17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F2ca17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Pxba17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U7ju07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Qlju07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ytiu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ahju07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E3ju07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Mzju07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|W0ju07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Osju07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A9bu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Sfbu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kmbu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ctbu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uzbu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M6cu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M5ju07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ijju07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|T1ku07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lqcu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lzcu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Phcu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yucu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Amcu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Edcu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y3du07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yudu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lqdu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yldu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lhdu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8du07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ycdu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lzdu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lqeu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yleu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lheu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8eu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y3eu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yceu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lzeu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Y3fu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yueu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|L8fu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A7bu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|A48a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xkiu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Fniu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Npiu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Vwgu07,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ejs917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|S6s917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Cqr917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Yso917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Zuo917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Esr917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|U8s917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gls917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Lwx917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ycs917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Iwr917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Bzo917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Kyr917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Tko917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|C1p917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Chs917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Q4s917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|F7p917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Xqo917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Uu3oz6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|M0s917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|D3p917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Jux917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Gur917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Was917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Axo917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|O2s917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Afs917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Woo917,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|E5p917,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|Ik2nz6,Off,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H8bdt6~0,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|H8bdt6~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_psc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_psc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_psc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_psc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_psc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_psc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_arr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_arr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_arr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_arr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_arr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_arr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_arr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_arr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_arr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[3].u_int_bit_gen|int_sta,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_arr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_int3_clr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_int3_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_arr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_arr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[2].u_int_bit_gen|int_sta,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_auto_reload,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_auto_reload,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_auto_reload,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_arr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_auto_reload,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_arr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_arr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_int2_clr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_int2_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_arr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_arr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_arr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_arr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_arr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_arr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_arr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_arr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_arr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_arr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_arr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_arr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_arr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_arr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_arr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_arr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_arr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_arr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[0].u_int_bit_gen|int_sta,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_update,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_update,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_arr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_update,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_update,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_arr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_arr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_int0_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_int0_clr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_psc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_psc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_psc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_arr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_arr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_arr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_psc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_psc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_psc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_arr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_arr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_arr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_psc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_psc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_psc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_psc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_psc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_psc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|interrupt_gen:u_interrupt_gen|interrupt_bit_gen:INT_GEN[1].u_int_bit_gen|int_sta,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_tim_enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_tim_enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_tim_enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_arr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_tim_enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_arr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_arr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_int1_clr,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_int1_en,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_startcnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_startcnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_startcnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_arr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_startcnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_arr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_arr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_arr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|curr_state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_trans_valid_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|posedge_detect:u_int_detect|A_d[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|posedge_detect:u_int_detect|A_d[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|posedge_detect:u_int_detect|A_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|posedge_detect:u_int_detect|A_d[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_arr[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_psc[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_write_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|last_s_req_p,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_psc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_psc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_psc[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_psc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_psc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_psc[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_psc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_psc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_psc[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_psc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_psc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_psc[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_psc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_psc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_psc[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_psc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_psc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_psc[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_psc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_psc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_psc[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_psc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_psc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_psc[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_psc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_psc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_psc[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch0_psc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch1_psc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch3_psc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|bastim_apb_cfg:u_bastim_apb_cfg|r_ch2_psc[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|posedge_detect:u_posedge_detect|A_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|posedge_detect:u_posedge_detect|A_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|posedge_detect:u_posedge_detect|A_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|posedge_detect:u_posedge_detect|A_d[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst0|Y[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|sync_ff:u_sync_ff_inst1|Y[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[63],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[56],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|timing_base_enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[40],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[39],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[38],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|timing_base_enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|timing_base_enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_regs_wrap:u_bastim_regs_wrap|r_startcnt[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|timing_base_enable,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_syn:u_ahb_to_apb_async_syn_1|sync_reg_1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|reg_s_ack_p,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|cmsdk_ahb_to_apb_async:u_apb1_async|cmsdk_ahb_to_apb_async_p:u_ahb_to_apb_async_p|s_rdata[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|channel_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[3].u_bastim_ch|clkdiv_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|channel_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[2].u_bastim_ch|clkdiv_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|channel_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[0].u_bastim_ch|clkdiv_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|channel_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,fp_domain:u_fp_domain|apb1_top:u_apb1_async_top|bastim_top:u_bastim|bastim_ch_core:u_bastim_ch_core|bastim_ch:BASTIM_CH[1].u_bastim_ch|clkdiv_cnt[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,fpga_platform:u_fpga_platform|clk_even_division:u_lsi|outclk1,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,fp_domain:u_fp_domain|apb0_top:u_apb0_sync_top|uart_top:u_uart0|uart_regs_wrap:u_uart_regs_wrap|sync_ff:u_sync_ff_inst1|Y[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,altera_internal_jtag~TCKUTAP,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,CLK,fpga_platform:u_fpga_platform|pll_50m:u_pll0|altpll:altpll_component|pll_50m_altpll:auto_generated|wire_pll1_locked,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,CLK,Global Clock,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,fp_domain:u_fp_domain|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION|cortexm3ds_logic:u_cortexm3ds_logic|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,PASS,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,INAPPLICABLE,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,No Weak Pull-Up Resistor assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000002;IO_000003;IO_000001;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000022;IO_000021;IO_000046;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000047;IO_000020;IO_000019;IO_000018;IO_000015;IO_000014;IO_000013;IO_000012;IO_000011;IO_000010;IO_000009;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,0;11;11;0;0;17;11;0;0;0;0;1;2;0;0;0;0;10;2;0;10;0;0;2;0;17;17;17;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,17;6;6;17;17;0;6;17;17;17;17;16;15;17;17;17;17;7;15;17;7;17;17;15;17;0;0;0;17;17,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,RXD1,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TXD1,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,MDC,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TXD,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TDO,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,MDIO,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TMS,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RSTN,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,CLK,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TCK,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TRST,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,TDI,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,RXD,Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tms,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tck,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdi,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,altera_reserved_tdo,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,13,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,17,
