<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="v6_pcie_gen1x8_riffa.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="remote_sources/_/ip/coregen.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="riffa_top_v6_pcie_v2_5.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="riffa_top_v6_pcie_v2_5.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="riffa_top_v6_pcie_v2_5.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="riffa_top_v6_pcie_v2_5.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="riffa_top_v6_pcie_v2_5.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="riffa_top_v6_pcie_v2_5.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="riffa_top_v6_pcie_v2_5.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="riffa_top_v6_pcie_v2_5.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="riffa_top_v6_pcie_v2_5.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="riffa_top_v6_pcie_v2_5.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="riffa_top_v6_pcie_v2_5.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="riffa_top_v6_pcie_v2_5.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="riffa_top_v6_pcie_v2_5.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="riffa_top_v6_pcie_v2_5.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="riffa_top_v6_pcie_v2_5.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="riffa_top_v6_pcie_v2_5.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="riffa_top_v6_pcie_v2_5.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="riffa_top_v6_pcie_v2_5.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="riffa_top_v6_pcie_v2_5.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="riffa_top_v6_pcie_v2_5.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="riffa_top_v6_pcie_v2_5.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="riffa_top_v6_pcie_v2_5.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="riffa_top_v6_pcie_v2_5.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="riffa_top_v6_pcie_v2_5.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="riffa_top_v6_pcie_v2_5_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="riffa_top_v6_pcie_v2_5_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="riffa_top_v6_pcie_v2_5_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="riffa_top_v6_pcie_v2_5_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="riffa_top_v6_pcie_v2_5_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="riffa_top_v6_pcie_v2_5_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="riffa_top_v6_pcie_v2_5_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="riffa_top_v6_pcie_v2_5_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="riffa_top_v6_pcie_v2_5_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="riffa_top_v6_pcie_v2_5_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="riffa_top_v6_pcie_v2_5_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="riffa_top_v6_pcie_v2_5_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="riffa_top_v6_pcie_v2_5_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="riffa_top_v6_pcie_v2_5_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="riffa_top_v6_pcie_v2_5_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1588477103" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1588477103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588477103" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1222150729752968537" xil_pn:start_ts="1588477103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588477104" xil_pn:in_ck="1992806418833560083" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6221071676477300252" xil_pn:start_ts="1588477103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/axi_basic_rx.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/axi_basic_rx_null_gen.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/axi_basic_rx_pipeline.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/axi_basic_top.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/axi_basic_tx.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/axi_basic_tx_pipeline.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/axi_basic_tx_thrtl_ctl.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/gtx_rx_valid_filter_v6.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/gtx_tx_sync_rate_v6.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/gtx_wrapper_v6.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/pcie_2_0_v6.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/pcie_bram_top_v6.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/pcie_bram_v6.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/pcie_brams_v6.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/pcie_clocking_v6.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/pcie_gtx_v6.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/pcie_pipe_lane_v6.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/pcie_pipe_misc_v6.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/pcie_pipe_v6.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/pcie_reset_delay_v6.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/pcie_upconfig_fix_3451_v6.v"/>
      <outfile xil_pn:name="remote_sources/_/ip/v6_pcie_v2_5/source/v6_pcie_v2_5.v"/>
    </transform>
    <transform xil_pn:end_ts="1588477104" xil_pn:in_ck="-8024364473330716958" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1588477104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588477104" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-9041307983666495401" xil_pn:start_ts="1588477104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588477104" xil_pn:in_ck="-8024364473330716958" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5448040404928463762" xil_pn:start_ts="1588477104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588477104" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8537935080825530906" xil_pn:start_ts="1588477104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588477230" xil_pn:in_ck="4555990405839384454" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6541809890780685508" xil_pn:start_ts="1588477104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.lso"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.ngc"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.ngr"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.prj"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.stx"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.syr"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.xst"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1588477230" xil_pn:in_ck="-8235116038320634065" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5837800513308764030" xil_pn:start_ts="1588477230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1588477254" xil_pn:in_ck="-7862887600999191947" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8861958448908742566" xil_pn:start_ts="1588477230">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.bld"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.ngd"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1588477437" xil_pn:in_ck="-7862887600999191946" xil_pn:name="TRANEXT_map_virtex6" xil_pn:prop_ck="5757283511314225133" xil_pn:start_ts="1588477254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.pcf"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5_map.map"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5_map.mrp"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5_map.ncd"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5_map.ngm"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5_map.xrpt"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5_summary.xml"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1588477608" xil_pn:in_ck="-8184378592414677873" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2313706606673543195" xil_pn:start_ts="1588477437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.ncd"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.pad"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.par"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.ptwx"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.unroutes"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.xpi"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5_pad.csv"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5_pad.txt"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1588477856" xil_pn:in_ck="8582320109812047363" xil_pn:name="TRANEXT_bitFile_virtex6" xil_pn:prop_ck="1407714251115563477" xil_pn:start_ts="1588477608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.bgn"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.bin"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.bit"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.drc"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1588477608" xil_pn:in_ck="-7862887600999192078" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1588477574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.twr"/>
      <outfile xil_pn:name="riffa_top_v6_pcie_v2_5.twx"/>
    </transform>
  </transforms>

</generated_project>
