# Verilog-Shift-Register-Simulation
A Verilog implementation of a 4-bit shift register with a corresponding testbench for simulation. This project demonstrates serial and parallel data shifting with waveform visualization using GTKWave.
