--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Datapath1.twx Datapath1.ncd -o Datapath1.twr Datapath1.pcf
-ucf Datapath1.ucf

Design file:              Datapath1.ncd
Physical constraint file: Datapath1.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clock" 105 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 442030 paths analyzed, 9002 endpoints analyzed, 363 failing endpoints
 363 timing errors detected. (363 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.079ns.
--------------------------------------------------------------------------------

Paths for end point ex_mem/aluOutOut_29 (SLICE_X10Y57.D6), 6529 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_wb/writeRegisterOut_0 (FF)
  Destination:          ex_mem/aluOutOut_29 (FF)
  Requirement:          9.523ns
  Data Path Delay:      12.336ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.427 - 0.451)
  Source Clock:         clock_BUFGP falling at 4.761ns
  Destination Clock:    clock_BUFGP falling at 14.284ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_wb/writeRegisterOut_0 to ex_mem/aluOutOut_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   mem_wb/writeRegisterOut<1>
                                                       mem_wb/writeRegisterOut_0
    SLICE_X15Y41.D2      net (fanout=19)       2.829   mem_wb/writeRegisterOut<0>
    SLICE_X15Y41.D       Tilo                  0.259   hazards/Mmux_forwardBEX1
                                                       hazards/Mmux_forwardBEX11
    SLICE_X11Y46.A6      net (fanout=2)        0.943   hazards/Mmux_forwardBEX1
    SLICE_X11Y46.A       Tilo                  0.259   srcBEX<26>
                                                       hazards/Mmux_forwardBEX13_1
    SLICE_X9Y47.A6       net (fanout=19)       0.378   hazards/Mmux_forwardBEX13
    SLICE_X9Y47.A        Tilo                  0.259   forwardBEX<1>
                                                       srcBEX<6>1
    SLICE_X9Y47.C2       net (fanout=4)        0.439   srcBEX<6>
    SLICE_X9Y47.CMUX     Tilo                  0.313   forwardBEX<1>
                                                       Mmux_aluOperand2291
    SLICE_X11Y48.A3      net (fanout=9)        1.096   aluOperand2<6>
    SLICE_X11Y48.A       Tilo                  0.259   alu/Sh21
                                                       alu/Sh91
    SLICE_X5Y51.A3       net (fanout=4)        1.473   alu/Sh9
    SLICE_X5Y51.A        Tilo                  0.259   alu/Mmux_result86
                                                       alu/Sh461
    SLICE_X6Y57.D2       net (fanout=2)        1.071   alu/Sh46
    SLICE_X6Y57.CMUX     Topdc                 0.368   alu/Mmux_result14
                                                       alu/Mmux_result426_F
                                                       alu/Mmux_result426
    SLICE_X6Y57.A1       net (fanout=1)        0.669   alu/Mmux_result426
    SLICE_X6Y57.A        Tilo                  0.203   alu/Mmux_result14
                                                       alu/Mmux_result4210
    SLICE_X10Y57.D6      net (fanout=2)        0.579   alu/Mmux_result4210
    SLICE_X10Y57.CLK     Tas                   0.289   ex_mem/aluOutOut<29>
                                                       ex_mem/Mmux_aluOutOut[31]_GND_10_o_mux_7_OUT221
                                                       ex_mem/aluOutOut_29
    -------------------------------------------------  ---------------------------
    Total                                     12.336ns (2.859ns logic, 9.477ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_wb/writeRegisterOut_0 (FF)
  Destination:          ex_mem/aluOutOut_29 (FF)
  Requirement:          9.523ns
  Data Path Delay:      12.159ns (Levels of Logic = 10)
  Clock Path Skew:      -0.024ns (0.427 - 0.451)
  Source Clock:         clock_BUFGP falling at 4.761ns
  Destination Clock:    clock_BUFGP falling at 14.284ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_wb/writeRegisterOut_0 to ex_mem/aluOutOut_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   mem_wb/writeRegisterOut<1>
                                                       mem_wb/writeRegisterOut_0
    SLICE_X15Y41.D2      net (fanout=19)       2.829   mem_wb/writeRegisterOut<0>
    SLICE_X15Y41.D       Tilo                  0.259   hazards/Mmux_forwardBEX1
                                                       hazards/Mmux_forwardBEX11
    SLICE_X9Y45.A6       net (fanout=2)        0.736   hazards/Mmux_forwardBEX1
    SLICE_X9Y45.A        Tilo                  0.259   aluOperand2<3>
                                                       hazards/Mmux_forwardBEX13
    SLICE_X9Y45.B6       net (fanout=45)       0.183   forwardBEX<0>
    SLICE_X9Y45.B        Tilo                  0.259   aluOperand2<3>
                                                       srcBEX<4>1
    SLICE_X9Y46.C1       net (fanout=3)        0.699   srcBEX<4>
    SLICE_X9Y46.CMUX     Tilo                  0.313   alu/Sh1031
                                                       Mmux_aluOperand2271
    SLICE_X9Y46.A1       net (fanout=9)        1.061   aluOperand2<4>
    SLICE_X9Y46.A        Tilo                  0.259   alu/Sh1031
                                                       alu/Sh51
    SLICE_X5Y51.B4       net (fanout=3)        1.009   alu/Sh5
    SLICE_X5Y51.B        Tilo                  0.259   alu/Mmux_result86
                                                       alu/Sh4611
    SLICE_X5Y51.A5       net (fanout=3)        0.205   alu/Sh461
    SLICE_X5Y51.A        Tilo                  0.259   alu/Mmux_result86
                                                       alu/Sh461
    SLICE_X6Y57.D2       net (fanout=2)        1.071   alu/Sh46
    SLICE_X6Y57.CMUX     Topdc                 0.368   alu/Mmux_result14
                                                       alu/Mmux_result426_F
                                                       alu/Mmux_result426
    SLICE_X6Y57.A1       net (fanout=1)        0.669   alu/Mmux_result426
    SLICE_X6Y57.A        Tilo                  0.203   alu/Mmux_result14
                                                       alu/Mmux_result4210
    SLICE_X10Y57.D6      net (fanout=2)        0.579   alu/Mmux_result4210
    SLICE_X10Y57.CLK     Tas                   0.289   ex_mem/aluOutOut<29>
                                                       ex_mem/Mmux_aluOutOut[31]_GND_10_o_mux_7_OUT221
                                                       ex_mem/aluOutOut_29
    -------------------------------------------------  ---------------------------
    Total                                     12.159ns (3.118ns logic, 9.041ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_wb/writeRegisterOut_0 (FF)
  Destination:          ex_mem/aluOutOut_29 (FF)
  Requirement:          9.523ns
  Data Path Delay:      12.148ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.427 - 0.451)
  Source Clock:         clock_BUFGP falling at 4.761ns
  Destination Clock:    clock_BUFGP falling at 14.284ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_wb/writeRegisterOut_0 to ex_mem/aluOutOut_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   mem_wb/writeRegisterOut<1>
                                                       mem_wb/writeRegisterOut_0
    SLICE_X15Y41.D2      net (fanout=19)       2.829   mem_wb/writeRegisterOut<0>
    SLICE_X15Y41.D       Tilo                  0.259   hazards/Mmux_forwardBEX1
                                                       hazards/Mmux_forwardBEX11
    SLICE_X11Y46.A6      net (fanout=2)        0.943   hazards/Mmux_forwardBEX1
    SLICE_X11Y46.A       Tilo                  0.259   srcBEX<26>
                                                       hazards/Mmux_forwardBEX13_1
    SLICE_X8Y45.A2       net (fanout=19)       0.659   hazards/Mmux_forwardBEX13
    SLICE_X8Y45.A        Tilo                  0.205   alu/Sh1651
                                                       srcBEX<8>1
    SLICE_X8Y45.B5       net (fanout=4)        0.370   srcBEX<8>
    SLICE_X8Y45.B        Tilo                  0.205   alu/Sh1651
                                                       Mmux_aluOperand2311
    SLICE_X11Y48.A1      net (fanout=8)        0.858   aluOperand2<8>
    SLICE_X11Y48.A       Tilo                  0.259   alu/Sh21
                                                       alu/Sh91
    SLICE_X5Y51.A3       net (fanout=4)        1.473   alu/Sh9
    SLICE_X5Y51.A        Tilo                  0.259   alu/Mmux_result86
                                                       alu/Sh461
    SLICE_X6Y57.D2       net (fanout=2)        1.071   alu/Sh46
    SLICE_X6Y57.CMUX     Topdc                 0.368   alu/Mmux_result14
                                                       alu/Mmux_result426_F
                                                       alu/Mmux_result426
    SLICE_X6Y57.A1       net (fanout=1)        0.669   alu/Mmux_result426
    SLICE_X6Y57.A        Tilo                  0.203   alu/Mmux_result14
                                                       alu/Mmux_result4210
    SLICE_X10Y57.D6      net (fanout=2)        0.579   alu/Mmux_result4210
    SLICE_X10Y57.CLK     Tas                   0.289   ex_mem/aluOutOut<29>
                                                       ex_mem/Mmux_aluOutOut[31]_GND_10_o_mux_7_OUT221
                                                       ex_mem/aluOutOut_29
    -------------------------------------------------  ---------------------------
    Total                                     12.148ns (2.697ns logic, 9.451ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point ex_mem/aluOutOut_31 (SLICE_X7Y57.A5), 10145 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_wb/writeRegisterOut_0 (FF)
  Destination:          ex_mem/aluOutOut_31 (FF)
  Requirement:          9.523ns
  Data Path Delay:      12.332ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.447 - 0.451)
  Source Clock:         clock_BUFGP falling at 4.761ns
  Destination Clock:    clock_BUFGP falling at 14.284ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_wb/writeRegisterOut_0 to ex_mem/aluOutOut_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   mem_wb/writeRegisterOut<1>
                                                       mem_wb/writeRegisterOut_0
    SLICE_X15Y41.D2      net (fanout=19)       2.829   mem_wb/writeRegisterOut<0>
    SLICE_X15Y41.D       Tilo                  0.259   hazards/Mmux_forwardBEX1
                                                       hazards/Mmux_forwardBEX11
    SLICE_X9Y45.A6       net (fanout=2)        0.736   hazards/Mmux_forwardBEX1
    SLICE_X9Y45.A        Tilo                  0.259   aluOperand2<3>
                                                       hazards/Mmux_forwardBEX13
    SLICE_X8Y46.A5       net (fanout=45)       0.582   forwardBEX<0>
    SLICE_X8Y46.A        Tilo                  0.205   alu/Sh66
                                                       srcBEX<10>1
    SLICE_X8Y46.C1       net (fanout=4)        0.454   srcBEX<10>
    SLICE_X8Y46.CMUX     Tilo                  0.251   alu/Sh66
                                                       Mmux_aluOperand221
    SLICE_X8Y56.B6       net (fanout=11)       2.507   aluOperand2<10>
    SLICE_X8Y56.B        Tilo                  0.205   alu/Mmux_result43
                                                       alu/Sh111
    SLICE_X9Y53.B2       net (fanout=4)        0.827   alu/Sh11
    SLICE_X9Y53.B        Tilo                  0.259   alu/Mmux_result128
                                                       alu/Sh482
    SLICE_X8Y57.A5       net (fanout=2)        1.055   alu/Sh48
    SLICE_X8Y57.A        Tilo                  0.205   alu/Mmux_overflow23
                                                       alu/Mmux_result4811
    SLICE_X8Y57.D3       net (fanout=1)        0.277   alu/Mmux_result4810
    SLICE_X8Y57.CMUX     Topdc                 0.338   alu/Mmux_overflow23
                                                       alu/Mmux_result4813_F
                                                       alu/Mmux_result4813
    SLICE_X7Y57.A5       net (fanout=2)        0.466   aluOut<31>
    SLICE_X7Y57.CLK      Tas                   0.227   ex_mem/aluOutOut<30>
                                                       ex_mem/Mmux_aluOutOut[31]_GND_10_o_mux_7_OUT251
                                                       ex_mem/aluOutOut_31
    -------------------------------------------------  ---------------------------
    Total                                     12.332ns (2.599ns logic, 9.733ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_wb/writeRegisterOut_0 (FF)
  Destination:          ex_mem/aluOutOut_31 (FF)
  Requirement:          9.523ns
  Data Path Delay:      11.847ns (Levels of Logic = 9)
  Clock Path Skew:      -0.004ns (0.447 - 0.451)
  Source Clock:         clock_BUFGP falling at 4.761ns
  Destination Clock:    clock_BUFGP falling at 14.284ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_wb/writeRegisterOut_0 to ex_mem/aluOutOut_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   mem_wb/writeRegisterOut<1>
                                                       mem_wb/writeRegisterOut_0
    SLICE_X15Y41.D2      net (fanout=19)       2.829   mem_wb/writeRegisterOut<0>
    SLICE_X15Y41.D       Tilo                  0.259   hazards/Mmux_forwardBEX1
                                                       hazards/Mmux_forwardBEX11
    SLICE_X9Y45.A6       net (fanout=2)        0.736   hazards/Mmux_forwardBEX1
    SLICE_X9Y45.A        Tilo                  0.259   aluOperand2<3>
                                                       hazards/Mmux_forwardBEX13
    SLICE_X9Y48.B1       net (fanout=45)       0.859   forwardBEX<0>
    SLICE_X9Y48.B        Tilo                  0.259   alu/Sh581
                                                       srcBEX<14>1
    SLICE_X9Y48.C3       net (fanout=4)        0.644   srcBEX<14>
    SLICE_X9Y48.C        Tilo                  0.259   alu/Sh581
                                                       Mmux_aluOperand261
    SLICE_X11Y51.D3      net (fanout=9)        1.448   aluOperand2<14>
    SLICE_X11Y51.D       Tilo                  0.259   alu/Sh15
                                                       alu/Sh151
    SLICE_X9Y53.B1       net (fanout=4)        0.818   alu/Sh15
    SLICE_X9Y53.B        Tilo                  0.259   alu/Mmux_result128
                                                       alu/Sh482
    SLICE_X8Y57.A5       net (fanout=2)        1.055   alu/Sh48
    SLICE_X8Y57.A        Tilo                  0.205   alu/Mmux_overflow23
                                                       alu/Mmux_result4811
    SLICE_X8Y57.D3       net (fanout=1)        0.277   alu/Mmux_result4810
    SLICE_X8Y57.CMUX     Topdc                 0.338   alu/Mmux_overflow23
                                                       alu/Mmux_result4813_F
                                                       alu/Mmux_result4813
    SLICE_X7Y57.A5       net (fanout=2)        0.466   aluOut<31>
    SLICE_X7Y57.CLK      Tas                   0.227   ex_mem/aluOutOut<30>
                                                       ex_mem/Mmux_aluOutOut[31]_GND_10_o_mux_7_OUT251
                                                       ex_mem/aluOutOut_31
    -------------------------------------------------  ---------------------------
    Total                                     11.847ns (2.715ns logic, 9.132ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_wb/writeRegisterOut_0 (FF)
  Destination:          ex_mem/aluOutOut_31 (FF)
  Requirement:          9.523ns
  Data Path Delay:      11.565ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.447 - 0.451)
  Source Clock:         clock_BUFGP falling at 4.761ns
  Destination Clock:    clock_BUFGP falling at 14.284ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_wb/writeRegisterOut_0 to ex_mem/aluOutOut_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   mem_wb/writeRegisterOut<1>
                                                       mem_wb/writeRegisterOut_0
    SLICE_X15Y41.D2      net (fanout=19)       2.829   mem_wb/writeRegisterOut<0>
    SLICE_X15Y41.D       Tilo                  0.259   hazards/Mmux_forwardBEX1
                                                       hazards/Mmux_forwardBEX11
    SLICE_X11Y46.A6      net (fanout=2)        0.943   hazards/Mmux_forwardBEX1
    SLICE_X11Y46.A       Tilo                  0.259   srcBEX<26>
                                                       hazards/Mmux_forwardBEX13_1
    SLICE_X9Y47.B6       net (fanout=19)       0.516   hazards/Mmux_forwardBEX13
    SLICE_X9Y47.B        Tilo                  0.259   forwardBEX<1>
                                                       srcBEX<7>1
    SLICE_X9Y47.C4       net (fanout=4)        0.316   srcBEX<7>
    SLICE_X9Y47.C        Tilo                  0.259   forwardBEX<1>
                                                       Mmux_aluOperand2301
    SLICE_X8Y52.A1       net (fanout=9)        1.559   aluOperand2<7>
    SLICE_X8Y52.A        Tilo                  0.205   alu/Sh7
                                                       alu/Sh71
    SLICE_X9Y53.A4       net (fanout=3)        0.548   alu/Sh7
    SLICE_X9Y53.A        Tilo                  0.259   alu/Mmux_result128
                                                       alu/Sh4811
    SLICE_X9Y53.B6       net (fanout=3)        0.136   alu/Sh481
    SLICE_X9Y53.B        Tilo                  0.259   alu/Mmux_result128
                                                       alu/Sh482
    SLICE_X8Y57.A5       net (fanout=2)        1.055   alu/Sh48
    SLICE_X8Y57.A        Tilo                  0.205   alu/Mmux_overflow23
                                                       alu/Mmux_result4811
    SLICE_X8Y57.D3       net (fanout=1)        0.277   alu/Mmux_result4810
    SLICE_X8Y57.CMUX     Topdc                 0.338   alu/Mmux_overflow23
                                                       alu/Mmux_result4813_F
                                                       alu/Mmux_result4813
    SLICE_X7Y57.A5       net (fanout=2)        0.466   aluOut<31>
    SLICE_X7Y57.CLK      Tas                   0.227   ex_mem/aluOutOut<30>
                                                       ex_mem/Mmux_aluOutOut[31]_GND_10_o_mux_7_OUT251
                                                       ex_mem/aluOutOut_31
    -------------------------------------------------  ---------------------------
    Total                                     11.565ns (2.920ns logic, 8.645ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point ex_mem/aluOutOut_17 (SLICE_X9Y54.B5), 8115 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_wb/writeRegisterOut_0 (FF)
  Destination:          ex_mem/aluOutOut_17 (FF)
  Requirement:          9.523ns
  Data Path Delay:      12.308ns (Levels of Logic = 11)
  Clock Path Skew:      -0.017ns (0.434 - 0.451)
  Source Clock:         clock_BUFGP falling at 4.761ns
  Destination Clock:    clock_BUFGP falling at 14.284ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_wb/writeRegisterOut_0 to ex_mem/aluOutOut_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   mem_wb/writeRegisterOut<1>
                                                       mem_wb/writeRegisterOut_0
    SLICE_X15Y41.D2      net (fanout=19)       2.829   mem_wb/writeRegisterOut<0>
    SLICE_X15Y41.D       Tilo                  0.259   hazards/Mmux_forwardBEX1
                                                       hazards/Mmux_forwardBEX11
    SLICE_X11Y46.A6      net (fanout=2)        0.943   hazards/Mmux_forwardBEX1
    SLICE_X11Y46.A       Tilo                  0.259   srcBEX<26>
                                                       hazards/Mmux_forwardBEX13_1
    SLICE_X11Y49.A3      net (fanout=19)       0.836   hazards/Mmux_forwardBEX13
    SLICE_X11Y49.A       Tilo                  0.259   alu/Sh125
                                                       srcBEX<28>1
    SLICE_X11Y49.B6      net (fanout=3)        0.126   srcBEX<28>
    SLICE_X11Y49.B       Tilo                  0.259   alu/Sh125
                                                       Mmux_aluOperand2211
    SLICE_X12Y49.A2      net (fanout=10)       0.782   aluOperand2<28>
    SLICE_X12Y49.A       Tilo                  0.205   N126
                                                       alu/Sh1241
    SLICE_X12Y52.C5      net (fanout=3)        1.062   alu/Sh124
    SLICE_X12Y52.C       Tilo                  0.205   alu/Sh128
                                                       alu/Sh14911
    SLICE_X8Y51.C6       net (fanout=4)        0.557   alu/Sh1491
    SLICE_X8Y51.C        Tilo                  0.205   N152
                                                       alu/Sh1492
    SLICE_X8Y51.D3       net (fanout=3)        0.394   alu/Sh149
    SLICE_X8Y51.D        Tilo                  0.205   N152
                                                       alu/Mmux_result1610_SW0
    SLICE_X7Y54.A3       net (fanout=1)        1.133   N152
    SLICE_X7Y54.A        Tilo                  0.259   alu/Mmux_result163
                                                       alu/Mmux_result1610
    SLICE_X7Y54.B6       net (fanout=1)        0.118   alu/Mmux_result1610
    SLICE_X7Y54.B        Tilo                  0.259   alu/Mmux_result163
                                                       alu/Mmux_result1611
    SLICE_X9Y54.B5       net (fanout=2)        0.441   aluOut<17>
    SLICE_X9Y54.CLK      Tas                   0.322   ex_mem/aluOutOut<18>
                                                       ex_mem/Mmux_aluOutOut[31]_GND_10_o_mux_7_OUT91
                                                       ex_mem/aluOutOut_17
    -------------------------------------------------  ---------------------------
    Total                                     12.308ns (3.087ns logic, 9.221ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_wb/writeRegisterOut_0 (FF)
  Destination:          ex_mem/aluOutOut_17 (FF)
  Requirement:          9.523ns
  Data Path Delay:      12.250ns (Levels of Logic = 11)
  Clock Path Skew:      -0.017ns (0.434 - 0.451)
  Source Clock:         clock_BUFGP falling at 4.761ns
  Destination Clock:    clock_BUFGP falling at 14.284ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_wb/writeRegisterOut_0 to ex_mem/aluOutOut_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   mem_wb/writeRegisterOut<1>
                                                       mem_wb/writeRegisterOut_0
    SLICE_X15Y41.D2      net (fanout=19)       2.829   mem_wb/writeRegisterOut<0>
    SLICE_X15Y41.D       Tilo                  0.259   hazards/Mmux_forwardBEX1
                                                       hazards/Mmux_forwardBEX11
    SLICE_X11Y46.A6      net (fanout=2)        0.943   hazards/Mmux_forwardBEX1
    SLICE_X11Y46.A       Tilo                  0.259   srcBEX<26>
                                                       hazards/Mmux_forwardBEX13_1
    SLICE_X11Y46.D3      net (fanout=19)       0.363   hazards/Mmux_forwardBEX13
    SLICE_X11Y46.D       Tilo                  0.259   srcBEX<26>
                                                       srcBEX<26>1
    SLICE_X12Y49.C5      net (fanout=4)        0.646   srcBEX<26>
    SLICE_X12Y49.CMUX    Tilo                  0.251   N126
                                                       Mmux_aluOperand2191
    SLICE_X12Y49.A4      net (fanout=10)       0.685   aluOperand2<26>
    SLICE_X12Y49.A       Tilo                  0.205   N126
                                                       alu/Sh1241
    SLICE_X12Y52.C5      net (fanout=3)        1.062   alu/Sh124
    SLICE_X12Y52.C       Tilo                  0.205   alu/Sh128
                                                       alu/Sh14911
    SLICE_X8Y51.C6       net (fanout=4)        0.557   alu/Sh1491
    SLICE_X8Y51.C        Tilo                  0.205   N152
                                                       alu/Sh1492
    SLICE_X8Y51.D3       net (fanout=3)        0.394   alu/Sh149
    SLICE_X8Y51.D        Tilo                  0.205   N152
                                                       alu/Mmux_result1610_SW0
    SLICE_X7Y54.A3       net (fanout=1)        1.133   N152
    SLICE_X7Y54.A        Tilo                  0.259   alu/Mmux_result163
                                                       alu/Mmux_result1610
    SLICE_X7Y54.B6       net (fanout=1)        0.118   alu/Mmux_result1610
    SLICE_X7Y54.B        Tilo                  0.259   alu/Mmux_result163
                                                       alu/Mmux_result1611
    SLICE_X9Y54.B5       net (fanout=2)        0.441   aluOut<17>
    SLICE_X9Y54.CLK      Tas                   0.322   ex_mem/aluOutOut<18>
                                                       ex_mem/Mmux_aluOutOut[31]_GND_10_o_mux_7_OUT91
                                                       ex_mem/aluOutOut_17
    -------------------------------------------------  ---------------------------
    Total                                     12.250ns (3.079ns logic, 9.171ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mem_wb/writeRegisterOut_0 (FF)
  Destination:          ex_mem/aluOutOut_17 (FF)
  Requirement:          9.523ns
  Data Path Delay:      12.163ns (Levels of Logic = 11)
  Clock Path Skew:      -0.017ns (0.434 - 0.451)
  Source Clock:         clock_BUFGP falling at 4.761ns
  Destination Clock:    clock_BUFGP falling at 14.284ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mem_wb/writeRegisterOut_0 to ex_mem/aluOutOut_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.391   mem_wb/writeRegisterOut<1>
                                                       mem_wb/writeRegisterOut_0
    SLICE_X15Y41.D2      net (fanout=19)       2.829   mem_wb/writeRegisterOut<0>
    SLICE_X15Y41.D       Tilo                  0.259   hazards/Mmux_forwardBEX1
                                                       hazards/Mmux_forwardBEX11
    SLICE_X11Y46.A6      net (fanout=2)        0.943   hazards/Mmux_forwardBEX1
    SLICE_X11Y46.A       Tilo                  0.259   srcBEX<26>
                                                       hazards/Mmux_forwardBEX13_1
    SLICE_X12Y49.B6      net (fanout=19)       0.568   hazards/Mmux_forwardBEX13
    SLICE_X12Y49.B       Tilo                  0.205   N126
                                                       srcBEX<27>1
    SLICE_X12Y49.C3      net (fanout=4)        0.656   srcBEX<27>
    SLICE_X12Y49.C       Tilo                  0.205   N126
                                                       Mmux_aluOperand2201
    SLICE_X12Y49.A1      net (fanout=10)       0.483   aluOperand2<27>
    SLICE_X12Y49.A       Tilo                  0.205   N126
                                                       alu/Sh1241
    SLICE_X12Y52.C5      net (fanout=3)        1.062   alu/Sh124
    SLICE_X12Y52.C       Tilo                  0.205   alu/Sh128
                                                       alu/Sh14911
    SLICE_X8Y51.C6       net (fanout=4)        0.557   alu/Sh1491
    SLICE_X8Y51.C        Tilo                  0.205   N152
                                                       alu/Sh1492
    SLICE_X8Y51.D3       net (fanout=3)        0.394   alu/Sh149
    SLICE_X8Y51.D        Tilo                  0.205   N152
                                                       alu/Mmux_result1610_SW0
    SLICE_X7Y54.A3       net (fanout=1)        1.133   N152
    SLICE_X7Y54.A        Tilo                  0.259   alu/Mmux_result163
                                                       alu/Mmux_result1610
    SLICE_X7Y54.B6       net (fanout=1)        0.118   alu/Mmux_result1610
    SLICE_X7Y54.B        Tilo                  0.259   alu/Mmux_result163
                                                       alu/Mmux_result1611
    SLICE_X9Y54.B5       net (fanout=2)        0.441   aluOut<17>
    SLICE_X9Y54.CLK      Tas                   0.322   ex_mem/aluOutOut<18>
                                                       ex_mem/Mmux_aluOutOut[31]_GND_10_o_mux_7_OUT91
                                                       ex_mem/aluOutOut_17
    -------------------------------------------------  ---------------------------
    Total                                     12.163ns (2.979ns logic, 9.184ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clock" 105 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uartMod/fifo_tx/Mram_FIFO8_RAMA (SLICE_X22Y60.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uartMod/fifo_tx/write_pointer_3 (FF)
  Destination:          uartMod/fifo_tx/Mram_FIFO8_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.087 - 0.077)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uartMod/fifo_tx/write_pointer_3 to uartMod/fifo_tx/Mram_FIFO8_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y60.DQ      Tcko                  0.200   uartMod/fifo_tx/write_pointer<3>
                                                       uartMod/fifo_tx/write_pointer_3
    SLICE_X22Y60.D4      net (fanout=17)       0.252   uartMod/fifo_tx/write_pointer<3>
    SLICE_X22Y60.CLK     Tah         (-Th)     0.128   uartMod/fifo_tx/Mram_FIFO8_RAMD_O
                                                       uartMod/fifo_tx/Mram_FIFO8_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.072ns logic, 0.252ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point uartMod/fifo_tx/Mram_FIFO8_RAMB (SLICE_X22Y60.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uartMod/fifo_tx/write_pointer_3 (FF)
  Destination:          uartMod/fifo_tx/Mram_FIFO8_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.087 - 0.077)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uartMod/fifo_tx/write_pointer_3 to uartMod/fifo_tx/Mram_FIFO8_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y60.DQ      Tcko                  0.200   uartMod/fifo_tx/write_pointer<3>
                                                       uartMod/fifo_tx/write_pointer_3
    SLICE_X22Y60.D4      net (fanout=17)       0.252   uartMod/fifo_tx/write_pointer<3>
    SLICE_X22Y60.CLK     Tah         (-Th)     0.128   uartMod/fifo_tx/Mram_FIFO8_RAMD_O
                                                       uartMod/fifo_tx/Mram_FIFO8_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.072ns logic, 0.252ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point uartMod/fifo_tx/Mram_FIFO8_RAMC (SLICE_X22Y60.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uartMod/fifo_tx/write_pointer_3 (FF)
  Destination:          uartMod/fifo_tx/Mram_FIFO8_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.087 - 0.077)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uartMod/fifo_tx/write_pointer_3 to uartMod/fifo_tx/Mram_FIFO8_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y60.DQ      Tcko                  0.200   uartMod/fifo_tx/write_pointer<3>
                                                       uartMod/fifo_tx/write_pointer_3
    SLICE_X22Y60.D4      net (fanout=17)       0.252   uartMod/fifo_tx/write_pointer<3>
    SLICE_X22Y60.CLK     Tah         (-Th)     0.128   uartMod/fifo_tx/Mram_FIFO8_RAMD_O
                                                       uartMod/fifo_tx/Mram_FIFO8_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.072ns logic, 0.252ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clock" 105 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.399ns (period - min period limit)
  Period: 9.523ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y19.CLKAWRCLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 6.399ns (period - min period limit)
  Period: 9.523ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y19.CLKBRDCLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 6.399ns (period - min period limit)
  Period: 9.523ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: instructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: instructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y12.CLKAWRCLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    7.808|    6.100|    7.039|   12.395|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 363  Score: 243311  (Setup/Max: 243311, Hold: 0)

Constraints cover 442030 paths, 0 nets, and 16887 connections

Design statistics:
   Minimum period:  14.079ns{1}   (Maximum frequency:  71.028MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 01 15:59:32 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 274 MB



