--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Epp_top.twx Epp_top.ncd -o Epp_top.twr Epp_top.pcf -ucf
Nexys2_500General.ucf

Design file:              Epp_top.ncd
Physical constraint file: Epp_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock EppAstb
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DB<0>       |    0.748(F)|    1.039(F)|EppAstb_IBUF      |   0.000|
DB<1>       |    0.266(F)|    1.425(F)|EppAstb_IBUF      |   0.000|
DB<2>       |    0.526(F)|    1.216(F)|EppAstb_IBUF      |   0.000|
DB<3>       |    0.280(F)|    1.414(F)|EppAstb_IBUF      |   0.000|
DB<4>       |    0.374(F)|    1.330(F)|EppAstb_IBUF      |   0.000|
DB<5>       |    0.020(F)|    1.613(F)|EppAstb_IBUF      |   0.000|
DB<6>       |    0.489(F)|    1.240(F)|EppAstb_IBUF      |   0.000|
DB<7>       |    0.115(F)|    1.539(F)|EppAstb_IBUF      |   0.000|
EppWr       |    1.834(R)|    3.136(R)|mod2/aux          |   0.000|
            |    2.864(F)|    1.029(F)|EppAstb_IBUF      |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock EppDstb
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DB<0>       |   -0.519(R)|    2.965(R)|BramClkIn         |   0.000|
            |    0.439(F)|    1.868(F)|EppDstb_IBUF      |   0.000|
DB<1>       |   -1.297(R)|    3.587(R)|BramClkIn         |   0.000|
            |    0.673(F)|    1.586(F)|EppDstb_IBUF      |   0.000|
DB<2>       |   -1.735(R)|    3.938(R)|BramClkIn         |   0.000|
            |    1.325(F)|    1.371(F)|EppDstb_IBUF      |   0.000|
DB<3>       |   -1.407(R)|    3.676(R)|BramClkIn         |   0.000|
            |    0.471(F)|    1.776(F)|EppDstb_IBUF      |   0.000|
DB<4>       |   -0.609(R)|    2.700(R)|BramClkIn         |   0.000|
            |   -0.039(F)|    2.135(F)|EppDstb_IBUF      |   0.000|
DB<5>       |   -0.254(R)|    2.417(R)|BramClkIn         |   0.000|
            |    0.099(F)|    1.931(F)|EppDstb_IBUF      |   0.000|
DB<6>       |   -0.460(R)|    2.582(R)|BramClkIn         |   0.000|
            |    0.526(F)|    1.601(F)|EppDstb_IBUF      |   0.000|
DB<7>       |   -0.345(R)|    2.490(R)|BramClkIn         |   0.000|
            |    0.151(F)|    1.990(F)|EppDstb_IBUF      |   0.000|
EppWr       |    3.740(R)|    0.163(R)|BramClkIn         |   0.000|
            |    2.870(R)|    1.840(R)|mod2/aux          |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    3.029(R)|    0.393(R)|clk_BUFGP         |   0.000|
sw<1>       |    2.958(R)|    0.144(R)|clk_BUFGP         |   0.000|
sw<2>       |    3.018(R)|    0.157(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock EppAstb to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DB<0>       |   14.924(R)|mod2/aux          |   0.000|
            |   13.769(F)|EppAstb_IBUF      |   0.000|
DB<1>       |   13.505(F)|EppAstb_IBUF      |   0.000|
            |   14.964(R)|mod2/aux          |   0.000|
DB<2>       |   15.166(R)|mod2/aux          |   0.000|
            |   14.081(F)|EppAstb_IBUF      |   0.000|
DB<3>       |   15.539(R)|mod2/aux          |   0.000|
            |   13.743(F)|EppAstb_IBUF      |   0.000|
DB<4>       |   12.037(F)|EppAstb_IBUF      |   0.000|
            |   14.012(R)|mod2/aux          |   0.000|
DB<5>       |   14.101(R)|mod2/aux          |   0.000|
            |   11.617(F)|EppAstb_IBUF      |   0.000|
DB<6>       |   12.287(F)|EppAstb_IBUF      |   0.000|
            |   13.606(R)|mod2/aux          |   0.000|
DB<7>       |   13.862(R)|mod2/aux          |   0.000|
            |   11.912(F)|EppAstb_IBUF      |   0.000|
------------+------------+------------------+--------+

Clock EppDstb to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DB<0>       |   17.516(R)|BramClkIn         |   0.000|
            |   13.628(R)|mod2/aux          |   0.000|
DB<1>       |   17.922(R)|BramClkIn         |   0.000|
            |   13.668(R)|mod2/aux          |   0.000|
DB<2>       |   18.254(R)|BramClkIn         |   0.000|
            |   13.870(R)|mod2/aux          |   0.000|
DB<3>       |   17.887(R)|BramClkIn         |   0.000|
            |   14.243(R)|mod2/aux          |   0.000|
DB<4>       |   15.433(R)|BramClkIn         |   0.000|
            |   12.716(R)|mod2/aux          |   0.000|
DB<5>       |   14.703(R)|BramClkIn         |   0.000|
            |   12.805(R)|mod2/aux          |   0.000|
DB<6>       |   15.035(R)|BramClkIn         |   0.000|
            |   12.310(R)|mod2/aux          |   0.000|
DB<7>       |   15.104(R)|BramClkIn         |   0.000|
            |   12.566(R)|mod2/aux          |   0.000|
------------+------------+------------------+--------+

Clock clk to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
CLKADC1        |    9.555(R)|clk_BUFGP         |   0.000|
CLKADC2        |    9.247(R)|clk_BUFGP         |   0.000|
CLKDAC         |    9.295(R)|clk_BUFGP         |   0.000|
CLKREF         |    8.791(R)|clk_BUFGP         |   0.000|
CSADC1         |    9.760(R)|clk_BUFGP         |   0.000|
CSADC2         |    8.482(R)|clk_BUFGP         |   0.000|
CSDAC          |    8.859(R)|clk_BUFGP         |   0.000|
CSREF1         |   13.058(R)|clk_BUFGP         |   0.000|
CSREF2         |   12.799(R)|clk_BUFGP         |   0.000|
CSREF3         |   13.467(R)|clk_BUFGP         |   0.000|
Led<0>         |    8.729(R)|clk_BUFGP         |   0.000|
Led<1>         |    7.902(R)|clk_BUFGP         |   0.000|
Led<2>         |    8.234(R)|clk_BUFGP         |   0.000|
Led<3>         |    8.409(R)|clk_BUFGP         |   0.000|
Led<4>         |    8.824(R)|clk_BUFGP         |   0.000|
Led<5>         |    9.394(R)|clk_BUFGP         |   0.000|
Led<6>         |    9.825(R)|clk_BUFGP         |   0.000|
Led<7>         |    9.533(R)|clk_BUFGP         |   0.000|
MUXDACEN       |    8.297(R)|clk_BUFGP         |   0.000|
MUXREF1        |    8.342(R)|clk_BUFGP         |   0.000|
MUXREF2        |    8.307(R)|clk_BUFGP         |   0.000|
MUXREF3        |    9.092(R)|clk_BUFGP         |   0.000|
theBeanConf<0> |    8.948(R)|clk_BUFGP         |   0.000|
theBeanConf<1> |    9.170(R)|clk_BUFGP         |   0.000|
theBeanConf<2> |    8.764(R)|clk_BUFGP         |   0.000|
theBeanConf<3> |    8.955(R)|clk_BUFGP         |   0.000|
theBeanConf<4> |    8.432(R)|clk_BUFGP         |   0.000|
theBeanConf<5> |    8.652(R)|clk_BUFGP         |   0.000|
theBeanConf<6> |    8.623(R)|clk_BUFGP         |   0.000|
theBeanConf<7> |    8.690(R)|clk_BUFGP         |   0.000|
theBeanConf<8> |    8.371(R)|clk_BUFGP         |   0.000|
theBeanConf<9> |    8.952(R)|clk_BUFGP         |   0.000|
theBeanConf<10>|    9.010(R)|clk_BUFGP         |   0.000|
theBeanConf<11>|    8.819(R)|clk_BUFGP         |   0.000|
theBeanConf<12>|    8.980(R)|clk_BUFGP         |   0.000|
theBeanConf<13>|    8.894(R)|clk_BUFGP         |   0.000|
theBeanConf<14>|    8.855(R)|clk_BUFGP         |   0.000|
theBeanConf<15>|    8.502(R)|clk_BUFGP         |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock EppAstb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppAstb        |    6.280|    8.267|         |         |
EppDstb        |    6.280|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EppDstb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppAstb        |    6.280|    8.267|    5.590|         |
EppDstb        |    6.280|         |    5.590|    4.705|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppAstb        |    9.930|    4.358|         |         |
EppDstb        |    9.930|    8.571|         |         |
clk            |    9.192|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
EppAstb        |DB<0>          |    9.765|
EppAstb        |DB<1>          |    8.582|
EppAstb        |DB<2>          |    9.528|
EppAstb        |DB<3>          |    8.328|
EppAstb        |DB<4>          |    9.585|
EppAstb        |DB<5>          |    8.561|
EppAstb        |DB<6>          |    9.262|
EppAstb        |DB<7>          |    8.631|
EppAstb        |EppWait        |    9.152|
EppDstb        |EppWait        |    7.798|
EppWr          |DB<0>          |    5.427|
EppWr          |DB<1>          |    5.704|
EppWr          |DB<2>          |    5.275|
EppWr          |DB<3>          |    5.287|
EppWr          |DB<4>          |    5.852|
EppWr          |DB<5>          |    5.593|
EppWr          |DB<6>          |    6.411|
EppWr          |DB<7>          |    6.250|
---------------+---------------+---------+


Analysis completed Fri Aug 26 21:32:34 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 196 MB



