<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>SBIR Phase I:  Software-Based Clock Recovery for Dense Wavelength-Division Multiplexing (DWDM) Applications</AwardTitle>
<AwardEffectiveDate>07/01/2003</AwardEffectiveDate>
<AwardExpirationDate>12/31/2003</AwardExpirationDate>
<AwardTotalIntnAmount>100000.00</AwardTotalIntnAmount>
<AwardAmount>100000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>07070000</Code>
<Directorate>
<Abbreviation>ENG</Abbreviation>
<LongName>Directorate For Engineering</LongName>
</Directorate>
<Division>
<Abbreviation>IIP</Abbreviation>
<LongName>Div Of Industrial Innovation &amp; Partnersh</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Muralidharan Nair</SignBlockName>
</ProgramOfficer>
<AbstractNarration>This Small Business Innovation Research Phase I project will investigate the feasibility of a novel software-based clock and data recovery (SCDR) solution based on a programmable implementation of all critical components in a phase-lock loop (PLL) based clock and data recovery (CDR).  This software-based implementation will allow CDR operation for programmable data rates and data formats. The proposed CDR implementation will be able to process new data formats through software upgrade allowing complete adaptability and upgrade-ability.  State-of-the-art high-performance dense wavelength-division multiplexing (DWDM) optical data transmission systems typically use hybrid clock and data recovery  assemblies based on passive filter (usually dielectric resonator based) clock recovery techniques to achieve superior system margins. This technology does not allow the CDR circuit to be adaptable to different data formats (NRZ, RZ, duo-binary, etc.), data rates (9.953Gb/s and forward error correction rates), or jitter transfer/tolerance requirements. Competing CDR implementations using phase-locked loop (PLL) techniques often suffer from insufficient jitter transfer and jitter tolerance performance and usually deliver inferior performance in high-end transmission systems.&lt;br/&gt;&lt;br/&gt;The purely digital SCDR implementation is compatible with today's fine-line CMOS technologies and will lead to programmable CMOS-based precision CDR technology for LH and ULH DWDM applications. In-service eye and Q-factor monitoring capability is available with minimum overhead.&lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>05/08/2003</MinAmdLetterDate>
<MaxAmdLetterDate>05/08/2003</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0320509</AwardID>
<Investigator>
<FirstName>Matthias</FirstName>
<LastName>Bussmann</LastName>
<EmailAddress>matbus@pacbell.net</EmailAddress>
<StartDate>05/08/2003</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>ELTECH PRECISION INC.</Name>
<CityName>Los Angeles</CityName>
<ZipCode>900364305</ZipCode>
<PhoneNumber>3102734630</PhoneNumber>
<StreetAddress>5042 Wilshire Blvd.</StreetAddress>
<CountryName>United States</CountryName>
<StateName>California</StateName>
<StateCode>CA</StateCode>
</Institution>
<FoaInformation>
<Code>0106000</Code>
<Name>Materials Research</Name>
</FoaInformation>
<FoaInformation>
<Code>0206000</Code>
<Name>Telecommunications</Name>
</FoaInformation>
<ProgramElement>
<Code>5371</Code>
<Text>SBIR Phase I</Text>
</ProgramElement>
<ProgramReference>
<Code>1518</Code>
<Text>CONTROL, NETWORKS, &amp; COMP INTE</Text>
</ProgramReference>
<ProgramReference>
<Code>9215</Code>
<Text>HIGH PERFORMANCE COMPUTING SYSTEMS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
