// Seed: 1561818357
module module_0;
  wand id_1;
  int  id_2;
  initial @(posedge 1 or negedge id_1) id_2 <= id_2 + id_2;
  wire id_3;
  module_2 modCall_1 ();
  wire id_4;
endmodule
module module_1;
  wire id_2;
  assign id_2 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  id_1(
      id_2
  );
  assign id_2 = 1;
  id_3 :
  assert property (@(posedge id_3) 1)
  else;
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  assign id_3 = 1;
  wire id_8;
  wire id_9;
endmodule
