Package `filter_blocks`
=======================
This package provides fixpoint descriptions for various
filter topologies. The filter blocks can be simulated and converted
to Verilog and VHDL netlists.

.. _dev_filter_blocks_filter_hardware:

:class:`pyfda.filter_blocks.fda.filter_hw.FilterHardware`
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. automodule:: pyfda.filter_blocks.fda.filter_hw
    :show-inheritance:
    :members:

.. _dev_filter_blocks_filter_fir:

:class:`pyfda.filter_blocks.fda.fir.FilterFIR`
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. automodule:: pyfda.filter_blocks.fda.fir
    :show-inheritance:
    :members:

.. _dev_filter_blocks_filter_iir:

:class:`pyfda.filter_blocks.fda.iir.FilterIIR`
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. autoclass:: pyfda.filter_blocks.fda.iir.FilterIIR
    :show-inheritance:
    :members:
    
.. _dev_filter_blocks_support:
    
:mod:`pyfda.filter_blocks.support`
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
.. automodule:: pyfda.filter_blocks.support
    :members:
