WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

BOP Prefetcher Initialise
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Address 0 found in the RR table
New best score is 1
Address 0 found in the RR table
Address 0 found in the RR table
New best score is 1
Address 0 found in the RR table
New best score is 1
Address 0 found in the RR table
New best score is 1
Address 0 found in the RR table
Address 0 found in the RR table
Address 0 found in the RR table
New best score is 1
Address 0 found in the RR table
Address 0 found in the RR table
New best score is 1
Address 0 found in the RR table
New best score is 1
Address 0 found in the RR table
Address 0 found in the RR table
Address 0 found in the RR table
Address 0 found in the RR table
New best score is 1
Address 0 found in the RR table
New best score is 1
Address 0 found in the RR table
New best score is 1
Warmup finished CPU 0 instructions: 1000000 cycles: 250047 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 01 sec)
Warmup complete CPU 0 instructions: 1000000 cycles: 250047 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 01 sec)
Address 0 found in the RR table
New best score is 1
Address 0 found in the RR table
Address 0 found in the RR table
New best score is 1
Address 0 found in the RR table
Address 0 found in the RR table
Address 0 found in the RR table
Address 0 found in the RR table
Address 0 found in the RR table
Address 0 found in the RR table
New best score is 1
Address 0 found in the RR table
Address 0 found in the RR table
Address 0 found in the RR table
Address 0 found in the RR table
New best score is 1
Address 0 found in the RR table
Address 0 found in the RR table
Address 0 found in the RR table
New best score is 1
Address 0 found in the RR table
New best score is 1
Simulation finished CPU 0 instructions: 1000003 cycles: 1395760 cumulative IPC: 0.7165 (Simulation time: 00 hr 00 min 06 sec)
Simulation complete CPU 0 instructions: 1000003 cycles: 1395760 cumulative IPC: 0.7165 (Simulation time: 00 hr 00 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/jalexandrou/Documents/Imperial/4Yr/ChampSim/SPEC_quick/602.gcc_s-2226B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7165 instructions: 1000003 cycles: 1395760
CPU 0 Branch Prediction Accuracy: 98.41% MPKI: 5.677 Average ROB Occupancy at Mispredict: 65.05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.086
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 5.59
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      70564 HIT:        149 MISS:      70415
LLC LOAD         ACCESS:      70020 HIT:          1 MISS:      70019
LLC RFO          ACCESS:         31 HIT:          0 MISS:         31
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        115 HIT:        112 MISS:          3
LLC TRANSLATION  ACCESS:        398 HIT:         36 MISS:        362
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 215 cycles
cpu0_DTLB TOTAL        ACCESS:     246743 HIT:     213475 MISS:      33268
cpu0_DTLB LOAD         ACCESS:     246743 HIT:     213475 MISS:      33268
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.672 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     248196 HIT:      40352 MISS:     207844
cpu0_L1D LOAD         ACCESS:     233923 HIT:      26569 MISS:     207354
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      12819 HIT:      12780 MISS:         39
cpu0_L1D TRANSLATION  ACCESS:       1454 HIT:       1003 MISS:        451
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 80.51 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      70657 HIT:        201 MISS:      70456
cpu0_L2C LOAD         ACCESS:      70062 HIT:         37 MISS:      70025
cpu0_L2C RFO          ACCESS:         32 HIT:          1 MISS:         31
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:        114 HIT:        112 MISS:          2
cpu0_L2C TRANSLATION  ACCESS:        449 HIT:         51 MISS:        398
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 235.9 cycles
cpu0_STLB TOTAL        ACCESS:       1485 HIT:         85 MISS:       1400
cpu0_STLB LOAD         ACCESS:       1485 HIT:         85 MISS:       1400
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 286.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      66566
  ROW_BUFFER_MISS:       3834
 AVG DBUS CONGESTED CYCLE: 3.982
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         80
  FULL:         32
