

================================================================
== Vitis HLS Report for 'matrix_multiplier_Pipeline_L5'
================================================================
* Date:           Fri Aug 30 17:36:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrix_multiplier-vhls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L5      |        ?|        ?|        12|          5|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     93|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    112|    -|
|Register         |        -|    -|     172|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     520|    916|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U5  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  711|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_109_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln17_fu_119_p2   |         +|   0|  0|  13|           4|           4|
    |icmp_ln16_fu_103_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  93|          69|          39|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1              |   9|          2|   32|         64|
    |ap_sig_allocacmp_y_tmp_load       |   9|          2|   32|         64|
    |k_fu_40                           |   9|          2|   32|         64|
    |y_tmp_fu_36                       |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 112|         24|  134|        272|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln16_reg_167                 |   1|   0|    1|          0|
    |icmp_ln16_reg_167_pp0_iter1_reg   |   1|   0|    1|          0|
    |k_fu_40                           |  32|   0|   32|          0|
    |mul_reg_181                       |  32|   0|   32|          0|
    |x_local_load_reg_176              |  32|   0|   32|          0|
    |y_tmp_1_reg_191                   |  32|   0|   32|          0|
    |y_tmp_fu_36                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 172|   0|  172|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  matrix_multiplier_Pipeline_L5|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  matrix_multiplier_Pipeline_L5|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  matrix_multiplier_Pipeline_L5|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  matrix_multiplier_Pipeline_L5|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  matrix_multiplier_Pipeline_L5|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  matrix_multiplier_Pipeline_L5|  return value|
|m                 |   in|   32|     ap_none|                              m|        scalar|
|empty             |   in|    4|     ap_none|                          empty|        scalar|
|x_local_address0  |  out|    4|   ap_memory|                        x_local|         array|
|x_local_ce0       |  out|    1|   ap_memory|                        x_local|         array|
|x_local_q0        |   in|   32|   ap_memory|                        x_local|         array|
|bitcast_ln17      |   in|   32|     ap_none|                   bitcast_ln17|        scalar|
|y_tmp_out         |  out|   32|      ap_vld|                      y_tmp_out|       pointer|
|y_tmp_out_ap_vld  |  out|    1|      ap_vld|                      y_tmp_out|       pointer|
+------------------+-----+-----+------------+-------------------------------+--------------+

