---
title: "LL/SC, LA/SR, Memory Consistency, and Cache Coherence"
description: ""
category: Computer-System
tags: []
toc: true
toc_sticky: true
---

# å‰è¨€ 1ï¼šMemory Models è®©äººå¤´ç§ƒ

æˆ‘çœŸçš„åªæ˜¯æƒ³äº†è§£ä¸‹ LL/SC å’Œ LA/SRï¼Œä½†æ²¡æƒ³åˆ°å®ƒä»¬èƒŒåçš„çŸ¥è¯†æ˜¯èŒ«èŒ«å¤šã€‚

ä¸€èˆ¬ä¼šæåˆ° memory modelsã€‚å®ƒ truely è¯´çš„æ˜¯ physical çš„ CPU çš„ memory architectureï¼Œä¸æ˜¯çº¯ç ”ç©¶ç”¨çš„ç†è®ºæ¨¡å‹ã€‚æ¯”å¦‚ [x86-TSO (Total Store Order)](https://research.swtch.com/hwmm#x86) çš„ store buffer ç»“æ„ï¼š

![](https://live.staticflickr.com/65535/54319646241_5e7a35829f_w_d.jpg)

æ¯”å¦‚ [ARM/POWER çš„ Relaxed Memory Model](https://research.swtch.com/hwmm#relaxed)ï¼š

![](https://live.staticflickr.com/65535/54318751852_4521ef0130_w_d.jpg)

## 1.1 è¦åŒºåˆ† hardware çš„ç‰©ç†ç‰¹æ€§ ğŸ†š guarantee

æ¯”å¦‚ TSO ä¸­ï¼Œä½  `thread_1` write çš„å†…å®¹ä¼šå…ˆåˆ° store buffer ä¸­ï¼Œåœ¨è¢« flush åˆ° shared memory ä¹‹å‰ï¼Œå…¶ä»–çš„ thread çœ‹ä¸åˆ°è¿™ä¸ª writeï¼Œä½† `thread_1` è‡ªå·±èƒ½çœ‹åˆ° (å› ä¸ºå®ƒ read æ—¶ä¼šå…ˆ read store buffer)ã€‚è¿™å°±å±äº hardware çš„ç‰©ç†ç‰¹æ€§ã€‚

åˆæ¯”å¦‚ DRF-SCï¼Œå®ƒæ˜¯æŸäº› CPU æä¾›çš„ guaranteeï¼Œå®ƒå°±å¾ˆéš¾ä»ç‰©ç†ä¸Šçœ‹å‡ºæ¥ï¼Œä½†æ˜¯æŸäº› CPU å°±æ˜¯æœ‰è¿™ä¸ªæ€§è´¨ã€‚

## 1.2 ä¸è¦ç”¨ memory ordering å»æ€»ç»“æ‰€æœ‰çš„ç‰¹æ€§ / ä½¿ç”¨ Litmus Test æ›´å‡†ç¡®

æ¯”å¦‚[æœ‰äºº](https://gist.github.com/matu3ba/1a777c478a77fefb36181135a44bc47a)è®²ï¼š

- SC = enforces all orderings
    - `#LoadLoad` âœ…
    - `#LoadStore` âœ…
    - `#StoreLoad` âœ…
    - `#StoreStore` âœ…
- TSO = enforces 3 orderings but allows `#StoreLoad` reordering
    - `#LoadLoad` âœ…
    - `#LoadStore` âœ…
    - `#StoreLoad` âŒ
    - `#StoreStore` âœ…

æˆ‘è§‰å¾—æŸç§ç¨‹åº¦ä¸Šè¿™ä¹ˆè¯´ okï¼Œä½†æˆ‘é¡ºç€è¿™ä¸ªæ€è·¯æƒ³ï¼šä¼šä¸ä¼š weak memory models å°±æ˜¯ allows all reorderings? ç­”æ¡ˆæ˜¯ nopeï¼æ¯”å¦‚ [ARM/POWER å…¶å®æœ‰ coherence ç‰¹æ€§]((https://research.swtch.com/hwmm#relaxed))ï¼š

```txt
Litmus Test: Coherence
Can this program see r1 = 1, r2 = 2, r3 = 2, r4 = 1?
(Can Thread 3 see x = 1 before x = 2 while Thread 4 sees the reverse?)

// Thread 1    // Thread 2    // Thread 3    // Thread 4
x = 1          x = 2          r1 = x         r3 = x
                              r2 = x         r4 = x

On sequentially consistent hardware: no.
On x86 (or other TSO): no.
On ARM/POWER: no.
```

å¦‚æœ allowing all reorderingsï¼Œæˆ‘ä»¬å®Œå…¨å¯ä»¥æ’å‡ºè¿™ä¹ˆä¸€ä¸ª executionï¼š

```txt
// Thread 1    // Thread 2    // Thread 3    // Thread 4
x = 1
                              r1 = x
                                             r4 = x
               x = 2                                             
                              r2 = x
                                             r3 = x
```

ä½† coherence ä¸å…è®¸è¿™æ ·çš„ executionï¼Œå› ä¸ºï¼š

> ... even on ARM/POWER: threads in the system must agree about a total order for the writes to a single memory location. That is, threads must agree which writes overwrite other writes. This property is called called _coherence_.

æ‰€ä»¥ Litmus Test æ›´èƒ½åæ˜ å‡º CPU/Memory Model çš„ç‰¹æ€§ã€‚ä½ å¯ä»¥æŠŠå®ƒç†è§£æˆæ˜¯ä¸€ç§ CPU/Memory Model çš„ Unit Testã€‚ç¼ºç‚¹æ˜¯æ²¡æ³•å½¢æˆå¤§ä¸€ç»Ÿçš„ç†è§£ï¼Œä½†åŒæ—¶æˆ‘ä»¬ä¹Ÿè¦ç†è§£å¤§ä¸€ç»Ÿçš„éš¾åº¦ã€‚

## 1.3 æš‚æ—¶è¿˜ä¸èƒ½ä¿¡ AI

æˆ‘å‘ç° AI æœ‰æ—¶å€™ä¼šèƒ¡æ‰¯ï¼šæ¯”å¦‚æˆ‘çš„ ChatGPT ä¼šæŠŠ DRF0 å’Œ DRF-SC éƒ½è®¤ä¸ºæ˜¯ memory models å¹¶åšæ¨ªå‘æ¯”è¾ƒï¼Œä½†å‰è€…æ˜¯ (theoretical) synchronization modelï¼Œåè€…æ˜¯ CPU/memory model çš„ guaranteeã€‚

## 1.4 è¦ä¼šåŠ¨æ€è°ƒæ•´æŠ½è±¡çš„ç²’åº¦

ä»¥ä¸‹æˆ‘ä»¬ç”¨ HW (hardware) æŒ‡ CPU/Core/Multi-processï¼Œç”¨ SW (software) æŒ‡ Language/Compiler/Multi-threadã€‚

HW æ˜¯çœŸçš„æœ‰ memory architectureï¼Œæ‰€ä»¥æœ‰ memory consistency ç‰¹æ€§çš„ç ”ç©¶ã€‚SW æ²¡æœ‰ physical çš„ memory modelï¼Œä½†å¦‚æœä½ æŠ½è±¡å‡º `load`ã€`write`ã€`location`ã€`variable`ã€`const` è¿™äº›æ¦‚å¿µï¼ŒSW ä¸€æ ·ä¹Ÿæœ‰ memory consistency çš„é—®é¢˜ã€‚

HW æœ‰ cachesï¼Œæ‰€ä»¥æœ‰ cache coherence ç‰¹æ€§çš„ç ”ç©¶ã€‚ä½†[åé¢](#32-define-consistency-agnostic-coherence-from-a-programmers-perspective-ie-consistency-like-definition)æˆ‘ä»¬èƒ½çœ‹åˆ°ç”¨ memory consistency ç±»ä¼¼çš„æ–¹å¼æ¥å®šä¹‰ cache coherenceï¼Œç†è®ºä¸Šå¯ä»¥ä¸ä¾èµ–äº cache ç»“æ„ã€‚

é‰´äº memory consistency å’Œ cache coherence é€æ¸ç§°ä¸ºäº†é€šç”¨çš„ç ”ç©¶è¯¾é¢˜ï¼Œ[A Primer on Memory Consistency and Cache Coherence](https://pages.cs.wisc.edu/~markhill/papers/primer2020_2nd_edition.pdf) å¤§èƒ†å¼€éº¦ï¼š

- Consistency == Memory Consistency == Memory Consistency Model == Memory Model
- Coherence == Cache Coherence

å¦‚æœä½ é€‰æ‹©ä¸€ä¸ªé«˜åº¦æŠ½è±¡çš„è§’åº¦ï¼Œç‰¹åˆ«æ˜¯æœ‰äº† DRF-SC (as a contract between HW and SW) ä¹‹åï¼ŒHW å’Œ SW çš„ memory models ä¼¼ä¹å¯ä»¥ç»Ÿä¸€ï¼š

- å¦‚æœä½ æ˜¯ä¸ª C++/Java programmerï¼Œä½ è¿™ä¹ˆç†è§£ ok
- ä½†å¦‚æœä½ æ˜¯ä¸ª assembly programmerã€æˆ–è€… compiler engineerï¼Œè¿™ä¹ˆç†è§£ç»™ä½ çš„æ”¶ç›Šå¹¶ä¸å¤§

## 1.5 è¯»æ–°ä¸è¯»æ—§

è®©æˆ‘å¾ˆæ„å¤–çš„æ˜¯ï¼šconsistency å’Œ coherence çš„ç ”ç©¶ä» 90 å¹´ä»£å¼€å§‹ï¼Œformalization åˆ°æœ€è¿‘æ‰æœ‰ç‚¹çœ‰ç›®ã€‚ä»¥å‰çš„æŸäº› CPU å¯èƒ½ä¼šæœ‰ä¸€äº›å¾ˆ frustrating çš„ non-consistent/non-coherent çš„è¡Œä¸ºï¼Œç”šè‡³éƒ½æ²¡æœ‰ documentationï¼Œå®ƒå°±å¯ä»¥ä¸Šå¸‚äº†ã€‚æˆ‘éƒ½æœ‰ç‚¹åŒæƒ…ä¹‹å‰æ concurrent computing çš„ç ”ç©¶è€…ã€‚

é‰´äºè¿™æ˜¯ä¸ªè¿˜åœ¨è¿›åŒ–ä¸­çš„è¯¾é¢˜ï¼Œæˆ‘ä»¬æ˜æ˜¾è¦è¯»æ–°ä¸è¯»æ—§ï¼Œå› ä¸ºæ—§çš„ç†è§£å¾ˆæœ‰å¯èƒ½å·²ç»è¢«å–ä»£ï¼Œæ–°çš„æ¦‚å¿µå¯èƒ½æ›´å…¨é¢ã€æ›´å¥½æ‡‚ã€‚

æˆ‘è¿™é‡Œæ¨èï¼š

- [Russ Cox çš„ Memory Models ç³»åˆ—](https://research.swtch.com/mm) (great introduction)
- [A Primer on Memory Consistency and Cache Coherence](https://pages.cs.wisc.edu/~markhill/papers/primer2020_2nd_edition.pdf) (for precise definition)
- [DRFx: A Simple and Efficient Memory Model for Concurrent Programming Languages](https://web.cs.ucla.edu/~todd/research/pldi10.pdf) (for precise definition, and if you want to create a memory model you own)

æˆ‘ä¸æ¨èï¼š

- [Herb Sutter çš„ `atomic<>` Weapons](https://www.youtube.com/watch?v=A8eCGOqgvH4) (explorative, but has errors, may be confusing)

# å‰è¨€ 2ï¼šæ€ä¹ˆä¼šæœ‰è¿™ä¹ˆå¤š DRFï¼Ÿ

## 2.1 é¦–å…ˆè¦åŒºåˆ† Data Race å’Œ Race Condition

Herb Sutter çš„ [`atomic<>` Weapons](https://www.youtube.com/watch?v=A8eCGOqgvH4) æœ‰ï¼š

> **Race condition:** A memory location (variable) can be simultaneously accessed by two threads, and at least one thread is a writer.
> - Memory location == non-bitfield variable, or sequence of non-zero-length bitfield variables.
> - Simultaneously == without happens-before ordering.

ä½†ä»–è¿™ä¸ªå…¶å®æ˜¯ Data Race çš„å®šä¹‰ã€‚æˆ‘æ›´å€¾å‘äº [HolyBlackCat](https://stackoverflow.com/a/70585811/11640888) çš„è§‚ç‚¹:

> Race condition is not a synonym (to data race), it's just a loose word for an intermittent bug that depends on how fast the threads happen to execute. (The buggy program may or may not also have a data race.)

ä»–å¼•ç”¨çš„æ˜¯ [Baris Kasikci & legends2k](https://stackoverflow.com/a/18049303/11640888):

> A **data race** occurs when 2 instructions from different threads access the same memory location, at least one of these accesses is a write and there is no synchronization that is mandating _any_ particular order among these accesses.
> 
> A **race condition** is a semantic error. It is a flaw that occurs in the timing or the ordering of events that leads to erroneous program behavior. Many race conditions can be caused by data races, but this is not necessary.

[Baris Kasikci & legends2k](https://stackoverflow.com/a/18049303/11640888) è¿˜æœ‰ä¸€ä¸ªä¾‹å­ï¼š

> ```cpp
> Thread 1    Thread 2
> 
> lock(l)     lock(l)
> x=1         x=2
> unlock(l)   unlock(l)
> ```

- è¿™æ„æˆä¸€ä¸ª Race Conditionï¼Œå› ä¸º program çš„ç»“æœå®Œå…¨ä¾èµ–äº "how fast the threads happen to execute"
- è¿™ä¸æ„æˆä¸€ä¸ª Data Raceï¼Œå› ä¸º `lock(l)` ä¿è¯äº†ä¸ä¼šæœ‰ simultaneously access

## 2.2 DRF æ˜¯ program (& execution) çš„ property

æˆ‘ä¸ªäººæ¯”è¾ƒå–œæ¬¢ [DRFx: A Simple and Efficient Memory Model for Concurrent Programming Languages](https://web.cs.ucla.edu/~todd/research/pldi10.pdf) ä¸­çš„å®šä¹‰:

**Definition 1:** Two memory accesses _conflict_ if they access the same location and at least one of them is a write. 

**Definition 2:** A program state is _racy_ if two different threads are about to execute conflicting memory accesses from that state. 

**Definition 3:** A program contains a _data race_ (or simply a _race_) **if it has a sequentially consistent execution** that reaches a racy state.

æŠŠ program state æ¢æˆ executionï¼Œæˆ‘ä»¬å¯ä»¥é‡å†™ä¸€ä¸‹ **Definition 3:** Given a program $P$, if $\exists$ an SC execution $E$ of $P$ that is racy $\implies$ $P$ has a data race

è€ƒè™‘é€†å¦å‘½é¢˜ï¼šProgram $P$ is DRF (data-race-free) $\implies$ all its SC executions are DRF

è€ƒè™‘åˆ°æˆ‘ä»¬è¿™é‡Œæ˜¯ definitionï¼Œæ‰€ä»¥ä¸Šé¢çš„ $\implies$ åº”è¯¥å¯ä»¥æ¢æˆ $\iff$

[DRFx: A Simple and Efficient Memory Model for Concurrent Programming Languages](https://web.cs.ucla.edu/~todd/research/pldi10.pdf) çš„è¿™ä¸ª venn diagram å¾ˆè¯´æ˜é—®é¢˜ï¼š

![](https://live.staticflickr.com/65535/54321476127_d2bc92d274_w_d.jpg)

- $\text{SC}$ represents the set of all executions that are sequentially consistent w.r.t. a program $P$. 
- $\text{DRF}$ is the set of executions that are data-race free
- If program $P$ is DRF, then $\text{SC} = \text{DRF}$
    - but $P$ could have non-SC executions even so

## 2.3 SC æ˜¯ execution çš„ pattern / åŒæ—¶ SC ä¹Ÿæ˜¯ä¸€ç§ (strong çš„) consistency model

å¯ä»¥è¿™æ ·ç†è§£ï¼š

- (less formally) "sequentially consistent execution" æ˜¯ä¸€ç§ multi-core æˆ–è€… multi-thread çš„ execution pattern
- Sequential Consistency æ˜¯ä¸€ä¸ªå¾ˆ strong çš„ memory (consistency) model
- ä½¿ç”¨ SC model çš„ HW æˆ–è€… SW ä¼š SC-ly åœ°å» execute program

### 2.3.1 SC Execution

SC execution æ˜¯è¿™æ ·ä¸€ç§ multi-core çš„ execution (by [Leslie Lamport](https://ieeexplore.ieee.org/document/1675439)):

> ... the result of any execution is the same as if the operations of all processors (cores) were executed in some sequential order, and the operations of each individual processor (core) appear in this sequence in the order specified by its program.

è¿™å¥è¯å…¶å®éå¸¸ä¸å¥½ç†è§£ã€‚æˆ‘ä»¬å‡è®¾ program $P$ å¯èƒ½æœ‰å¤šç§ execution $E_1, E_2, \dots, E_n$ï¼Œå•ä¸ª execution $E_i$ èƒ½çœ‹æˆä¸€ä¸ª instruction sequence $\overline{s_1^{(i)}, s_2^{(i)}, \dots, s_k^{(i)}}$:

- é¦–å…ˆå®ƒè¯´ "any execution is the same as if .... in **some** sequential order"ï¼Œè¿™é‡Œæ˜¯ "some" **ä¸æ˜¯è¯´**æ‰€æœ‰çš„ execution éƒ½è¦ as if åŒä¸€ä¸ª sequential orderï¼Œè€Œæ˜¯ $\exists$ ä¸€ä¸ª sequential order å°±è¡Œ
    - æ¯”å¦‚è¯´ $E_1$ as if $\overline{s_1^{(1)}, s_2^{(1)}, \dots, s_k^{(1)}}$
    - $E_2$ as if $\overline{s_1^{(2)}, s_2^{(2)}, \dots, s_k^{(2)}}$
    - ä½†æ²¡æœ‰è¦æ±‚è¯´ $\overline{s_1^{(1)}, s_2^{(1)}, \dots, s_k^{(1)}}$ å’Œ $\overline{s_1^{(2)}, s_2^{(2)}, \dots, s_k^{(2)}}$ æ˜¯åŒä¸€ä¸ª sequence
    - ä¹Ÿå°±æ˜¯è¯´ $E_1$ å’Œ $E_2$ æ˜¯å¯ä»¥æœ‰ä¸åŒçš„ç»“æœçš„ (ä¸ç®¡æ˜¯ side effects å±‚é¢è¿˜æ˜¯ program states å±‚é¢)
- ç„¶åè¿™å¥ "and the operations ... appear in this sequence in the order .... " çº¯ç²¹æ˜¯è¯­æ³•é—®é¢˜ï¼š
    - "in the order specified by its program" ä¿®é¥°çš„æ—¢ä¸æ˜¯ "operations" ä¹Ÿä¸æ˜¯ "sequence"
    - å®ƒä¿®é¥°çš„æ˜¯ "appear in" è¿™ä¸ªåŠ¨ä½œ
    - å³ "operations" æŒ‰ç…§è¿™ä¸ª order å» appear in the sequence
- é‚£è¿™å¥å…·ä½“å•¥æ„æ€ï¼Ÿå…¶å®è›®ç®€å•ï¼Œå°±æ˜¯ä½ ä»»æ„ä¸€ä¸ª thread éƒ½åªèƒ½æŒ‰ç…§ program order å»æ‰§è¡Œï¼›ä½ å¤šä¸ª threads (çš„ instructions) åœ¨ sequence $\overline{s_1^{(i)}, s_2^{(i)}, \dots, s_k^{(i)}}$ ä¸­å¦‚ä½•ç©¿æ’ï¼Œ**æˆ‘ä¸ç®¡**
    - å‡è®¾ `thread_1` çš„ instruction (æŒ‰ program order) æ˜¯ $\overline{\pi_1, \pi_2}$
    - å‡è®¾ `thread_2` çš„ instruction (æŒ‰ program order) æ˜¯ $\overline{\rho_1, \rho_2}$
    - æˆ‘ä¸ç®¡ä½ çš„ execution æ˜¯ $\overline{\pi_1, \rho_1, \pi_2, \rho_2}$ è¿˜æ˜¯ $\overline{\rho_1, \pi_1, \pi_2, \rho_2}$ è¿˜æ˜¯ä»€ä¹ˆå…¶ä»–çš„ sequenceï¼Œä½ å¿…é¡»ç»™æˆ‘ä¿è¯ $\pi_1 < \pi_2$ (i.e. $\pi_1$ åœ¨ $\pi_2$ å‰é¢) ä¸” $\rho_1 < \rho_2$
        - ä¸€ä¸ªå…·ä½“çš„ä¾‹å­å¯ä»¥å‚è€ƒ [Malloc](https://stackoverflow.com/a/56656610/11640888)
    - è¿™é‡Œè¿˜æœ‰ä¸€ä¸ªç»†èŠ‚é—®é¢˜ï¼š`thread_1.start(); thread_2.start();` è¿™æ ·çš„ä»£ç ç®—ä¸ç®— program order? æˆ‘ä¸ªäººè§‰å¾—è¿™åº”è¯¥ç®—æ˜¯ä¸€ä¸ªç‰¹æ®Šæƒ…å†µï¼Œå› ä¸ºå®é™…åº”ç”¨ä¸­ `thread_2` æ˜¯æœ‰å¯èƒ½å…ˆäº `thread_1` æ‰§è¡Œï¼Œæ‰€ä»¥è¿™ä¸ª program order ä½ ä¸åº”è¯¥å»è€ƒè™‘ã€‚
        - æˆ‘ä»¬è¦è€ƒè™‘åº”è¯¥åªæ˜¯ `thread_1` å’Œ `thread_2` çš„ worker function çš„ program order
- æœ€åæˆ‘ä»¬æ¥çœ‹ä¸‹ "is the same **as if**" çš„è¿™ä¸ª "as if" æ˜¯å•¥æ„æ€ã€‚[amon](https://softwareengineering.stackexchange.com/a/422086) æœ‰ä¸€ä¸ªå¾ˆå¦™çš„è§£è¯»ï¼š
    > The behaviour of all processes was _as if_ they had been executed in a particular order, although this agreed-upon order was different from the actual temporal order. We don't care about _when_ a write is observed, only about the order between writes.
    - è¿™é‡Œæ¶‰åŠäº† strict consistency å’Œ atomicityï¼Œæˆ‘ä»¬[åé¢ä¼šè¯¦è¿°](#33-writes-are-serialized-è¿™ç±»çš„æè¿°å¾ˆæœ‰å¸®åŠ©)

### 2.3.2 SC Consistency Model

æŒ‰ [A Primer on Memory Consistency and Cache Coherence](https://pages.cs.wisc.edu/~markhill/papers/primer2020_2nd_edition.pdf) çš„å®šä¹‰ï¼Œå‡è®¾ï¼š

- $L(a)$ is a `load` to address $a$
- $S(a)$ is a `store` to address $a$
- $<_p$ is the **program** memory order, more precisely, a **per-core order** in which each core logically (sequentially) executes memory operations
- $<_m$ is the **global** memory order, more precisely, a **total order** on the memory operations **of all cores**

An SC Execution requires:

1. All cores insert their `load`s and `store`s into the order $<_m$ respecting their $<_p$, regardless of whether they are to the same or different addresses (i.e., $a=b$ or $a \neq b$). There are 4 cases:
    - If $L(a) <_p L(b) \Rightarrow L(a) <_m L(b)$  (`#LoadLoad`)
    - If $L(a) <_p S(b) \Rightarrow L(a) <_m S(b)$  (`#LoadStore`) 
    - If $S(a) <_p S(b) \Rightarrow S(a) <_m S(b)$  (`#StoreStore`) 
    - If $S(a) <_p L(b) \Rightarrow S(a) <_m L(b)$  (`#StoreLoad`) 
2. Every `load` gets its value from the last `store` before it (in $<_m$ order) to the same address, i.e. $\vert L(a) \vert = \vert \max_{<_m} \lbrace S(a) \mid S(a) <_m L(a) \rbrace \vert$ where $\max_{<_m}$ denotes "latest in memory order"

An SC implementation permits only SC executions.

## 2.4 DRF-SC (or SC-for-DRF) æ˜¯ä½¿ç”¨ weaker-than-SC model çš„ HW æä¾›çš„ä¸€ä¸ª guarantee

[Jeff Preshing](https://preshing.com/20120930/weak-vs-strong-memory-models/) ç»™ memory models åˆ†äº† 4 å¤§ç±»ï¼š

![](https://live.staticflickr.com/65535/54288902392_0abdb78cc6_w_d.jpg)

å½“ç„¶ consistency model æœ‰æ¯” SC æ›´ stong çš„ï¼Œåªæ˜¯å®é™…åº”ç”¨ä¸­ HW å’Œ SW éƒ½ç”¨ä¸ä¸Šã€‚å®é™…åº”ç”¨ä¸­ï¼ŒHW ç”¨ SC çš„éƒ½å¾ˆå°‘ï¼Œä¸»è¦æ˜¯å› ä¸º SC çš„çº¦æŸå¤ªå¼ºï¼Œweaker consistency model å…è®¸çš„ CPU ä¼˜åŒ–çš„ç©ºé—´æ›´å¤§ã€‚

æŒ‰ [A Primer on Memory Consistency and Cache Coherence](https://pages.cs.wisc.edu/~markhill/papers/primer2020_2nd_edition.pdf) çš„å®šä¹‰:

**Definition:** A memory consistency model supports "SC for DRF programs" if all executions of all DRF programs are SC executions. (This support usually requires some special actions for synchronization operations.)

å¯ä»¥è¿™æ ·ç†è§£ï¼š

- DRF program éœ€è¦ SC executionï¼Œå¦åˆ™ DRF æ²¡æœ‰æ„ä¹‰
- å¦‚æœ HW æ˜¯ SC modelï¼Œé‚£ä¹ˆå¤§å®¶ç›¸å®‰æ— äº‹ï¼ŒDRF program åœ¨è¿™æ ·çš„ HW ä¸Šä¸€å®šæ˜¯åªæœ‰ SC executionï¼Œæ‰€ä»¥å®ƒä¸€å®š DRF
    - æ­¤æ—¶ HW ä¸éœ€è¦é¢å¤–çš„ DRF-SC
- å¦‚æœ HW æ˜¯ weaker-than-SC modelï¼Œé‚£ä¹ˆ DRF program ä»ç„¶å¯èƒ½æœ‰ non-SC execution
- å¦‚æœæˆ‘ç»™ä½¿ç”¨ weaker-than-SC model çš„ HW åŠ ä¸Š DRF-SC è¿™ä¸ª buffï¼Œé‚£ä¹ˆ HW å¯ä»¥ä¿è¯å¯¹ DRF program åªæœ‰ SC execution
- ç®€å•è¯´å°±æ˜¯ï¼š
    - DRF-SC æ˜¯ä½¿ç”¨ weaker-than-SC model çš„ HW å¯¹ DRF program guarantee çš„ä¸€ä¸ª 100% SC çš„ execution æ¨¡å¼
    - DRF-SC ä½¿å¾— DRF program åœ¨ weaker-than-SC çš„ HW ä¸Šåªèƒ½ SC execution

ä½ å¯èƒ½è¦é—®ï¼š"DRF program ä»ç„¶å¯èƒ½æœ‰ non-SC execution" æœ‰ä»€ä¹ˆé—®é¢˜ä¹ˆï¼Ÿå®ƒåˆä¸å½±å“ program çš„æ€§è´¨ï¼Ÿ

çš„ç¡®æ˜¯è¿™æ ·ï¼ŒæŒ‰ç…§ [DRF çš„å®šä¹‰](#22-drf-æ˜¯-program--execution-çš„-property)ï¼ŒDRF program æ˜¯å¯ä»¥æœ‰ non-SC execution çš„ã€‚ä½†æˆ‘ä»¬æå‡º DRF æ˜¯ä¸ºäº† reasoningï¼š

- æƒ³è±¡ä½ åœ¨ debuggingï¼Œä½ å·²ç»åˆ¤æ–­å‡º program æ˜¯ DRF çš„ï¼Œä½† HW å´ä»ç„¶å…è®¸ program å‡ºç° data raceï¼Œé‚£æˆ‘è¿™ä¸ªç¨‹åºå°±æ²¡æ³•å†™äº†
- ä»å¦ä¸€ä¸ªè§’åº¦æ¥è¯´ï¼Œä½ è¦ non-SC çš„ execution ä¹Ÿåšåˆ° data race free ä¼¼ä¹ä¹Ÿå¤ªéš¾äº†ä¸€ç‚¹ï¼Œæˆ‘éƒ½æƒ³è±¡ä¸å‡ºè¦æ€ä¹ˆå¼„

## 2.5 Question: ä½¿ç”¨ Weaker Model + DRF-SC çš„ HWï¼Œä¸ä½¿ç”¨ SC çš„ HW ç›¸æ¯”ï¼Œåœ¨ performance ä¸Šæœ‰ä»€ä¹ˆä¼˜åŠ¿ï¼Ÿ

å°¤å…¶è€ƒè™‘åˆ°ä¸€ä¸ª DRF çš„ programï¼šå®ƒåœ¨ weaker-than-SC ä½†æ˜¯ DRF-SC çš„ HW ä¸Šä¹Ÿæ˜¯ SC æ‰§è¡Œçš„ï¼Œé‚£ä¹ˆè¿™æ ·å’Œ SC model çš„ HW æœ‰ä»€ä¹ˆåˆ†åˆ«ï¼Ÿ

è¿™å±äº optimization çš„é—®é¢˜ï¼Œæœ€æµ…æ˜¾çš„ä¸€ä¸ªä¾‹å­ï¼šTSO çš„ store buffer å°±æ˜¯ä¸€ç§ optimizationã€‚å†è¿›ä¸€æ­¥å‡å¼±åˆ° Relaxed Modelï¼Œoptimization çš„æ–¹ä¾¿ç¨‹åº¦ä¼šæ›´å¤§ (å› ä¸º SC å¤ªä¸¥æ ¼)ã€‚

è€Œä¸”å®é™…åº”ç”¨ä¸­ï¼ŒæŸäº› optimization æ˜¯å¯ä»¥è¿åæˆ‘ä»¬è¿™é‡Œè°ˆåˆ°çš„ definition/principle çš„ï¼Œæ¯”å¦‚ [A Primer on Memory Consistency and Cache Coherence](https://pages.cs.wisc.edu/~markhill/papers/primer2020_2nd_edition.pdf) çš„ _5.1.2 OPPORTUNITIES TO EXPLOIT REORDERING_ ä»‹ç»çš„ "opening the coherence box":

> We previously advocated decoupling consistency and coherence to manage intellectual complexity. Alternatively, relaxed models can provide better performance than strong models by "opening the coherence box." For example, an implementation might allow a subset of cores to load the new value from a store even as the rest of the cores can still load the old value, temporarily breaking coherenceâ€™s single-writerâ€“multiple-reader invariant. This situation can occur, for example, when two thread contexts logically share a per-core write buffer or when two cores share an L1 data cache. However, â€œopening the coherence boxâ€ incurs considerable intellectual and verification complexity, bringing to mind the Greek myth about Pandoraâ€™s box. As we will discuss in _Section 5.6.2_, IBM Power permits the above optimizations.

è¿™ä¸ª optimization çš„æ‰‹æ®µéƒ½å¯ä»¥æ‰“ç ´ coherence çš„çº¦æŸ (å½“ç„¶æ˜¯åœ¨æŸäº›ç‰¹å®šçš„æƒ…å†µä¸‹)ï¼Œæ‰€ä»¥ optimization çš„æ–¹æ³•è®ºä½ å¯ä»¥è®¤ä¸ºæ˜¯éå¸¸ wild çš„ã€‚

ç»¼ä¸Šï¼Œè¿™ä¸ªé—®é¢˜ä½ å¯ä»¥è¿™æ ·æ³›æ³›åœ°ç†è§£ï¼š

1. ç†è®ºæ¨¡å‹æ°¸è¿œæ˜¯ç†è®ºæ¨¡å‹ï¼Œç°å®æ€»ä¼šæœ‰ç‚¹å‡ºå…¥
2. optimization å±äº "ç°å®" é‚£ä¸€ partï¼Œä¸”æ‰‹æ®µå¯èƒ½å¾ˆ wild
3. æ‰€ä»¥ä¸€ä¸ª relaxed model + DRF-SC èƒ½å…è®¸çš„ optimization åº”è¯¥è¦æ¯” SC model èƒ½å…è®¸çš„æ›´å¼ºåŠ›ï¼Œæ‰€ä»¥ performance ä¸Šä¼šæ›´å¥½

## 2.6 DRF0 æ˜¯ä¸€ä¸ª sychronization model (and you probably don't have to study it too much)

å¾ˆå¤šè®ºæ–‡ä¼šè¿½æº¯åˆ° [Weak ordering - a new definition](https://dl.acm.org/doi/abs/10.1145/325096.325100) è¿™ç¯‡ 1990 å¹´çš„è®ºæ–‡ã€‚å®ƒæå‡ºäº† DRF0 as a sychronization model:

**Definition:** A program obeys the synchronization model Data-Race-Free-O (DRFO), if and only if

1. all synchronization operations are recognizable by the hardware and each accesses exactly one memory location, and
2. for any execution on the idealized system (where all memory accesses are executed atomically and in program order), all conflicting accesses are ordered by the happens-before relation correspouding to the execution. 

æˆ‘çš„è§‚ç‚¹è¿˜æ˜¯ "è¯»æ–°ä¸è¯»æ—§"ã€‚

# å‰è¨€ 3ï¼šCoherence ä¸ Consistency çš„åŒºåˆ«ä¸è”ç³»

ä¸æ€ä¹ˆä¸¥è°¨åœ°è¯´ï¼š

- consistency å…³æ³¨çš„æ˜¯ multi-thread/core åœ¨ shared memory ä¸Šçš„ operation ordering
- coherence å…³æ³¨çš„æ˜¯ "å¦‚æœ `core_1` æœ‰ä¸€ä¸ª writeï¼Œæˆ‘æ€ä¹ˆ make this write visible to `core_2`?"
    - å®ƒ (ä» HW ç»“æ„ä¸Šæ¥è®²) ä¸æ¶‰åŠ shared memory
    - ä½ å¯ä»¥ç®€å•ç†è§£æˆ "CPU è¦å¦‚ä½•å®ç°ä¸€ä¸ª `store`?"ï¼Œç»†èŠ‚é—®é¢˜åŒ…æ‹¬ï¼š
        - æˆ‘è¦å¦‚ä½•åˆ·æ–°æ‰€æœ‰ core çš„ cacheï¼Ÿ
        - æˆ‘æ˜¯ç­‰åˆ·æ–°ç»“æŸåæ‰å…è®¸ `store` returnï¼Œè¿˜æ˜¯å…ˆè®© `store` return å†åˆ·æ–°ï¼Ÿ
        - etc.

æŒ‰ [A Primer on Memory Consistency and Cache Coherence](https://pages.cs.wisc.edu/~markhill/papers/primer2020_2nd_edition.pdf) çš„å›¾ç¤ºï¼š

![](https://live.staticflickr.com/65535/54322838522_8f8e924958_w_d.jpg)

- æˆ‘ä»¬è¯´ cache consistency çš„ cache å…¶å®æŒ‡çš„æ˜¯ core å†…éƒ¨çš„ private cacheï¼Œæ¯ä¸ª core éƒ½æœ‰ä¸€ä¸ª
- LLC == Last-Level Cache, which is shared by all cores
    - Despite being on the CPU chip, LLC is logically a "memory-side" cache
    - Cores and LLC communicate with each other over an interconnection network

ä¸€ä¸ªå…·ä½“çš„ coherence æ–¹æ¡ˆæˆ–è€…å®ç°ï¼Œæˆ‘ä»¬å¯ä»¥ç§°ä¸º coherence protocol æˆ–è€… interface (æ¯”å¦‚å›¾ä¸­çš„ `read-request()` è¿™äº›)

æˆ‘ä»¬å¯ä»¥æŠŠ coherence protocol åˆ†æˆä¸¤å¤§ç±»ï¼š

1. **Consistency-Agnostic Coherence**
    - a write is made visible to all other cores before returning (i.e. synchronously propagated)
    - **ç­‰ä»·äº** ä¸€ä¸ª atomic memory system (with no caches)
        - æ„å‘³ç€ core pipeline å¯ä»¥ assume it is interacting with an atomic memory system with no caches present (i.e. an illusion of atomic memory)
2. **Consistency-Directed Coherence**
    - proposed more recently, to support throughput-based GP-GPUs (general-purpose graphics processing units)
    - a write can return before it has been made visible to all processors (i.e. asynchronously propagated)
    - must ensure that the order in which writes are eventually made visible adheres to the ordering rules mandated by the consistency model

æˆ‘ä»¬è¿™é‡Œåªè®¨è®º Consistency-Agnostic Coherence

## 3.1 Define Consistency-Agnostic Coherence from an Implementation Perspective

Consistency-Agnostic Coherence protocal å¿…é¡»è¦æ»¡è¶³ä¸¤ä¸ª invariantsï¼š

1. **Single-Writer, Multiple-Read (SWMR) Invariant**. $\forall$ memory location $a$, at any given time, $\exists$ only a single core that may write to $a$ (and can also read it), or some number of cores that may only read $a$.
2. **Data-Value (DV) Invariant**. Suppose the value of memory location $a$ is $\vert a \vert$. $\vert a \vert$ at the start of an epoch is the same as $\vert a \vert$ at the end of the its last read-write epoch.
    - I.e. once you read a value, you can't go back and read an older value

## 3.2 Define Consistency-Agnostic Coherence from a Programmer's Perspective (i.e. Consistency-like Definition)

å­¦ç•Œæœ‰å¤šç§å®šä¹‰ï¼Œ[A Primer on Memory Consistency and Cache Coherence](https://pages.cs.wisc.edu/~markhill/papers/primer2020_2nd_edition.pdf) å°±åˆ—å‡ºäº† 3 ç§ã€‚

**Definition 1:** A coherent system must appear to execute all threadsâ€™ loads and stores to a single memory location in a total order that respects the program order of each thread.

è¿™ä¸ªå®šä¹‰çš„å¥½å¤„æ˜¯è¯´æ˜äº†ï¼š

- coherence is specified on a per-memory location basis
- whereas consistency is specified w.r.t. to all memory locations

[A Primer on Memory Consistency and Cache Coherence](https://pages.cs.wisc.edu/~markhill/papers/primer2020_2nd_edition.pdf) è¿˜è®²ï¼š

> It is worth noting that any coherence protocol that satisfies the SWMR and DV invariants (combined with a pipeline that does not reorder accesses to any specific location) is also guaranteed to satisfy this consistency-like definition of coherence. (However, the converse is not necessarily true.)

**Definition 2:** Coherence must implement 2 invariants:

1. every write is eventually made visible to all cores
2. writes to the same memory location are serialized (i.e., observed in the same order by all cores).

è¿™ä¸ªå®šä¹‰çš„ç‰¹ç‚¹ï¼š

- Invariant 1 is a _liveness_ invariant (good things must eventually happen)
- Invariant 2 is a _safety_ invariant (bad things must not happen)
- Invariant 2 is equivalent to **Definition 1**

**Definition 3:** Coherence must implement 3 invariants:

1. a `load` to memory location $a$ by a core obtains the value of the previous store to $a$ by that core, unless another core has stored to $a$ in between
2. a `load` $L$ to memory location $a$ obtains the value of a `store` $S$ to $a$ by another core if $S$ and $L$ "are sufficiently separated in time" and if no other `store` occurred between $S$ and $L$
3. `store`s to the same memory location are serialized (same as Invariant 2 in the previous definition)

## 3.3 "Writes are Serialized" è¿™ç±»çš„æè¿°å¾ˆæœ‰å¸®åŠ©

ä»¥ä¸‹ä¸‰ç§è¯´æ³•å…¶å®æ˜¯ä¸€ä¸ªæ„æ€ï¼š

1. Writes are serialized
2. All cores observed (all) the writes in the same order
3. All cores agreed on the order of (all) the writes

å‰é¢æåˆ°çš„ [amon](https://softwareengineering.stackexchange.com/a/422086) è®²çš„ä¾‹å­å¯ä»¥å¸®åŠ©æˆ‘ä»¬ç†è§£ã€‚ä»–è¯´ï¼š

1. Strict Consistency requires that writes take effect in the order they were executed. This would require atomic writes that propagate immediately to all other processes.
2. Sequential Consistency is weaker than Strict Consistency, and it does not require that writes take effect immediately/atomically, but merely that all processes observe writes in the same order, i.e. that they agree on a total order of operations.

å‡è®¾ï¼š

- æˆ‘ä»¬ç”¨ `W(x)a` è¡¨ç¤º "write to memory location `x` with value `a`"
- æˆ‘ä»¬ç”¨ `R(x)a` è¡¨ç¤º "read memory location `x` and get value `a`"
- æœ‰ä»¥ä¸‹ 4 ä¸ª processes/threads
    1. `W(x)a`
    2. `W(x)b`
    3. `R(x)_; R(x)_;`
    4. `R(x)_; R(x)_;`
- åœ¨ $<_p$ (program order) å’Œ $<_m$ (global memory order) çš„åŸºç¡€ä¸Šå†å¢åŠ ä¸€ä¸ª $<_t$ (temporal order)

A Strict Consistent Execution is like:

```txt
   -------------------------------> time
1: W(x)a
2:        W(x)b
3:               R(x)b        R(x)b
4:                     R(x)b  R(x)b
```

æ€»ç»“è¿™ä¸ª Strict Consistent Executionï¼š

- If `W(x)a` $<_t$ `W(x)b` $\Rightarrow$ `W(x)a` $<_m$ `W(x)b` (å› ä¸ºæ˜¯ atomically write and immediately propagate)
- If `W(x)a` $<_m$ `W(x)b` $\Rightarrow$ `thread_3` å’Œ `thread_4` ä¸å¯èƒ½æœ‰ `R(x)b; R(x)a;` è¿™æ ·çš„ç»“æœ
    - å–å†³äº orderingï¼Œ`thread_3` å’Œ `thread_4` å¯èƒ½çš„ç»“æœæœ‰å¾ˆå¤šï¼Œæˆ‘ä»¬è¿™é‡Œä»…é’ˆå¯¹æˆ‘ä»¬çš„ä¾‹å­æ¥è¯´æ˜
    - è¿™ä¹Ÿè¯´æ˜ "observe writes in the same order" çš„è¿™ä¸ª "observe" å¹¶ä¸æ˜¯ "read" çš„æ„æ€ï¼Œæ›´å¥½çš„ç†è§£æ˜¯ï¼š
        - "writes become visible to all cores in the same order"
        - "all cores witness the writes in the same order"

A Sequential Consistent Execution is like:

```txt
   -------------------------------> time
1: W(x)a
2:        W(x)b
3:               R(x)b        R(x)a
4:                     R(x)b  R(x)a
```

æ€»ç»“è¿™ä¸ª Sequential Consistent Executionï¼š

- `W(x)a` $<_t$ `W(x)b` å¹¶ä¸èƒ½ä¿è¯ `W(x)a` $<_m$ `W(x)b` (å¯èƒ½å› ä¸ºä¸æ˜¯ atomically writeï¼Œä¹Ÿå¯èƒ½å› ä¸ºæ²¡æœ‰ immediately propagate) (è€ƒè™‘ TSO çš„ store buffer)
- è¿™é‡Œæˆ‘ä»¬å®é™…æœ‰ `W(x)b` $<_m$ `W(x)a`ï¼Œè€Œä¸” `thread_3` å’Œ `thread_4` å¾—åˆ°çš„ `R(x)b; R(x)a;` ç»“æœæ˜¯ ok çš„
    - æ­¤æ—¶å°±ä¸å¯èƒ½æœ‰ `R(x)a; R(x)b;` çš„ç»“æœ

[amon](https://softwareengineering.stackexchange.com/a/422086) ç”¨è¿™ä¸ªä¾‹å­è§£é‡Šäº† SC model çš„ "as if"ï¼š

> The behaviour of all processes was _as if_ they had been executed in a particular order, although this agreed-upon order was different from the actual temporal order. We don't care about _when_ a write is observed, only about the order between writes.

è¿™ä¸ªä¾‹å­æœ¬è´¨å’Œ [1.2 Litmus Test: Coherence](#12-ä¸è¦ç”¨-memory-ordering-å»æ€»ç»“æ‰€æœ‰çš„ç‰¹æ€§--ä½¿ç”¨-litmus-test-æ›´å‡†ç¡®) çš„ä¾‹å­æ˜¯ä¸€è‡´çš„ï¼š

```txt
Litmus Test: Coherence
Can this program see r1 = 1, r2 = 2, r3 = 2, r4 = 1?
(Can Thread 3 see x = 1 before x = 2 while Thread 4 sees the reverse?)

// Thread 1    // Thread 2    // Thread 3    // Thread 4
x = 1          x = 2          r1 = x         r3 = x
                              r2 = x         r4 = x

On sequentially consistent hardware: no.
On x86 (or other TSO): no.
On ARM/POWER: no.
```

```txt
   -------------------------------> time
1: W(x)1
2:        W(x)2
3:               R(x)?        R(x)?
4:                     R(x)?  R(x)?
```

ä¸ä¸¥è°¨åœ°è®²ï¼š[Coherence can be seen as sequential consistency per memory location](https://stackoverflow.com/a/73569024/11640888)

ä»åŠŸèƒ½ä¸Šè¯´ï¼š

- Consistency model is visible to the programmer; coherence is not directly visible to the programmer
- Consistency model can use coherence protocol as a black box
- It can be seen that process pipeline and coherence protocol jointly enforce consistency model

# 4. LL/SC

LL/SC çš„å…¨ç§°å­˜åœ¨ä¸¤ç§å†™æ³•ï¼š

1. Load-Link/Store-Conditional
2. Load-Linked/Store-Conditional

å°±è›®æ— è¯­çš„ã€‚å®ƒçš„æœ¬æ„å°±æ˜¯ LL ä¸ SC è¿™ä¸¤ä¸ª operations çš„ comboã€‚

**LL/SC å¯ä»¥å®ç°å¯¹å•ä¸ª address çš„ atomic read-modify-write operation**ã€‚å­˜åœ¨å¯¹ multiple addresses çš„ç‰ˆæœ¬ [LLX/SCX](https://dl.acm.org/doi/10.1145/2484239.2484273).

## 4.0 ä¸ºä»€ä¹ˆéœ€è¦ atomic operation?

atomic æ˜¯ä¸€ç§æŠ€æœ¯æ‰‹æ®µï¼Œå‰é¢çš„ Strict Consistency å’Œ Consistency-Agnostic Coherence éƒ½éœ€è¦ atomic operations

## 4.1 Link çš„å«ä¹‰

link è¿™ä¸ªåå­—èµ·å¾—ä¹Ÿæ˜¯è›®å¥‡æ€ªçš„ï¼š

- é¦–å…ˆè¿™é‡Œçš„ link å’Œ linker æ²¡æœ‰å…³ç³»
- link æ˜¯ä¸€ç§ resource markerï¼Œä½†ä¹Ÿæ²¡åˆ° lock çš„ç¨‹åº¦ (too strong)
- link æ›´åƒæ˜¯ to monitor/watch/reserve çš„æ„æ€

æ‰€ä»¥ï¼š

- Load-Link å¯ä»¥ç†è§£æˆï¼šI (as a process/thread) load-and-link a resource
- Load-Linked å¯ä»¥ç†è§£æˆï¼šI (as a process/thread) load a linked resource

## 4.2 Conditional çš„å«ä¹‰

è¿™é‡Œ condition on çš„å…¶å®å°±æ˜¯ linked or not çš„çŠ¶æ€ï¼›Store-Conditional çš„æ„æ€å°±æ˜¯ï¼šI (as a process/thread) store a value, but the operation is conditional (on the link)

è€Œä¸” Store-Conditional æ“ä½œæˆåŠŸåä¼šæ¸…é™¤æ‰ link

## 4.3 Python ä¼ªç ç¤ºæ„

link åœ¨ ARMv8 ä¸­æ˜¯ç”¨ [Exclusive Monitor](https://developer.arm.com/documentation/100934/0100/Exclusive-monitors) å®ç°çš„ï¼š"link äº†ä¸€ä¸ª address" åœ¨ ARMv8 ä¸­å°±ç­‰ä»·äº "æŠŠ address æ”¾å…¥ exclusive monitor"ã€‚

æˆ‘ä»¬å¯ä»¥è€ƒè™‘æœ€ç®€å•çš„ [Local Exclusive Monitor](https://developer.arm.com/documentation/102670/0301/Memory-system/L1-memory-system/L1-data-memory-system/Local-exclusive-monitor) çš„æƒ…å†µï¼š

```python
import threading

# This monitor is local to the CPU processor/core
    # Note that there is also a Global Exclusive Monitor for all CPU processors/cores
processor_local_exclusive_monitor = dict()  # expect <memory_address, list_of_thread_ids> pairs

class Memory:
    def __init__(self, address, value):
        self.address = address
        self.value = value

class Register:
    def __init__(self, name):
        self.name = name
        self.value = None

def load_link(register, memory):
    thread_id = threading.get_native_id()
    processor_local_exclusive_monitor.setdefault(memory.address, []).append(thread_id)  # Make a link

    register.value = memory.value
    return register.value

def store_conditional(register, memory):
    thread_id = threading.get_native_id()

    linked_threads = processor_local_exclusive_monitor.get(memory.address, [])
    # first link, first serve
    if linked_threads and (linked_threads[0] == thread_id):
        memory.value = register.value
        del processor_local_exclusive_monitor[memory.address]  # Clear all links
        return True
    return False

def atomic_increment(register, memory):
    while True:
        load_link(register, memory)

        register.value += 1

        if store_conditional(register, memory):
            return

memory = Memory(address="[x0]", value=100)
register = Register(name="w1")

atomic_increment(register, memory)
```

æ³¨æ„æˆ‘ä»¬è¿™é‡Œæœ‰ç‚¹å€’åå¤©ç½¡ï¼Œä½ è‚¯å®šä¸æ˜¯è¦ç”¨ python å»å®ç° assembly level çš„ LL/SCï¼Œè¿™é‡Œåªæ˜¯ç¤ºæ„ã€‚

## 4.4 ARMv8 Assembly Instructions

ä¸Šè¿° Python ä¼ªä»£ç å°±æ˜¯ä¸‹é¢è¿™æ®µ assembly çš„é€»è¾‘ï¼š

```nasm
// Using regular LDXR/STXR

// This version guarantee atomicity
// This version doesn't guarantee memory ordering

retry:
    ldxr    w1, [x0]      // Load exclusive - read current value
    add     w1, w1, #1    // Increment
    stxr    w2, w1, [x0]  // Store exclusive - try to write back
    cbnz    w2, retry     // If store failed (w2 != 0), retry
    ret
```

- `LDXR`: LoaD eXclusive Register
- `STXR`: STore eXclusive Register
    - `CLREX`: CLeaR EXclusive (monitor)ï¼Œä¼šè¢« `STXR` è‡ªåŠ¨è°ƒç”¨

æ›´å¤šå¯ä»¥å‚è€ƒ [Cliff Fan - ARM64 exclusive Load/Store](https://duetorun.com/blog/20231007/a64-load-store-exclusive/)

## 4.5 è¦ä¼šåŠ¨æ€è°ƒæ•´ atomicity çš„ç²’åº¦

è€ƒè™‘ "increment" è¿™ä¹ˆä¸€ä¸ªæ“ä½œï¼Œä¾‹å¦‚ `i++`ã€‚ä¸€èˆ¬ assembly ä¼šéœ€è¦ 3 æ¡ instructionsï¼š

1. load the value of `i` from memory into a register
1. register value `+1`
1. store the register value to memory

è¿™ç§æƒ…å†µå¾ˆå®¹æ˜“å‡ºç° data raceï¼Œä½†å¦‚æœä½ çš„ "increment" æ“ä½œæ•´ä½“æ˜¯ atomic çš„ï¼Œå°±å¯ä»¥é¿å… data raceã€‚

é™¤äº† LL/SC ä»¥å¤–ï¼Œè¦æ³¨æ„ assembly å¯èƒ½æœ¬èº«å°±æœ‰ atomic çš„ instructionï¼Œæ¯”å¦‚ ARM v8.1 å¯¹æ¯” v8ï¼Œæ–°å¢äº†å¯¹ä¸‹åˆ—è¿ç®—çš„ single instruction:

- addition
- subtraction
- bitwise operations

æ¯”å¦‚ addition å°±æœ‰:

- `STADD x0, [x1]` $\Rightarrow$ atomically add and store as `[x1] <- x0 + [x1]` 
- `STADDL x0, [x1]` $\Rightarrow$ `STADD` with release semantics

## 4.6 Atomicity + Synchronzation

å®é™…åº”ç”¨æ—¶ï¼Œatomic variable/operations å¸¸å¸¸é™„å¸¦ synchronization åŠŸæ•ˆã€‚

Russ Cox åœ¨ [Programming Language Memory Models](https://research.swtch.com/plmm) ä¸­è¯´ï¼š

> As an aside, these atomic variables or atomic operations would more properly be called â€œ**synchronizing atomics**.â€ Itâ€™s true that the operations are atomic in the database sense, allowing simultaneous reads and writes which behave as if run sequentially in some order: what would be a race on ordinary variables is not a race when using atomics. But itâ€™s even more important that the atomics synchronize the rest of the program, providing a way to eliminate races on the non-atomic data. The standard terminology is plain â€œatomicâ€, though, so thatâ€™s what this post uses. Just remember to read â€œatomicâ€ as â€œsynchronizing atomicâ€ unless noted otherwise.

è€Œä¸”ä»–æ€»ç»“ [C++ æœ‰ä¸‰ç§ atomics](https://research.swtch.com/plmm#cpp)ï¼š

1. strong synchronization (â€œsequentially consistentâ€) atomics
2. weak synchronization (â€œacquire/releaseâ€, coherence-only) atomics
3. no synchronization (â€œrelaxedâ€, for hiding races) atomics

æˆ‘ä»¬åˆ°[åé¢ C++ çš„éƒ¨åˆ†å†è¯¦è¿°](#55-c-atomics-ä¸­çš„-lasr)

# 5. LA/SR

Load-Aquire/Store-Release æ˜¯ä¸¤ä¸ª non-standalone barriers

## 5.0 ä¸ºä»€ä¹ˆéœ€è¦ barrier (a.k.a. fence)ï¼Ÿ

ä¸€å¥è¯ï¼šå¸®åŠ© weaker-than-SC model å®ç° DRF-SCã€‚

è€ƒè™‘ä¸€ä¸ª weaker-than-SC modelã€‚é¦–å…ˆå®ƒå¯èƒ½åªæœ‰ coherenceï¼Œé‚£ä¹ˆä»¿ç…§ [2.3.2 SC Consistency Model](#232-sc-consistency-model) çš„å®šä¹‰ï¼Œè¿™ä¸ª model å¯èƒ½åªè¦æ±‚äº†ï¼š

- All cores insert their `load`s and `store`s **to the same address** into the order $<_m$ respecting their $<_p$:
    - If $L(a) <_p L'(a) \Rightarrow L(a) <_m L(a)$ (`#LoadLoad` to same address)
    - If $L(a) <_p S(a) \Rightarrow L(a) <_m S(a)$ (`#LoadStore` to same address) 
    - If $S(a) <_p S'(a) \Rightarrow S(a) <_m S'(a)$ (`#StoreStore` to same address) 
    - If $S(a) <_p L(a) \Rightarrow S(a) <_m L(a)$ (`#StoreLoad` to same address) 

SC model çš„ "regardless of whether they are to the same or different addresses (i.e., $a=b$ or $a \neq b$)" æˆ‘è¿™ä¸ª weaker-than-SC model å®ç°ä¸äº†ï¼Œé‚£é—®é¢˜æ¥äº†ï¼šæˆ‘è¿™ä¹ˆå®ç° DRF-SCï¼Ÿæˆ–è€…è¯´æˆ‘æ€ä¹ˆèƒ½å®ç°ç±»ä¼¼ $L(a) <_p L(b) \Rightarrow L(a) <_m L(b)$ï¼Ÿ

æ€è·¯æ˜¯å¼•å…¥ barrier/fenceï¼Œè‹¥æˆ‘ä»¬èƒ½å®ç°ï¼š

- If $L(a) <_p \operatorname{FENCE} \Rightarrow L(a) <_m \operatorname{FENCE}$ (`#LoadFence`) where $\operatorname{FENCE}$ is a barrier/fence instruction
- If $\operatorname{FENCE} <_p L(b) \Rightarrow \operatorname{FENCE} <_m L(b)$ (`#FenceLoad`)

é‚£æˆ‘ä»¬ç»¼åˆèµ·æ¥å°±æœ‰ $L(a) <_p \operatorname{FENCE} <_p L(b) \Rightarrow L(a) <_m \operatorname{FENCE} <_m L(b)$

[A Primer on Memory Consistency and Cache Coherence](https://pages.cs.wisc.edu/~markhill/papers/primer2020_2nd_edition.pdf) æ˜¯è¿™æ ·å®šä¹‰ä¸€ä¸ª weaker-than-SC model çš„ (just as an example, not a standard):

1. All cores insert their `load`s, `store`s, and `fence`s into the order $<_m$ respecting:
    - If $L(a) <_p \operatorname{FENCE} \Rightarrow L(a) <_m \operatorname{FENCE}$ (`#LoadFence`)
    - If $S(a) <_p \operatorname{FENCE} \Rightarrow S(a) <_m \operatorname{FENCE}$ (`#StoreFence`)
    - If $\operatorname{FENCE} <_p \operatorname{FENCE}' \Rightarrow \operatorname{FENCE} <_m \operatorname{FENCE}'$ (`#FenceFence`)
    - If $\operatorname{FENCE} <_p L(a) \Rightarrow \operatorname{FENCE} <_m L(a)$ (`#FenceLoad`)
    - If $\operatorname{FENCE} <_p S(a) \Rightarrow \operatorname{FENCE} <_m S(a)$ (`#FenceStore`)
2. All cores insert their `load`s and `store`s **to the same address** into the order $<_m$ respecting their $<_p$
    - å‚ä¸Šæ–‡
3. (TSO-style) Every `load` gets its value from the last `store` before it to the same address, i.e. $\vert L(a) \vert = \vert \max_{<} \lbrace S(a) \mid S(a) <_m L(a) \text{ or } S(a) <_p L(a) \rbrace \vert$ where $\max_{<}$ denotes "latest in order"

## 5.1 ä»€ä¹ˆæ˜¯ Release/Acquire?

æ¥è‡ª [Release Consistency (RC)](https://ieeexplore.ieee.org/document/134503)ï¼Œå®ƒçš„ä¸»è¦è§‚ç‚¹æ˜¯ï¼š**(4-way) $\operatorname{FENCE}$ is an overkill**. å¯ä»¥æ”¹ç”¨ä¸¤ä¸ª one-way:

- a synchronization `acquire` needs only a succeeding $\operatorname{FENCE}$
- a synchronization `release` needs only a preceding $\operatorname{FENCE}$

formally æœ‰ RC requires that:

- Speicial ordering between `acquire`/`release` and `load`/`store`
    - If $\operatorname{ACQ} <_p L(a) \Rightarrow \operatorname{ACQ} <_m L(a)$ (`#AcquireLoad`)
    - If $\operatorname{ACQ} <_p S(a) \Rightarrow \operatorname{ACQ} <_m S(a)$ (`#AcquireStore`)
    - If $L(a) <_p \operatorname{REL} \Rightarrow L(a) <_m \operatorname{REL}$ (`#LoadRelease`)
    - If $S(a) <_p \operatorname{REL} \Rightarrow S(a) <_m \operatorname{REL}$ (`#StoreRelease`)
- SC ordering of `acquire`s and `release`s:
    - `#AcquireAcquire`
    - `#AcquireRelease`
    - `#ReleaseAcquire`
    - `#ReleaseRelease`

æ³¨æ„ RC å¹¶æ²¡æœ‰ requires ä¸‹åˆ—ç±»ä¼¼ `#LoadAcquire` çš„ orderingï¼š

- $L(a) <_p \operatorname{ACQ} \not\Rightarrow L(a) <_m \operatorname{ACQ}$
- $S(a) <_p \operatorname{ACQ} \not\Rightarrow S(a) <_m \operatorname{ACQ}$
- $\operatorname{REL} <_p L(a) \not\Rightarrow \operatorname{REL} <_m L(a)$ 
- $\operatorname{REL} <_p S(a) \not\Rightarrow \operatorname{REL} <_m S(a)$ 

## 5.2 ä»€ä¹ˆæ˜¯ non-standard barrier

barrier (instruction) å¯ä»¥åˆ†ä¸¤ç±»ï¼š

1. standalone barrier: æŒ‡ instruction åªæœ‰ barrier çš„ä½œç”¨ï¼Œæ¯”å¦‚ ARMv8 çš„ï¼š
    - `DMB` (Data Memory Barrier)
    - `DSB` (Data Synchronization Barrier)
    - `ISB` (Instruction Synchronization Barrier)
2. non-standalone barrier: æŒ‡ instruction æ˜¯ä¸€ä¸ªç»„åˆæŠ€ï¼Œå®ƒåŒ…æ‹¬äº† barrier çš„åŠŸèƒ½ï¼Œæ¯”å¦‚ ARMv8 çš„ï¼š
    - `LDAR` (Load-Acquire)
    - `STLR` (Store-Release)
    - `LDAXR` (Exclusive Load-Acquire)
    - `STLXR` (Exclusive Store-Release)

## 5.3 Load-Aquire/Store-Release

Load-Aquire/Store-Release æ˜¯ä¸¤ä¸ª non-standalone barriersï¼Œä¸”å®ƒä»¬ä¹Ÿå¸¸å¸¸ä¸€èµ·ä½œä¸ºç»„åˆæŠ€ä½¿ç”¨ã€‚

- Load-Aquire $\operatorname{LA}(a)$ å¯ä»¥ç®€å•ç†è§£æˆä¸€ä¸ª atomic çš„ $\overline{L(a); \, \operatorname{ACQ}};$ operation
- Store-Release $\operatorname{SR}(a)$ å¯ä»¥ç®€å•ç†è§£æˆä¸€ä¸ª atomic çš„ $\overline{\operatorname{REL}; \, S(a);}$ operation

```nasm
    =====================
    |  LOAD   x1, [x0]  |
    |  --- ACQUIRE ---  |  => #AcquireLoad + #AcquireStore
    =====================
```

```nasm
    =====================
    |  --- RELEASE ---  |  => #LoadRelease + #StoreRelease
    |  STORE  x1, [x0]  |
    =====================
```

äºæ˜¯æœ‰ï¼š

- If $\operatorname{LA}(a) <_p L(b) \Rightarrow \operatorname{LA}(a) <_m L(b)$ (ç±»ä¼¼ `#LoadLoad` çš„æ•ˆæœ)
- If $\operatorname{LA}(a) <_p S(b) \Rightarrow \operatorname{LA}(a) <_m S(b)$ (ç±»ä¼¼ `#LoadStore` çš„æ•ˆæœ)
- If $L(a) <_p \operatorname{SR}(b) \Rightarrow L(a) <_m \operatorname{SR}(b)$ (ç±»ä¼¼ `#LoadStore` çš„æ•ˆæœ)
- If $S(a) <_p \operatorname{SR}(b) \Rightarrow S(a) <_m \operatorname{SR}(b)$ (ç±»ä¼¼ `#StoreStore` çš„æ•ˆæœ)

## 5.4 Problem: (çº¯ä½¿ç”¨) Release/Acquire æˆ–è€… LA/SR æ²¡æ³•å®ç° SC

æˆ‘ä»¬åœ¨å¼€å¤´ [5.0 ä¸ºä»€ä¹ˆéœ€è¦ barrier (a.k.a. fence)ï¼Ÿ](#50-ä¸ºä»€ä¹ˆéœ€è¦-barrier-aka-fence) è¯´ barrier (fence) çš„ä½œç”¨æ˜¯ "å¸®åŠ© weaker-than-SC model å®ç° DRF-SC"ï¼Œä½†å¦‚æœåªä½¿ç”¨ Release/Acquire æˆ–è€… LA/SR æ˜¯æ²¡æ³•å®ç° SC çš„ (Release & Acquire æ˜¯å¯ä»¥çš„)

Russ Cox åœ¨ [Programming Language Memory Models - Acquire/release atomics](https://research.swtch.com/plmm#acqrel) ä¸¾äº†ä¸€ä¸ªä¾‹å­ï¼š

```txt
Litmus Test: Store Buffering
Can this program see r1 = 0, r2 = 0?

    // Thread 1           // Thread 2
    x = 1                 y = 1
    r1 = y                r2 = x

On sequentially consistent hardware: no.
On x86 (or other TSO): yes!
On ARM/POWER: yes!
On Java (using volatiles): no.
On C++11 (sequentially consistent atomics): no.
On C++11 (acquire/release atomics): yes!
```

å¦‚æœè¿™é‡Œæˆ‘ä»¬åªæœ‰ LA/SR å¯ä»¥ç”¨ï¼Œé‚£ä¹ˆè¿™ä¸ª Litmus Test çš„ä»£ç å°±æ˜¯ï¼š

```cpp
    // Thread 1           // Thread 2
    x.store(1, REL)       y.store(1, REL)
    r1 = y.load(ACQ)      r2 = x.load(ACQ)
```

å¯ä»¥æ›´ç›´ç™½åœ°ç¤ºæ„ä¸ºï¼š

```cpp
    // Thread 1           // Thread 2
    ----- REL -----       ----- REL -----
    x.store(1)            y.store(1)
    r1 = y.load()         r2 = x.load()
    ----- ACQ -----       ----- ACQ -----
```

è¿™é‡Œçš„ problem åœ¨äºï¼š

- `thread_1` çš„ `x.store(1)` å’Œ `y.load()` å¯ä»¥æœ‰ reordering
- `thread_2` çš„ `y.store(1)` å’Œ `x.load()` å¯ä»¥æœ‰ reordering
- é™¤éä½ è¿™é‡Œ `----- REL -----` å’Œ `----- ACQ -----` å›´èµ·æ¥çš„éƒ¨åˆ†åªæœ‰ "é’ˆå¯¹ same memory location çš„è¯»å†™"ï¼Œæ¢è¨€ä¹‹ï¼Œ**è¿™é‡Œåªæœ‰ coherence èƒ½ä¿è¯å¯¹ same memory location çš„ SC**

Russ Cox åœ¨ [Programming Language Memory Models - Acquire/release atomics](https://research.swtch.com/plmm#acqrel) æ˜¯è¿™æ ·æ€»ç»“çš„ï¼š

> Recall that the sequentially consistent atomics required the behavior of all the atomics in the program to be consistent with some global interleavingâ€”a total orderâ€”of the execution. Acquire/release atomics do not. They only require a sequentially consistent interleaving of the operations on a single memory location. That is, they only require coherence. The result is that a program using acquire/release atomics with more than one memory location may observe executions that cannot be explained by a sequentially consistent interleaving of all the acquire/release atomics in the program, arguably a violation of DRF-SC!

æ³¨æ„ä»–è¿™é‡Œè¯´çš„ "Acquire/release atomics" æŒ‡çš„æ˜¯ LA/SRï¼Œä½†ä½ ä¸Šå‡åˆ° general çš„ Release/Acquire ä¹Ÿæ˜¯ä¸€æ ·çš„ï¼Œéƒ½æ— æ³•ä¿è¯ fully SCï¼Œåªæœ‰ coherence å¸¦æ¥çš„ same memory location çš„ SCã€‚å› ä¸ºä½ è¿™é‡Œéœ€è¦ä¸€ä¸ª `#StoreLoad` æ¥ä¿è¯ `x.store(1)` å’Œ `y.load()`ã€ä»¥åŠ `y.store(1)` å’Œ `x.load()` çš„ orderï¼Œä½† Release/Acquire å¾ˆå°´å°¬åœ°æ°å¥½æ²¡æœ‰ `#StoreLoad`:

![](https://live.staticflickr.com/65535/54286084836_19d57c687d_o_d.png)

(å›¾ç‰‡æ¥æºï¼š[Acquire and Release Semantics](https://preshing.com/20120913/acquire-and-release-semantics/))

æˆ‘è§‰å¾—æˆ‘ä»¬è¿™é‡Œéœ€è¦ç†è§£ï¼š[Release Consistency (RC)](https://ieeexplore.ieee.org/document/134503) æ¯•ç«Ÿæ˜¯ 1990 å¹´çš„ä½œå“ï¼Œç†è®ºè¿˜åœ¨å‘å±•ä¸­ã€‚

## 5.5 C++ Atomics ä¸­çš„ LA/SR

åŸºæœ¬çš„ `load`/`store` å¯ä»¥è¿™æ ·å†™ï¼š

```cpp
#include <atomic>

std::atomic<int> x{0};
std::atomic<int> y{0};

y = atomic_load(&x);
    // EQUIVALENT TO
y = x.load();

atomic_store(&x, 1);
    // EQUIVALENT TO
x.store(1);
```

ä¹Ÿå¯ä»¥æŒ‡å®šä½ çš„ consistency modelã€‚C++ çš„ `<atomic>` æœ‰å®šä¹‰ï¼š

```cpp
enum memory_order
{
    memory_order_relaxed,
    memory_order_consume,
    memory_order_acquire,
    memory_order_release,
    memory_order_acq_rel,
    memory_order_seq_cst
};
```

æ‰€ä»¥å¯ä»¥æœ‰ï¼š

```cpp
#include <atomic>

std::atomic<int> x{0};
std::atomic<int> y{0};

/* Load-Acquire */
y = atomic_load_explicit(&x, std::memory_order_acquire);
    // EQUIVALENT TO
y = x.load(std::memory_order_acquire);

/* Store-Release */
atomic_store_explicit(&x, 1, std::memory_order_release);
    // EQUIVALENT TO
x.store(1, std::memory_order_release);
```
