// Seed: 47066438
module module_0 (
    output uwire id_0,
    output tri   id_1
);
  logic id_3;
  always @* force id_0 = id_3;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    output supply1 id_2,
    input supply0 id_3,
    input uwire id_4,
    input supply0 id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd66
) (
    output wand id_0,
    input  wand _id_1,
    output tri0 id_2,
    output wire id_3,
    output wor  id_4
);
  wire [id_1 : 1] id_6;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_3 = id_6;
  logic id_8;
endmodule
