\select@language {portuges}
\contentsline {chapter}{\numberline {1}Introdu\IeC {\c c}\IeC {\~a}o}{1}{chapter.1}
\contentsline {section}{\numberline {1.1}Enquadramento Geral}{1}{section.1.1}
\contentsline {section}{\numberline {1.2}Motiva\IeC {\c c}\IeC {\~a}o}{2}{section.1.2}
\contentsline {section}{\numberline {1.3}Descri\IeC {\c c}\IeC {\~a}o do Problema e Objetivos}{4}{section.1.3}
\contentsline {section}{\numberline {1.4}Estrutura da Disserta\IeC {\c c}\IeC {\~a}o}{6}{section.1.4}
\contentsline {chapter}{\numberline {2}Revis\IeC {\~a}o Bibliogr\IeC {\'a}fica}{9}{chapter.2}
\contentsline {section}{\numberline {2.1}Interfaces de transmiss\IeC {\~a}o de video/audio}{9}{section.2.1}
\contentsline {section}{\numberline {2.2}HDMI (\textit {High Definition Multimedia Interface})}{10}{section.2.2}
\contentsline {subsection}{\numberline {2.2.1}DDC - \textit {Display Data Channel} }{10}{subsection.2.2.1}
\contentsline {subsection}{\numberline {2.2.2}TMDS - \textit {Transition-Minimized Differential Signaling} }{10}{subsection.2.2.2}
\contentsline {subsection}{\numberline {2.2.3}CEC - \textit {Consumer Electronics Control} }{11}{subsection.2.2.3}
\contentsline {subsection}{\numberline {2.2.4}ARC - \textit {Audio Return Channel} }{11}{subsection.2.2.4}
\contentsline {subsection}{\numberline {2.2.5}HEC - \textit {HDMI Ethernet Channel} }{11}{subsection.2.2.5}
\contentsline {section}{\numberline {2.3}Transmiss\IeC {\~a}o de dados HDMI}{11}{section.2.3}
\contentsline {subsection}{\numberline {2.3.1}Conex\IeC {\~a}o \IeC {\`a} FPGA XILINX VC7203 Virtex-7}{12}{subsection.2.3.1}
\contentsline {subsection}{\numberline {2.3.2}Recetor}{13}{subsection.2.3.2}
\contentsline {subsubsection}{\numberline {2.3.2.1}Rece\IeC {\c c}\IeC {\~a}o do Sinal HDMI (ADV7612 para a FPGA localizada na placa)}{14}{subsubsection.2.3.2.1}
\contentsline {subsubsection}{\numberline {2.3.2.2}Interface com o conector FMC (da FPGA localizada na placa para o conector FMC)}{14}{subsubsection.2.3.2.2}
\contentsline {subsection}{\numberline {2.3.3}Transmissor}{15}{subsection.2.3.3}
\contentsline {subsubsection}{\numberline {2.3.3.1}Interface com o conector FMC (do conector FMC para a FPGA localizada na placa)}{15}{subsubsection.2.3.3.1}
\contentsline {subsubsection}{\numberline {2.3.3.2}Transmissor HDMI (da FPGA localizada na placa para ADV7511)}{16}{subsubsection.2.3.3.2}
\contentsline {section}{\numberline {2.4}Conex\IeC {\~a}o de alta velocidade em s\IeC {\'e}rie}{17}{section.2.4}
\contentsline {subsection}{\numberline {2.4.1}Comunica\IeC {\c c}\IeC {\~o}es em paralelo VS comunica\IeC {\~o}es em s\IeC {\'e}rie}{17}{subsection.2.4.1}
\contentsline {subsection}{\numberline {2.4.2}Considera\IeC {\c c}\IeC {\~o}es sobre arquiteturas de transmiss\IeC {\~a}o de dados em s\IeC {\'e}rie}{19}{subsection.2.4.2}
\contentsline {section}{\numberline {2.5}Sa\IeC {\'\i }das em s\IeC {\'e}rie de alta velocidade da FPGA VC7203}{30}{section.2.5}
\contentsline {section}{\numberline {2.6}Sincroniza\IeC {\c c}\IeC {\~a}o entre diferentes dominios de rel\IeC {\'o}gio}{30}{section.2.6}
\contentsline {chapter}{\numberline {3}HDMI}{31}{chapter.3}
\contentsline {section}{\numberline {3.1}\textit {Hardware} utilizado}{31}{section.3.1}
\contentsline {subsection}{\numberline {3.1.1}Configura\IeC {\c c}\IeC {\~o}es da FPGA}{33}{subsection.3.1.1}
\contentsline {subsubsection}{\numberline {3.1.1.1}Configura\IeC {\c c}\IeC {\~a}o por \textit {default}}{33}{subsubsection.3.1.1.1}
\contentsline {subsubsection}{\numberline {3.1.1.2}Suporte de um canal de imagem e \IeC {\'a}udio}{34}{subsubsection.3.1.1.2}
\contentsline {subsubsection}{\numberline {3.1.1.3}Suporte de dois canais de imagem melhorado}{36}{subsubsection.3.1.1.3}
\contentsline {subsection}{\numberline {3.1.2}Configura\IeC {\c c}\IeC {\~a}o dos interruptores}{36}{subsection.3.1.2}
\contentsline {subsubsection}{\numberline {3.1.2.1}Configura\IeC {\c c}\IeC {\~a}o por \textit {default}}{37}{subsubsection.3.1.2.1}
\contentsline {subsubsection}{\numberline {3.1.2.2}Suporte de um canal de imagem e \IeC {\'a}udio}{38}{subsubsection.3.1.2.2}
\contentsline {subsubsection}{\numberline {3.1.2.3}Suporte de dois canais de imagem melhorado}{38}{subsubsection.3.1.2.3}
\contentsline {section}{\numberline {3.2}Arquiteturas Desenvolvidas}{39}{section.3.2}
\contentsline {subsection}{\numberline {3.2.1}Transmiss\IeC {\~a}o de uma imagem gerada na FPGA}{40}{subsection.3.2.1}
\contentsline {subsection}{\numberline {3.2.2}Transmiss\IeC {\~a}o de imagem entre dispositivos HDMI}{46}{subsection.3.2.2}
\contentsline {subsection}{\numberline {3.2.3}Transmiss\IeC {\~a}o de imagem e som entre dispositivos HDMI}{48}{subsection.3.2.3}
\contentsline {chapter}{\numberline {4}Transmiss\IeC {\~a}o dos dados em s\IeC {\'e}rie}{53}{chapter.4}
\contentsline {chapter}{\numberline {5}Conclus\IeC {\~o}es e Trabalho Futuro}{55}{chapter.5}
\contentsline {chapter}{\numberline {A}Descri\IeC {\c c}\IeC {\~a}o dos pinos das placas HDMI}{57}{appendix.A}
\contentsline {section}{\numberline {A.1}Configura\IeC {\c c}\IeC {\~a}o por \textit {default}}{57}{section.A.1}
\contentsline {section}{\numberline {A.2}Suporte de um canal de imagem e \IeC {\'a}udio}{58}{section.A.2}
\contentsline {section}{\numberline {A.3}Suporte de dois canais de imagem melhorado}{59}{section.A.3}
\contentsline {chapter}{\numberline {B}Localiza\IeC {\c c}\IeC {\~o}es das portas provenientes de TB-HDMI}{63}{appendix.B}
\contentsline {section}{\numberline {B.1}Transmiss\IeC {\~a}o de uma imagem gerada na FPGA}{63}{section.B.1}
\contentsline {section}{\numberline {B.2}Transmiss\IeC {\~a}o de uma imagem entre dispositivos HDMI}{64}{section.B.2}
\contentsline {section}{\numberline {B.3}Transmiss\IeC {\~a}o de imagem e som entre dispositivos HDMI}{66}{section.B.3}
\contentsline {chapter}{\numberline {C}Ficheiros de restri\IeC {\c c}\IeC {\~o}es}{71}{appendix.C}
\contentsline {section}{\numberline {C.1}Transmiss\IeC {\~a}o de uma imagem gerada na FPGA}{71}{section.C.1}
\contentsline {section}{\numberline {C.2}Restri\IeC {\c c}\IeC {\~o}es F\IeC {\'\i }sicas}{71}{section.C.2}
\contentsline {subsubsection}{\numberline {C.2.0.1}Restri\IeC {\c c}\IeC {\~o}es Temporais}{73}{subsubsection.C.2.0.1}
\contentsline {subsection}{\numberline {C.2.1}Transmiss\IeC {\~a}o de imagem entre dispositivos HDMI}{73}{subsection.C.2.1}
\contentsline {subsubsection}{\numberline {C.2.1.1}Restri\IeC {\c c}\IeC {\~o}es F\IeC {\'\i }sicas}{73}{subsubsection.C.2.1.1}
\contentsline {subsubsection}{\numberline {C.2.1.2}Restri\IeC {\c c}\IeC {\~o}es Temporais}{77}{subsubsection.C.2.1.2}
\contentsline {section}{\numberline {C.3}Transmiss\IeC {\~a}o de imagem e som entre dispositivos HDMI}{77}{section.C.3}
\contentsline {subsubsection}{\numberline {C.3.0.1}Restri\IeC {\c c}\IeC {\~o}es F\IeC {\'\i }sicas}{77}{subsubsection.C.3.0.1}
\contentsline {subsection}{\numberline {C.3.1}Restri\IeC {\c c}\IeC {\~o}es Temporais}{82}{subsection.C.3.1}
