# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../src/flipflop.vhd" \
"../../../../../tb/flipflop_tb.vhd" \

# Do not sort compile order
nosort
