--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Core_MemCont_VGA.twx Core_MemCont_VGA.ncd -o
Core_MemCont_VGA.twr Core_MemCont_VGA.pcf -ucf Core_MemCont_VGA.ucf

Design file:              Core_MemCont_VGA.ncd
Physical constraint file: Core_MemCont_VGA.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ExternalClk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
JA<4>       |    2.001(R)|      SLOW  |   -0.228(R)|      SLOW  |clk               |   0.000|
JA<5>       |    2.113(R)|      SLOW  |   -0.231(R)|      SLOW  |clk               |   0.000|
JA<6>       |    2.096(R)|      SLOW  |   -0.315(R)|      SLOW  |clk               |   0.000|
JC<4>       |    1.762(R)|      SLOW  |   -0.404(R)|      SLOW  |clk               |   0.000|
JC<5>       |    2.250(R)|      SLOW  |   -0.401(R)|      SLOW  |clk               |   0.000|
JC<6>       |    2.952(R)|      SLOW  |   -1.330(R)|      FAST  |clk               |   0.000|
JD<4>       |    2.432(R)|      SLOW  |   -0.286(R)|      SLOW  |clk               |   0.000|
JD<5>       |    2.134(R)|      SLOW  |   -0.070(R)|      SLOW  |clk               |   0.000|
JD<6>       |    2.474(R)|      SLOW  |   -1.086(R)|      SLOW  |clk               |   0.000|
rstBtn      |    8.782(R)|      SLOW  |   -2.532(R)|      FAST  |clk               |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock ExternalClk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN0         |         7.344(R)|      SLOW  |         3.760(R)|      FAST  |clk               |   0.000|
AN1         |         7.568(R)|      SLOW  |         3.856(R)|      FAST  |clk               |   0.000|
AN2         |         7.259(R)|      SLOW  |         3.700(R)|      FAST  |clk               |   0.000|
AN3         |         7.857(R)|      SLOW  |         4.185(R)|      FAST  |clk               |   0.000|
CA          |         8.867(R)|      SLOW  |         4.483(R)|      FAST  |clk               |   0.000|
CB          |         8.617(R)|      SLOW  |         4.301(R)|      FAST  |clk               |   0.000|
CC          |         9.005(R)|      SLOW  |         4.434(R)|      FAST  |clk               |   0.000|
CD          |         9.055(R)|      SLOW  |         4.599(R)|      FAST  |clk               |   0.000|
CE          |         9.066(R)|      SLOW  |         4.694(R)|      FAST  |clk               |   0.000|
CF          |         9.053(R)|      SLOW  |         4.470(R)|      FAST  |clk               |   0.000|
CG          |         9.149(R)|      SLOW  |         4.748(R)|      FAST  |clk               |   0.000|
ColorOut<0> |         9.024(R)|      SLOW  |         4.948(R)|      FAST  |clk               |   0.000|
ColorOut<1> |         8.588(R)|      SLOW  |         4.634(R)|      FAST  |clk               |   0.000|
ColorOut<2> |         8.559(R)|      SLOW  |         4.624(R)|      FAST  |clk               |   0.000|
ColorOut<3> |         8.987(R)|      SLOW  |         4.892(R)|      FAST  |clk               |   0.000|
ColorOut<4> |         8.768(R)|      SLOW  |         4.758(R)|      FAST  |clk               |   0.000|
ColorOut<5> |         8.827(R)|      SLOW  |         4.778(R)|      FAST  |clk               |   0.000|
ColorOut<6> |         8.829(R)|      SLOW  |         4.845(R)|      FAST  |clk               |   0.000|
ColorOut<7> |         8.317(R)|      SLOW  |         4.488(R)|      FAST  |clk               |   0.000|
Hsync       |         7.924(R)|      SLOW  |         4.217(R)|      FAST  |clk               |   0.000|
Vsync       |         7.562(R)|      SLOW  |         3.981(R)|      FAST  |clk               |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock ExternalClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ExternalClk    |   14.848|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 22 17:12:13 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 266 MB



