{
    "pips": {},
    "sites": [],
    "tile_type": "INT_INTF_R_PCIE4_TERM_T",
    "wires": {
        "CLOCK_DR_FT0": null,
        "RESET_TAP_B_FT0": null,
        "SHIFT_DR_FT0": null
    }
}
