module adder_tree2 #(
  parameter DATA_WIDTH = 16,
  parameter NUM_INPUTS = 128  // 2 çš„å¹‚
) (
  input  wire                             clk,
  input  wire                             rst_n,
  input  wire [NUM_INPUTS*DATA_WIDTH-1:0] data,    // 128Ã—16bï¼ˆæœ‰ç¬¦å·ï¼?
  output reg  [                     31:0] sum_out  // æµæ°´çº¿è¾“å‡?
);

  // æ‹†åˆ† & æ‰©å±•ä¸? 32 ä½?
  wire signed [24:0] d[0:NUM_INPUTS-1];
  wire signed [31:0] e[0:NUM_INPUTS-1];
  genvar i;
  generate
    for (i = 0; i < NUM_INPUTS; i = i + 1) begin : G_SPLIT_EXT
      assign d[i] = data[i*DATA_WIDTH+:DATA_WIDTH];
      assign e[i] = {{7{d[i][24]}}, d[i]};
    end
  endgenerate

  // å®šä¹‰åŠ æ³•æ ‘çš„å„å±‚å¤§å°
  localparam S1 = NUM_INPUTS / 2;  // 64
  localparam S2 = NUM_INPUTS / 4;  // 32
  localparam S3 = NUM_INPUTS / 8;  // 16
  localparam S4 = NUM_INPUTS / 16;  // 8
  localparam S5 = NUM_INPUTS / 32;  // 4
  localparam S6 = NUM_INPUTS / 64;  // 2

  // å£°æ˜å„å±‚ä¿¡å·ï¼ˆs2å’Œs5ä¸ºå¯„å­˜å™¨ï¼?
  wire signed [31:0] s1 [0:S1-1];
  reg signed  [31:0] s2 [0:S2-1];
  wire signed [31:0] s3 [0:S3-1];
  wire signed [31:0] s4 [0:S4-1];
  reg signed  [31:0] s5 [0:S5-1];
  wire signed [31:0] s6 [0:S6-1];
  wire signed [31:0] s7;

  // ç¬¬ä¸€çº§åŠ æ³•ï¼š128â†?64ï¼ˆç»„åˆé?»è¾‘ï¼?
  genvar j;
  generate
    for (j = 0; j < S1; j = j + 1) begin
      assign s1[j] = e[2*j] + e[2*j+1];
    end
  endgenerate

  // s2å¯„å­˜å™¨ï¼ˆ32ä¸?32ä½å¯„å­˜å™¨ï¼?- ç¬¬ä¸€å±‚æµæ°´çº¿
  integer k;
  always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
      for (k = 0; k < S2; k = k + 1) s2[k] <= 0;
    end else begin
      for (k = 0; k < S2; k = k + 1) s2[k] <= s1[2*k] + s1[2*k+1];
    end
  end

  // ç¬¬ä¸‰çº§åŠ æ³•ï¼š32â†?16ï¼ˆç»„åˆé?»è¾‘ï¼?
  generate
    for (j = 0; j < S3; j = j + 1) begin
      assign s3[j] = s2[2*j] + s2[2*j+1];
    end
  endgenerate

  // ç¬¬å››çº§åŠ æ³•ï¼š16â†?8ï¼ˆç»„åˆé?»è¾‘ï¼?
  generate
    for (j = 0; j < S4; j = j + 1) begin
      assign s4[j] = s3[2*j] + s3[2*j+1];
    end
  endgenerate

  // s5å¯„å­˜å™¨ï¼ˆ4ä¸?32ä½å¯„å­˜å™¨ï¼?- ç¬¬äºŒå±‚æµæ°´çº¿
  integer m;
  always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
      for (m = 0; m < S5; m = m + 1) s5[m] <= 0;
    end else begin
      for (m = 0; m < S5; m = m + 1) s5[m] <= s4[2*m] + s4[2*m+1];
    end
  end

  // ç¬¬å…­çº§åŠ æ³•ï¼š4â†?2ï¼ˆç»„åˆé?»è¾‘ï¼?
  generate
    for (j = 0; j < S6; j = j + 1) begin
      assign s6[j] = s5[2*j] + s5[2*j+1];
    end
  endgenerate

  // ç¬¬ä¸ƒçº§åŠ æ³•ï¼š2â†?1ï¼ˆç»„åˆé?»è¾‘ï¼?
  assign s7 = s6[0] + s6[1];

  // è¾“å‡ºå¯„å­˜å™? - ç¬¬ä¸‰å±‚æµæ°´çº¿
  always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
      sum_out <= 0;
    end else begin
      sum_out <= s7;
    end
  end

endmodule
