

================================================================
== Vitis HLS Report for 'FFT_stage_2'
================================================================
* Date:           Sun Apr 28 11:18:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        32pt_fft
* Solution:       L2_pipe (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.154 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FFT_loop1_FFT_loop2  |       19|       19|         5|          1|          1|    16|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    175|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     46|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     261|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|     261|    357|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_10s_24_1_1_U15  |mul_16s_10s_24_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_10s_24_1_1_U16  |mul_16s_10s_24_1_1  |        0|   1|  0|   6|    0|
    |mux_4_2_10_1_1_U13      |mux_4_2_10_1_1      |        0|   0|  0|  17|    0|
    |mux_4_2_9_1_1_U14       |mux_4_2_9_1_1       |        0|   0|  0|  17|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   2|  0|  46|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_16s_9s_24s_24_4_1_U18  |mac_muladd_16s_9s_24s_24_4_1  |  i0 + i1 * i2|
    |mac_mulsub_16s_9s_24s_24_4_1_U17  |mac_mulsub_16s_9s_24s_24_4_1  |  i0 - i1 * i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln22_2_fu_230_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln22_fu_204_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln23_fu_272_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln27_fu_260_p2       |         +|   0|  0|  13|           5|           3|
    |s3_M_imag_d1             |         +|   0|  0|  23|          16|          16|
    |s3_M_real_d1             |         +|   0|  0|  23|          16|          16|
    |s3_M_imag_d0             |         -|   0|  0|  23|          16|          16|
    |s3_M_real_d0             |         -|   0|  0|  23|          16|          16|
    |icmp_ln22_fu_198_p2      |      icmp|   0|  0|  14|           5|           6|
    |icmp_ln23_fu_216_p2      |      icmp|   0|  0|  13|           3|           4|
    |select_ln22_2_fu_236_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln22_fu_222_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 175|          91|          86|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_block_num_load       |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load               |   9|          2|    3|          6|
    |block_num_fu_72                       |   9|          2|    3|          6|
    |indvar_flatten_fu_76                  |   9|          2|    5|         10|
    |j_fu_68                               |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   24|         48|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln_reg_445                     |   5|   0|    5|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |block_num_fu_72                    |   3|   0|    3|          0|
    |indvar_flatten_fu_76               |   5|   0|    5|          0|
    |j_fu_68                            |   3|   0|    3|          0|
    |mul_ln389_8_reg_487                |  24|   0|   24|          0|
    |mul_ln389_8_reg_487_pp0_iter2_reg  |  24|   0|   24|          0|
    |mul_ln389_reg_482                  |  24|   0|   24|          0|
    |mul_ln389_reg_482_pp0_iter2_reg    |  24|   0|   24|          0|
    |trunc_ln25_reg_439                 |   2|   0|    2|          0|
    |zext_ln26_reg_492                  |   5|   0|   64|         59|
    |zext_ln27_reg_450                  |   5|   0|   64|         59|
    |add_ln_reg_445                     |  64|  32|    5|          0|
    |zext_ln27_reg_450                  |  64|  32|   64|         59|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 261|  64|  320|        177|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|   FFT_stage.2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|   FFT_stage.2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|   FFT_stage.2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|   FFT_stage.2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|   FFT_stage.2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|   FFT_stage.2|  return value|
|s2_M_real_address0  |  out|    5|   ap_memory|     s2_M_real|         array|
|s2_M_real_ce0       |  out|    1|   ap_memory|     s2_M_real|         array|
|s2_M_real_q0        |   in|   16|   ap_memory|     s2_M_real|         array|
|s2_M_real_address1  |  out|    5|   ap_memory|     s2_M_real|         array|
|s2_M_real_ce1       |  out|    1|   ap_memory|     s2_M_real|         array|
|s2_M_real_q1        |   in|   16|   ap_memory|     s2_M_real|         array|
|s2_M_imag_address0  |  out|    5|   ap_memory|     s2_M_imag|         array|
|s2_M_imag_ce0       |  out|    1|   ap_memory|     s2_M_imag|         array|
|s2_M_imag_q0        |   in|   16|   ap_memory|     s2_M_imag|         array|
|s2_M_imag_address1  |  out|    5|   ap_memory|     s2_M_imag|         array|
|s2_M_imag_ce1       |  out|    1|   ap_memory|     s2_M_imag|         array|
|s2_M_imag_q1        |   in|   16|   ap_memory|     s2_M_imag|         array|
|s3_M_real_address0  |  out|    5|   ap_memory|     s3_M_real|         array|
|s3_M_real_ce0       |  out|    1|   ap_memory|     s3_M_real|         array|
|s3_M_real_we0       |  out|    1|   ap_memory|     s3_M_real|         array|
|s3_M_real_d0        |  out|   16|   ap_memory|     s3_M_real|         array|
|s3_M_real_address1  |  out|    5|   ap_memory|     s3_M_real|         array|
|s3_M_real_ce1       |  out|    1|   ap_memory|     s3_M_real|         array|
|s3_M_real_we1       |  out|    1|   ap_memory|     s3_M_real|         array|
|s3_M_real_d1        |  out|   16|   ap_memory|     s3_M_real|         array|
|s3_M_imag_address0  |  out|    5|   ap_memory|     s3_M_imag|         array|
|s3_M_imag_ce0       |  out|    1|   ap_memory|     s3_M_imag|         array|
|s3_M_imag_we0       |  out|    1|   ap_memory|     s3_M_imag|         array|
|s3_M_imag_d0        |  out|   16|   ap_memory|     s3_M_imag|         array|
|s3_M_imag_address1  |  out|    5|   ap_memory|     s3_M_imag|         array|
|s3_M_imag_ce1       |  out|    1|   ap_memory|     s3_M_imag|         array|
|s3_M_imag_we1       |  out|    1|   ap_memory|     s3_M_imag|         array|
|s3_M_imag_d1        |  out|   16|   ap_memory|     s3_M_imag|         array|
+--------------------+-----+-----+------------+--------------+--------------+

