acom -reorder -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Error: COMP96_0019: task1.vhd : (35, 2): Keyword 'end' expected.
# Error: COMP96_0016: task1.vhd : (35, 9): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Error: COMP96_0019: task1.vhd : (35, 2): Keyword 'end' expected.
# Error: COMP96_0016: task1.vhd : (35, 9): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Error: COMP96_0393: task1.vhd : (37, 25): Cannot read output : "b3".
# Error: COMP96_0393: task1.vhd : (37, 29): Cannot read output : "b2".
# Error: COMP96_0393: task1.vhd : (37, 33): Cannot read output : "b1".
# Error: COMP96_0393: task1.vhd : (37, 37): Cannot read output : "b0".
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Error: COMP96_0019: task1.vhd : (35, 1): Keyword 'begin' expected.
# Error: COMP96_0016: task1.vhd : (35, 3): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Error: COMP96_0393: task1.vhd : (37, 25): Cannot read output : "b3".
# Error: COMP96_0393: task1.vhd : (37, 29): Cannot read output : "b2".
# Error: COMP96_0393: task1.vhd : (37, 33): Cannot read output : "b1".
# Error: COMP96_0393: task1.vhd : (37, 37): Cannot read output : "b0".
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Error: COMP96_0015: task1.vhd : (37, 4): ';' expected.
# Error: COMP96_0019: task1.vhd : (37, 4): Keyword 'end' expected.
# Error: COMP96_0016: task1.vhd : (37, 7): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Error: COMP96_0019: task1.vhd : (35, 1): Keyword 'begin' expected.
# Error: COMP96_0016: task1.vhd : (35, 3): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Error: COMP96_0015: task1.vhd : (37, 4): ';' expected.
# Error: COMP96_0019: task1.vhd : (37, 4): Keyword 'end' expected.
# Error: COMP96_0016: task1.vhd : (37, 7): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Error: COMP96_0131: task1.vhd : (37, 23): Illegal operand for type conversion.
# Error: COMP96_0393: task1.vhd : (37, 36): Cannot read output : "b0".
# Error: COMP96_0149: task1.vhd : (37, 36): Explicit type conversions are allowed between closely related types only.
# Warning: COMP96_0367: task1.vhd : (37, 7): Improper array length (1). Expected length is 4.
# Compile failure 3 Errors 1 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Error: COMP96_0393: task1.vhd : (37, 25): Cannot read output : "b3".
# Error: COMP96_0393: task1.vhd : (37, 29): Cannot read output : "b2".
# Error: COMP96_0393: task1.vhd : (37, 33): Cannot read output : "b1".
# Error: COMP96_0393: task1.vhd : (37, 37): Cannot read output : "b0".
# Compile failure 4 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Error: COMP96_0028: task1.vhd : (37, 19): Identifier or keyword expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Error: COMP96_0047: task1.vhd : (37, 2): Concurrent statement or ':' expected.
# Error: COMP96_0363: task1.vhd : (37, 2): Component instantiation statement must have a label.
# Error: COMP96_0015: task1.vhd : (37, 18): ';' expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Error: COMP96_0047: task1.vhd : (37, 2): Concurrent statement or ':' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Error: COMP96_0019: task1.vhd : (35, 1): Keyword 'begin' expected.
# Error: COMP96_0016: task1.vhd : (35, 3): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Error: COMP96_0028: task1.vhd : (54, 19): Identifier or keyword expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Error: COMP96_0028: task1.vhd : (54, 19): Identifier or keyword expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd $dsn/src/gray_bin_selfcheck_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# Error: COMP96_0078: gray_bin_selfcheck_TB.vhd : (37, 32): Unknown identifier "to_string".
# Error: COMP96_0133: gray_bin_selfcheck_TB.vhd : (37, 32): Cannot find object declaration.
# Error: COMP96_0289: gray_bin_selfcheck_TB.vhd : (37, 32): Prefix of index must be an array.
# Error: COMP96_0086: gray_bin_selfcheck_TB.vhd : (37, 11): String expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/gray_bin_selfcheck_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# Error: COMP96_0019: gray_bin_selfcheck_TB.vhd : (38, 5): Keyword 'end' expected.
# Error: COMP96_0019: gray_bin_selfcheck_TB.vhd : (39, 7): Keyword 'process' expected.
# Error: COMP96_0015: gray_bin_selfcheck_TB.vhd : (41, 6): ';' expected.
# Error: COMP96_0016: gray_bin_selfcheck_TB.vhd : (41, 13): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd $dsn/src/gray_bin_selfcheck_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# Error: COMP96_0078: gray_bin_selfcheck_TB.vhd : (37, 32): Unknown identifier "to_string".
# Error: COMP96_0133: gray_bin_selfcheck_TB.vhd : (37, 32): Cannot find object declaration.
# Error: COMP96_0289: gray_bin_selfcheck_TB.vhd : (37, 32): Prefix of index must be an array.
# Error: COMP96_0086: gray_bin_selfcheck_TB.vhd : (37, 11): String expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/gray_bin_selfcheck_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# Error: COMP96_0078: gray_bin_selfcheck_TB.vhd : (37, 32): Unknown identifier "to_string".
# Error: COMP96_0133: gray_bin_selfcheck_TB.vhd : (37, 32): Cannot find object declaration.
# Error: COMP96_0289: gray_bin_selfcheck_TB.vhd : (37, 32): Prefix of index must be an array.
# Error: COMP96_0086: gray_bin_selfcheck_TB.vhd : (37, 11): String expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/gray_bin_selfcheck_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/gray_bin_selfcheck_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# Error: COMP96_0078: gray_bin_selfcheck_TB.vhd : (37, 32): Unknown identifier "to_string".
# Error: COMP96_0133: gray_bin_selfcheck_TB.vhd : (37, 32): Cannot find object declaration.
# Error: COMP96_0289: gray_bin_selfcheck_TB.vhd : (37, 32): Prefix of index must be an array.
# Error: COMP96_0086: gray_bin_selfcheck_TB.vhd : (37, 11): String expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/gray_bin_selfcheck_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+gray_bin_selfcheck_tb gray_bin_selfcheck_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5442 kB (elbread=427 elab2=4875 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Jason\Documents\VHDL\Lab5\design_tasks\src\wave.asdb
#  3:07 PM, Monday, February 27, 2023
#  Simulation has been initialized
# add wave -noreg {/gray_bin_selfcheck_tb/g3}
# add wave -noreg {/gray_bin_selfcheck_tb/g2}
# add wave -noreg {/gray_bin_selfcheck_tb/g1}
# add wave -noreg {/gray_bin_selfcheck_tb/g0}
# add wave -noreg {/gray_bin_selfcheck_tb/b3}
# add wave -noreg {/gray_bin_selfcheck_tb/b2}
# add wave -noreg {/gray_bin_selfcheck_tb/b1}
# add wave -noreg {/gray_bin_selfcheck_tb/b0}
# VSIM: 8 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/wave.asdb'.
run
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 20 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 40 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 60 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 80 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 100 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 120 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 140 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 160 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 180 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 200 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 220 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 240 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 260 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 280 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 300 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 320 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# RUNTIME: Info: RUNTIME_0142 gray_bin_selfcheck_TB.vhd (40): finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+gray_bin_selfcheck_tb gray_bin_selfcheck_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5442 kB (elbread=427 elab2=4875 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Jason\Documents\VHDL\Lab5\design_tasks\src\wave.asdb
#  3:08 PM, Monday, February 27, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/wave.asdb'.
run
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 180 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 200 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 220 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 
# EXECUTION:: Time: 240 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# RUNTIME: Info: RUNTIME_0142 gray_bin_selfcheck_TB.vhd (40): finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task2.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case_vec" of Entity "gray_bin"
# Error: COMP96_0019: task2.vhd : (35, 14): Keyword 'begin' expected.
# Error: COMP96_0019: task2.vhd : (39, 4): Keyword 'end' expected.
# Error: COMP96_0016: task2.vhd : (39, 9): Design unit declaration expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task2.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case_vec" of Entity "gray_bin"
# Error: COMP96_0111: task2.vhd : (53, 5): Labels do not match.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task2.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case_vec" of Entity "gray_bin"
# Error: COMP96_0569: task2.vhd : (37, 8): Case expression must be of a locally static subtype. Use -relax to allow expressions of a nonstatic subtype.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task2.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case_vec" of Entity "gray_bin"
# Error: COMP96_0569: task2.vhd : (37, 8): Case expression must be of a locally static subtype. Use -relax to allow expressions of a nonstatic subtype.
# Compile failure 1 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task2.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case_vec" of Entity "gray_bin"
# Error: COMP96_0569: task2.vhd : (37, 8): Case expression must be of a locally static subtype. Use -relax to allow expressions of a nonstatic subtype.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task2.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case_vec" of Entity "gray_bin"
# Error: COMP96_0569: task2.vhd : (37, 8): Case expression must be of a locally static subtype. Use -relax to allow expressions of a nonstatic subtype.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task2.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case_vec" of Entity "gray_bin"
# Error: COMP96_0569: task2.vhd : (37, 8): Case expression must be of a locally static subtype. Use -relax to allow expressions of a nonstatic subtype.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task2.vhd
# Compile Entity "gray_bin"
# Error: COMP96_0018: task2.vhd : (31, 1): Identifier expected.
# Error: COMP96_0015: task2.vhd : (31, 1): ')' expected.
# Error: COMP96_0015: task2.vhd : (31, 1): ';' expected.
# Error: COMP96_0019: task2.vhd : (31, 5): Keyword 'end' expected.
# Compile Architecture "gray_bin_case_vec" of Entity "gray_bin"
# Error: COMP96_0569: task2.vhd : (37, 8): Case expression must be of a locally static subtype. Use -relax to allow expressions of a nonstatic subtype.
# Compile failure 5 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task2.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task2.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case_vec" of Entity "gray_bin"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/gray_bin_vec_selfcheck_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_vec_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# Error: COMP96_0078: gray_bin_vec_selfcheck_TB.vhd : (37, 32): Unknown identifier "to_string".
# Error: COMP96_0133: gray_bin_vec_selfcheck_TB.vhd : (37, 32): Cannot find object declaration.
# Error: COMP96_0289: gray_bin_vec_selfcheck_TB.vhd : (37, 32): Prefix of index must be an array.
# Error: COMP96_0086: gray_bin_vec_selfcheck_TB.vhd : (37, 11): String expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/gray_bin_selfcheck_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# Error: COMP96_0078: gray_bin_selfcheck_TB.vhd : (24, 13): Unknown identifier "g3".
# Error: COMP96_0078: gray_bin_selfcheck_TB.vhd : (24, 23): Unknown identifier "g2".
# Error: COMP96_0078: gray_bin_selfcheck_TB.vhd : (24, 33): Unknown identifier "g1".
# Error: COMP96_0078: gray_bin_selfcheck_TB.vhd : (24, 43): Unknown identifier "g0".
# Error: COMP96_0078: gray_bin_selfcheck_TB.vhd : (25, 4): Unknown identifier "b3".
# Error: COMP96_0078: gray_bin_selfcheck_TB.vhd : (25, 14): Unknown identifier "b2".
# Error: COMP96_0078: gray_bin_selfcheck_TB.vhd : (25, 24): Unknown identifier "b1".
# Error: COMP96_0078: gray_bin_selfcheck_TB.vhd : (25, 34): Unknown identifier "b0".
# Error: COMP96_0133: gray_bin_selfcheck_TB.vhd : (24, 13): Cannot find object declaration.
# Error: COMP96_0112: gray_bin_selfcheck_TB.vhd : (24, 13): "g3" does not match the formal name.
# Error: COMP96_0207: gray_bin_selfcheck_TB.vhd : (23, 2): No actual specified for local port "g".
# Error: COMP96_0078: gray_bin_selfcheck_TB.vhd : (37, 32): Unknown identifier "to_string".
# Error: COMP96_0133: gray_bin_selfcheck_TB.vhd : (37, 32): Cannot find object declaration.
# Error: COMP96_0289: gray_bin_selfcheck_TB.vhd : (37, 32): Prefix of index must be an array.
# Error: COMP96_0086: gray_bin_selfcheck_TB.vhd : (37, 11): String expected.
# Compile failure 15 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/task1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/gray_bin_selfcheck_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# Error: COMP96_0078: gray_bin_selfcheck_TB.vhd : (37, 32): Unknown identifier "to_string".
# Error: COMP96_0133: gray_bin_selfcheck_TB.vhd : (37, 32): Cannot find object declaration.
# Error: COMP96_0289: gray_bin_selfcheck_TB.vhd : (37, 32): Prefix of index must be an array.
# Error: COMP96_0086: gray_bin_selfcheck_TB.vhd : (37, 11): String expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/gray_bin_selfcheck_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# Error: COMP96_0078: gray_bin_selfcheck_TB.vhd : (37, 32): Unknown identifier "to_string".
# Error: COMP96_0133: gray_bin_selfcheck_TB.vhd : (37, 32): Cannot find object declaration.
# Error: COMP96_0289: gray_bin_selfcheck_TB.vhd : (37, 32): Prefix of index must be an array.
# Error: COMP96_0086: gray_bin_selfcheck_TB.vhd : (37, 11): String expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work design_tasks -2002  $dsn/src/gray_bin_vec_selfcheck_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_vec_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# Error: COMP96_0078: gray_bin_vec_selfcheck_TB.vhd : (24, 13): Unknown identifier "g".
# Error: COMP96_0078: gray_bin_vec_selfcheck_TB.vhd : (24, 25): Unknown identifier "g".
# Error: COMP96_0078: gray_bin_vec_selfcheck_TB.vhd : (24, 37): Unknown identifier "g".
# Error: COMP96_0078: gray_bin_vec_selfcheck_TB.vhd : (24, 49): Unknown identifier "g".
# Error: COMP96_0078: gray_bin_vec_selfcheck_TB.vhd : (25, 4): Unknown identifier "b".
# Error: COMP96_0078: gray_bin_vec_selfcheck_TB.vhd : (25, 16): Unknown identifier "b".
# Error: COMP96_0078: gray_bin_vec_selfcheck_TB.vhd : (25, 28): Unknown identifier "b".
# Error: COMP96_0078: gray_bin_vec_selfcheck_TB.vhd : (25, 40): Unknown identifier "b".
# Error: COMP96_0133: gray_bin_vec_selfcheck_TB.vhd : (24, 13): Cannot find object declaration.
# Error: COMP96_0112: gray_bin_vec_selfcheck_TB.vhd : (24, 13): "g" does not match the formal name.
# Error: COMP96_0207: gray_bin_vec_selfcheck_TB.vhd : (23, 2): No actual specified for local port "g3".
# Error: COMP96_0207: gray_bin_vec_selfcheck_TB.vhd : (23, 2): No actual specified for local port "g2".
# Error: COMP96_0207: gray_bin_vec_selfcheck_TB.vhd : (23, 2): No actual specified for local port "g1".
# Error: COMP96_0207: gray_bin_vec_selfcheck_TB.vhd : (23, 2): No actual specified for local port "g0".
# Error: COMP96_0078: gray_bin_vec_selfcheck_TB.vhd : (37, 32): Unknown identifier "to_string".
# Error: COMP96_0133: gray_bin_vec_selfcheck_TB.vhd : (37, 32): Cannot find object declaration.
# Error: COMP96_0289: gray_bin_vec_selfcheck_TB.vhd : (37, 32): Prefix of index must be an array.
# Error: COMP96_0086: gray_bin_vec_selfcheck_TB.vhd : (37, 11): String expected.
# Compile failure 18 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/gray_bin_selfcheck_TB.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+gray_bin_selfcheck_tb gray_bin_selfcheck_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5444 kB (elbread=427 elab2=4877 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Jason\Documents\VHDL\Lab5\design_tasks\src\wave.asdb
#  3:24 PM, Monday, February 27, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/wave.asdb'.
# KERNEL: Warning: KERNEL_0291 Object "/gray_bin_selfcheck_tb/b3" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/gray_bin_selfcheck_tb/b2" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/gray_bin_selfcheck_tb/b1" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/gray_bin_selfcheck_tb/b0" has already been traced.
# WAVEFORM: 4 signal(s) inserted to virtual bus 'VBus0'.
# KERNEL: Warning: KERNEL_0291 Object "/gray_bin_selfcheck_tb/g3" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/gray_bin_selfcheck_tb/g2" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/gray_bin_selfcheck_tb/g1" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/gray_bin_selfcheck_tb/g0" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/gray_bin_selfcheck_tb/b3" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/gray_bin_selfcheck_tb/b2" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/gray_bin_selfcheck_tb/b1" has already been traced.
# KERNEL: Warning: KERNEL_0291 Object "/gray_bin_selfcheck_tb/b0" has already been traced.
# VSIM: 0 object(s) traced.
run
# EXECUTION:: ERROR  : Error for input 1000.
# EXECUTION:: Time: 180 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1001.
# EXECUTION:: Time: 200 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1010.
# EXECUTION:: Time: 220 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1011.
# EXECUTION:: Time: 240 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# RUNTIME: Info: RUNTIME_0142 gray_bin_selfcheck_TB.vhd (40): finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+gray_bin_selfcheck_tb gray_bin_selfcheck_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5444 kB (elbread=427 elab2=4877 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Jason\Documents\VHDL\Lab5\design_tasks\src\wave.asdb
#  3:25 PM, Monday, February 27, 2023
#  Simulation has been initialized
# add wave -noreg {/gray_bin_selfcheck_tb/g3}
# add wave -noreg {/gray_bin_selfcheck_tb/g2}
# add wave -noreg {/gray_bin_selfcheck_tb/g1}
# add wave -noreg {/gray_bin_selfcheck_tb/g0}
# add wave -noreg {/gray_bin_selfcheck_tb/b3}
# add wave -noreg {/gray_bin_selfcheck_tb/b2}
# add wave -noreg {/gray_bin_selfcheck_tb/b1}
# add wave -noreg {/gray_bin_selfcheck_tb/b0}
# VSIM: 8 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/wave.asdb'.
run
# EXECUTION:: ERROR  : Error for input 1000.
# EXECUTION:: Time: 180 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1001.
# EXECUTION:: Time: 200 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1010.
# EXECUTION:: Time: 220 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1011.
# EXECUTION:: Time: 240 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# RUNTIME: Info: RUNTIME_0142 gray_bin_selfcheck_TB.vhd (40): finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task1.vhd $dsn/src/gray_bin_selfcheck_TB.vhd $dsn/src/task2.vhd $dsn/src/gray_bin_vec_selfcheck_TB.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case" of Entity "gray_bin"
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task2.vhd
# Compile Entity "gray_bin"
# Warning: COMP96_0994: task2.vhd : (27, 1): Multiple entity "gray_bin" found in "C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task2.vhd", "C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd".
# Compile Architecture "gray_bin_case_vec" of Entity "gray_bin"
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_vec_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# Warning: COMP96_0994: gray_bin_vec_selfcheck_TB.vhd : (11, 1): Multiple architecture "tb_architecture" of entity "gray_bin_selfcheck_tb" found in "C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_vec_selfcheck_TB.vhd", "C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd".
# Compile success 0 Errors 2 Warnings  Analysis time :  0.4 [s]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/gray_bin_vec_selfcheck_TB.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_vec_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task2.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task2.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case_vec" of Entity "gray_bin"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
asim -O5 +access +r +m+gray_bin_selfcheck_tb gray_bin_selfcheck_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6470 kB (elbread=427 elab2=5902 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Jason\Documents\VHDL\Lab5\design_tasks\src\wave.asdb
#  3:27 PM, Monday, February 27, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/wave.asdb'.
# WAVEFORM: 4 signal(s) inserted to virtual bus 'VBus0'.
# WAVEFORM: 4 signal(s) inserted to virtual bus 'VBus1'.
run
# EXECUTION:: ERROR  : Error for input 1000.
# EXECUTION:: Time: 180 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1001.
# EXECUTION:: Time: 200 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1010.
# EXECUTION:: Time: 220 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1011.
# EXECUTION:: Time: 240 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# RUNTIME: Info: RUNTIME_0142 gray_bin_vec_selfcheck_TB.vhd (40): finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task2.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task2.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case_vect" of Entity "gray_bin"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task3.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task3.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_if_vect" of Entity "gray_bin"
# Error: COMP96_0019: task3.vhd : (39, 17): Keyword 'then' expected.
# Error: COMP96_0019: task3.vhd : (41, 3): Keyword 'end' expected.
# Error: COMP96_0019: task3.vhd : (43, 3): Keyword 'end' expected.
# Error: COMP96_0016: task3.vhd : (43, 9): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task3.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task3.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_if_vect" of Entity "gray_bin"
# Error: COMP96_0015: task3.vhd : (40, 6): ';' expected.
# Error: COMP96_0019: task3.vhd : (40, 6): Keyword 'end' expected.
# Error: COMP96_0019: task3.vhd : (41, 3): Keyword 'end' expected.
# Error: COMP96_0019: task3.vhd : (43, 3): Keyword 'end' expected.
# Error: COMP96_0016: task3.vhd : (43, 9): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task3.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task3.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_if_vect" of Entity "gray_bin"
# Error: COMP96_0015: task3.vhd : (40, 6): ';' expected.
# Error: COMP96_0019: task3.vhd : (40, 6): Keyword 'end' expected.
# Error: COMP96_0019: task3.vhd : (41, 3): Keyword 'end' expected.
# Error: COMP96_0019: task3.vhd : (43, 3): Keyword 'end' expected.
# Error: COMP96_0016: task3.vhd : (43, 9): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task3.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task3.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_if_vect" of Entity "gray_bin"
# Error: COMP96_0015: task3.vhd : (40, 6): ';' expected.
# Error: COMP96_0019: task3.vhd : (40, 6): Keyword 'end' expected.
# Error: COMP96_0019: task3.vhd : (41, 3): Keyword 'end' expected.
# Error: COMP96_0019: task3.vhd : (43, 3): Keyword 'end' expected.
# Error: COMP96_0016: task3.vhd : (43, 9): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task3.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task3.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_if_vect" of Entity "gray_bin"
# Error: COMP96_0015: task3.vhd : (40, 6): ';' expected.
# Error: COMP96_0019: task3.vhd : (40, 6): Keyword 'end' expected.
# Error: COMP96_0019: task3.vhd : (41, 3): Keyword 'end' expected.
# Error: COMP96_0019: task3.vhd : (43, 3): Keyword 'end' expected.
# Error: COMP96_0016: task3.vhd : (43, 9): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task3.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task3.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_if_vect" of Entity "gray_bin"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
asim -O5 +access +r +m+gray_bin_selfcheck_tb gray_bin_selfcheck_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task1.vhd $dsn/src/gray_bin_selfcheck_TB.vhd $dsn/src/task2.vhd $dsn/src/gray_bin_vec_selfcheck_TB.vhd $dsn/src/task3.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Warning: COMP96_0003: Source file "C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd" is empty.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd
# Warning: COMP96_0003: Source file "C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd" is empty.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task2.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_case_vect" of Entity "gray_bin"
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_vec_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task3.vhd
# Warning: COMP96_0003: Source file "C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task3.vhd" is empty.
# Compile success 0 Errors 3 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+gray_bin_selfcheck_tb gray_bin_selfcheck_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6470 kB (elbread=427 elab2=5902 kernel=140 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Jason\Documents\VHDL\Lab5\design_tasks\src\wave.asdb
#  3:52 PM, Monday, February 27, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/wave.asdb'.
# WAVEFORM: 4 signal(s) inserted to virtual bus 'VBus0'.
# WAVEFORM: 4 signal(s) inserted to virtual bus 'VBus1'.
run
# EXECUTION:: ERROR  : Error for input 1000.
# EXECUTION:: Time: 180 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1001.
# EXECUTION:: Time: 200 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1010.
# EXECUTION:: Time: 220 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1011.
# EXECUTION:: Time: 240 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# RUNTIME: Info: RUNTIME_0142 gray_bin_vec_selfcheck_TB.vhd (40): finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task3.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task3.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_if_vect" of Entity "gray_bin"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
asim -O5 +access +r +m+gray_bin_selfcheck_tb gray_bin_selfcheck_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task1.vhd $dsn/src/gray_bin_selfcheck_TB.vhd $dsn/src/task2.vhd $dsn/src/gray_bin_vec_selfcheck_TB.vhd $dsn/src/task3.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd
# Warning: COMP96_0003: Source file "C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task1.vhd" is empty.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd
# Warning: COMP96_0003: Source file "C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_selfcheck_TB.vhd" is empty.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task2.vhd
# Warning: COMP96_0003: Source file "C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task2.vhd" is empty.
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/gray_bin_vec_selfcheck_TB.vhd
# Compile Entity "gray_bin_selfcheck_tb"
# Compile Architecture "tb_architecture" of Entity "gray_bin_selfcheck_tb"
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task3.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_if_vect" of Entity "gray_bin"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+gray_bin_selfcheck_tb gray_bin_selfcheck_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6474 kB (elbread=427 elab2=5905 kernel=141 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Jason\Documents\VHDL\Lab5\design_tasks\src\wave.asdb
#  3:53 PM, Monday, February 27, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/wave.asdb'.
# WAVEFORM: 4 signal(s) inserted to virtual bus 'VBus0'.
# WAVEFORM: 4 signal(s) inserted to virtual bus 'VBus1'.
run
# EXECUTION:: ERROR  : Error for input 1000.
# EXECUTION:: Time: 180 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1001.
# EXECUTION:: Time: 200 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1010.
# EXECUTION:: Time: 220 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1011.
# EXECUTION:: Time: 240 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# RUNTIME: Info: RUNTIME_0142 gray_bin_vec_selfcheck_TB.vhd (40): finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task4.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task4.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_loop" of Entity "gray_bin"
# Error: COMP96_0015: task4.vhd : (40, 8): ';' expected.
# Error: COMP96_0019: task4.vhd : (40, 8): Keyword 'end' expected.
# Error: COMP96_0329: task4.vhd : (41, 3): Generate statement must have a label.
# Error: COMP96_0019: task4.vhd : (41, 23): Keyword 'generate' expected.
# Error: COMP96_0015: task4.vhd : (43, 7): ';' expected.
# Error: COMP96_0016: task4.vhd : (43, 11): Design unit declaration expected.
# Compile failure 6 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task4.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task4.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_loop" of Entity "gray_bin"
# Error: COMP96_0019: task4.vhd : (37, 2): Keyword 'end' expected.
# Error: COMP96_0016: task4.vhd : (37, 11): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task4.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task4.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_loop" of Entity "gray_bin"
# Error: COMP96_0020: task4.vhd : (36, 1): Variable can be declared only in a process or subprogram.
# Error: COMP96_0015: task4.vhd : (39, 7): ';' expected.
# Error: COMP96_0019: task4.vhd : (39, 7): Keyword 'end' expected.
# Error: COMP96_0016: task4.vhd : (39, 9): Design unit declaration expected.
# Compile failure 4 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task4.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task4.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_loop" of Entity "gray_bin"
# Error: COMP96_0019: task4.vhd : (38, 2): Keyword 'end' expected.
# Error: COMP96_0016: task4.vhd : (38, 11): Design unit declaration expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task4.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task4.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_loop" of Entity "gray_bin"
# Error: COMP96_0015: task4.vhd : (42, 9): ';' expected.
# Error: COMP96_0019: task4.vhd : (42, 9): Keyword 'end' expected.
# Error: COMP96_0019: task4.vhd : (43, 7): Keyword 'process' expected.
# Error: COMP96_0015: task4.vhd : (44, 6): ';' expected.
# Error: COMP96_0016: task4.vhd : (44, 13): Design unit declaration expected.
# Compile failure 5 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task4.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task4.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_loop" of Entity "gray_bin"
# Error: COMP96_0111: task4.vhd : (46, 5): Labels do not match.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task4.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task4.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_loop" of Entity "gray_bin"
# Error: COMP96_0123: task4.vhd : (41, 3): Variable or constant cannot be the target of a signal assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task4.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task4.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_loop" of Entity "gray_bin"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task4.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task4.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_loop" of Entity "gray_bin"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+gray_bin_selfcheck_tb gray_bin_selfcheck_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6466 kB (elbread=427 elab2=5899 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Jason\Documents\VHDL\Lab5\design_tasks\src\wave.asdb
#  5:26 PM, Monday, February 27, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/wave.asdb'.
# WAVEFORM: 4 signal(s) inserted to virtual bus 'VBus0'.
# WAVEFORM: 4 signal(s) inserted to virtual bus 'VBus1'.
run
# EXECUTION:: ERROR  : Error for input 0000.
# EXECUTION:: Time: 20 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 0001.
# EXECUTION:: Time: 40 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 0010.
# EXECUTION:: Time: 60 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 0011.
# EXECUTION:: Time: 80 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 0100.
# EXECUTION:: Time: 100 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 0101.
# EXECUTION:: Time: 120 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 0110.
# EXECUTION:: Time: 140 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 0111.
# EXECUTION:: Time: 160 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1000.
# EXECUTION:: Time: 180 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1001.
# EXECUTION:: Time: 200 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1010.
# EXECUTION:: Time: 220 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1011.
# EXECUTION:: Time: 240 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1100.
# EXECUTION:: Time: 260 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1101.
# EXECUTION:: Time: 280 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1110.
# EXECUTION:: Time: 300 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# EXECUTION:: ERROR  : Error for input 1111.
# EXECUTION:: Time: 320 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# RUNTIME: Info: RUNTIME_0142 gray_bin_vec_selfcheck_TB.vhd (40): finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task4.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task4.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_loop" of Entity "gray_bin"
# Error: COMP96_0367: task4.vhd : (45, 8): Improper array length (5). Expected length is 4.
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task4.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task4.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_loop" of Entity "gray_bin"
# Error: COMP96_0367: task4.vhd : (45, 26): Improper array length (5). Expected length is 4.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task4.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task4.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_loop" of Entity "gray_bin"
# Error: COMP96_0081: task4.vhd : (45, 12): Discrete type expected.
# Error: COMP96_0251: task4.vhd : (45, 12): Discrete range in the iteration scheme is invalid.
# Error: COMP96_0138: task4.vhd : (46, 6): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0138: task4.vhd : (46, 14): The index types in the reference to the array object are incompatible with its range type.
# Compile failure 4 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task4.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task4.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_loop" of Entity "gray_bin"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
asim -O5 +access +r +m+gray_bin_selfcheck_tb gray_bin_selfcheck_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6467 kB (elbread=427 elab2=5900 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Jason\Documents\VHDL\Lab5\design_tasks\src\wave.asdb
#  5:29 PM, Monday, February 27, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/wave.asdb'.
# WAVEFORM: 4 signal(s) inserted to virtual bus 'VBus0'.
# WAVEFORM: 4 signal(s) inserted to virtual bus 'VBus1'.
run
# RUNTIME: Info: RUNTIME_0142 gray_bin_vec_selfcheck_TB.vhd (40): finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -dbg -e 100 -work design_tasks -2008  $dsn/src/task4.vhd
# File: C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/task4.vhd
# Compile Entity "gray_bin"
# Compile Architecture "gray_bin_loop" of Entity "gray_bin"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+gray_bin_selfcheck_tb gray_bin_selfcheck_tb tb_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6466 kB (elbread=427 elab2=5899 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Jason\Documents\VHDL\Lab5\design_tasks\src\wave.asdb
#  5:30 PM, Monday, February 27, 2023
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Jason/Documents/VHDL/Lab5/design_tasks/src/wave.asdb'.
# WAVEFORM: 4 signal(s) inserted to virtual bus 'VBus0'.
# WAVEFORM: 4 signal(s) inserted to virtual bus 'VBus1'.
run
# RUNTIME: Info: RUNTIME_0142 gray_bin_vec_selfcheck_TB.vhd (40): finish called.
# KERNEL: Time: 320 ns,  Iteration: 0,  Instance: /gray_bin_selfcheck_tb,  Process: stimulus.
# KERNEL: stopped at time: 320 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
