{
  "design": {
    "design_info": {
      "boundary_crc": "0xCDFFB3C6C3F451F",
      "device": "xczu28dr-ffvg1517-2-e",
      "gen_directory": "../../../../piradio_loopback.gen/sources_1/bd/design_3",
      "name": "design_3",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1"
    },
    "design_tree": {
      "axi_smc": "",
      "axi_smc_1": "",
      "axis_broadcaster_0": "",
      "axis_broadcaster_2": "",
      "axis_broadcaster_3": "",
      "clk_wiz_0": "",
      "dmas_rx": {
        "axi_dma_4": "",
        "axi_dma_5": "",
        "fifo_generator_2": "",
        "fifo_generator_9": ""
      },
      "dmas_tx": {
        "axi_dma_1": "",
        "axi_dma_2": "",
        "axi_dma_3": "",
        "axi_dma_6": "",
        "axi_dma_7": "",
        "axi_dma_0": ""
      },
      "ps8_0_axi_periph_1": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m03_couplers": {}
      },
      "rx0": {
        "axis_broadcaster_0": "",
        "correlator": {
          "axis_broadcaster_1": "",
          "fifo_generator_0": "",
          "delay_0": "",
          "ssr_IFFT_1": "",
          "ssr_IFFT_2": "",
          "OFDM_correlator_0": "",
          "OFDM_correlator_1": "",
          "ssr_FFT_0": "",
          "ssr_FFT_1": ""
        },
        "axis_broadcaster_2": "",
        "tlast_generator_0": "",
        "OFDM_demodulator_0": "",
        "zf_equalizer_0": "",
        "cfo_estimator_0": "",
        "synchronizer_0": "",
        "fec_hier_rx0": {
          "sd_fec_1": "",
          "axis_broadcaster_4": "",
          "fec_controller_0": ""
        },
        "ssr_FFT_0": ""
      },
      "rx1": {
        "axis_broadcaster_0": "",
        "correlator": {
          "axis_broadcaster_1": "",
          "fifo_generator_0": "",
          "delay_0": "",
          "ssr_IFFT_1": "",
          "ssr_IFFT_2": "",
          "OFDM_correlator_0": "",
          "OFDM_correlator_1": "",
          "ssr_FFT_0": "",
          "ssr_FFT_1": ""
        },
        "tlast_generator_0": "",
        "fec_hier_rx1": {
          "sd_fec_1": "",
          "axis_broadcaster_4": "",
          "fec_controller_0": ""
        },
        "OFDM_demodulator_0": "",
        "zf_equalizer_0": "",
        "cfo_estimator_0": "",
        "synchronizer_0": "",
        "ssr_FFT_0": ""
      },
      "tx0": {
        "OFDM_Framer_0": "",
        "fec_hier_tx0": {
          "axis_subset_converter_2": "",
          "axis_subset_converter_3": "",
          "sd_fec_0": "",
          "axis_broadcaster_0": "",
          "fec_controller_0": ""
        },
        "ssr_IFFT_0": ""
      },
      "tx1": {
        "OFDM_Framer_0": "",
        "fec_hier_tx1": {
          "axis_subset_converter_2": "",
          "axis_subset_converter_3": "",
          "sd_fec_0": "",
          "axis_broadcaster_0": "",
          "fec_controller_0": ""
        },
        "ssr_IFFT_0": ""
      },
      "xlconcat_0": "",
      "xlconcat_1": "",
      "zynq_ultra_ps_e_0": "",
      "usp_rf_data_converter_0": "",
      "hier_sync_tx": {
        "fifo_generator_1": "",
        "fifo_generator_2": "",
        "fifo_generator_0": "",
        "fifo_generator_3": "",
        "fifo_generator_4": "",
        "smartconnect_5": ""
      },
      "reset_hier": {
        "rst_ps8_0_249M1": "",
        "rst_ps8_0_249M": "",
        "rst_ps8_0_249M3": "",
        "rst_ps8_0_249M2": ""
      },
      "hier_sync_rx": {
        "fifo_generator_6": "",
        "smartconnect_0": "",
        "smartconnect_4": "",
        "axis_broadcaster_1": ""
      },
      "axi_smc_2": "",
      "signal_detect_0": "",
      "signal_detect_1": "",
      "system_ila_0": "",
      "iq_interleaver_gain_0": "",
      "iq_interleaver_gain_1": ""
    },
    "interface_ports": {
      "CLK_IN1_D": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
      },
      "vin0_23": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vin0_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "dac1_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
      },
      "adc0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
      },
      "vout12": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout13": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_3_axi_smc_0",
        "xci_path": "ip/design_3_axi_smc_0/design_3_axi_smc_0.xci",
        "inst_hier_path": "axi_smc",
        "parameters": {
          "NUM_SI": {
            "value": "12"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S07_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S08_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S09_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S10_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S11_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "64"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_smc_1": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_3_axi_smc_1_0",
        "xci_path": "ip/design_3_axi_smc_1_0/design_3_axi_smc_1_0.xci",
        "inst_hier_path": "axi_smc_1",
        "parameters": {
          "NUM_SI": {
            "value": "6"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "4"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axis_broadcaster_0": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "design_3_axis_broadcaster_0_0",
        "xci_path": "ip/design_3_axis_broadcaster_0_0/design_3_axis_broadcaster_0_0.xci",
        "inst_hier_path": "axis_broadcaster_0",
        "parameters": {
          "HAS_TLAST": {
            "value": "1"
          }
        }
      },
      "axis_broadcaster_2": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "design_3_axis_broadcaster_2_0",
        "xci_path": "ip/design_3_axis_broadcaster_2_0/design_3_axis_broadcaster_2_0.xci",
        "inst_hier_path": "axis_broadcaster_2",
        "parameters": {
          "HAS_TREADY": {
            "value": "0"
          },
          "M02_TDATA_REMAP": {
            "value": "tdata[127:0]"
          },
          "NUM_MI": {
            "value": "2"
          }
        }
      },
      "axis_broadcaster_3": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "design_3_axis_broadcaster_3_0",
        "xci_path": "ip/design_3_axis_broadcaster_3_0/design_3_axis_broadcaster_3_0.xci",
        "inst_hier_path": "axis_broadcaster_3"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_3_clk_wiz_0_0",
        "xci_path": "ip/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "33.330000000000005"
          },
          "CLKOUT1_JITTER": {
            "value": "65.738"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "71.599"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "666.66"
          },
          "CLKOUT2_JITTER": {
            "value": "76.789"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "71.599"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "300"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "95.138"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "71.599"
          },
          "CLKOUT3_USED": {
            "value": "false"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "default_sysclk1_300mhz"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "5.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "3.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "2.250"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          }
        }
      },
      "dmas_rx": {
        "interface_ports": {
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_SG": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_SG1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "m_axi_s2mm_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut1": {
            "type": "intr",
            "direction": "O"
          },
          "s_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_dma_4": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_3_axi_dma_4_0",
            "xci_path": "ip/design_3_axi_dma_4_0/design_3_axi_dma_4_0.xci",
            "inst_hier_path": "dmas_rx/axi_dma_4",
            "parameters": {
              "c_include_mm2s": {
                "value": "0"
              },
              "c_sg_include_stscntrl_strm": {
                "value": "0"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            },
            "interface_ports": {
              "M_AXI_SG": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_SG",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              },
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "2"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_SG": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axi_dma_5": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_3_axi_dma_5_0",
            "xci_path": "ip/design_3_axi_dma_5_0/design_3_axi_dma_5_0.xci",
            "inst_hier_path": "dmas_rx/axi_dma_5",
            "parameters": {
              "c_include_mm2s": {
                "value": "0"
              },
              "c_sg_include_stscntrl_strm": {
                "value": "0"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            },
            "interface_ports": {
              "M_AXI_SG": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_SG",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "3"
                  }
                }
              },
              "M_AXI_S2MM": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "4"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_SG": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "fifo_generator_2": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_3_fifo_generator_2_2",
            "xci_path": "ip/design_3_fifo_generator_2_2/design_3_fifo_generator_2_2.xci",
            "inst_hier_path": "dmas_rx/fifo_generator_2",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Independent_Clock"
              },
              "Enable_TLAST": {
                "value": "true"
              },
              "FIFO_Implementation_axis": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_rach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_wach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_wrch": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "fifo_generator_9": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_3_fifo_generator_2_7",
            "xci_path": "ip/design_3_fifo_generator_2_7/design_3_fifo_generator_2_7.xci",
            "inst_hier_path": "dmas_rx/fifo_generator_9",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Independent_Clock"
              },
              "Enable_TLAST": {
                "value": "true"
              },
              "FIFO_Implementation_axis": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_rach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_wach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_wrch": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXIS",
              "fifo_generator_2/S_AXIS"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "Conn2": {
            "interface_ports": [
              "S_AXIS1",
              "fifo_generator_9/S_AXIS"
            ]
          },
          "axi_dma_4_M_AXI_S2MM": {
            "interface_ports": [
              "M_AXI_S2MM",
              "axi_dma_4/M_AXI_S2MM"
            ]
          },
          "axi_dma_4_M_AXI_SG": {
            "interface_ports": [
              "M_AXI_SG",
              "axi_dma_4/M_AXI_SG"
            ]
          },
          "axi_dma_5_M_AXI_S2MM": {
            "interface_ports": [
              "M_AXI_S2MM1",
              "axi_dma_5/M_AXI_S2MM"
            ]
          },
          "axi_dma_5_M_AXI_SG": {
            "interface_ports": [
              "M_AXI_SG1",
              "axi_dma_5/M_AXI_SG"
            ]
          },
          "fifo_generator_2_M_AXIS": {
            "interface_ports": [
              "axi_dma_5/S_AXIS_S2MM",
              "fifo_generator_2/M_AXIS"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "fifo_generator_9_M_AXIS": {
            "interface_ports": [
              "axi_dma_4/S_AXIS_S2MM",
              "fifo_generator_9/M_AXIS"
            ]
          },
          "ps8_0_axi_periph_1_M05_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_dma_4/S_AXI_LITE"
            ]
          },
          "ps8_0_axi_periph_1_M06_AXI": {
            "interface_ports": [
              "S_AXI_LITE1",
              "axi_dma_5/S_AXI_LITE"
            ]
          }
        },
        "nets": {
          "axi_dma_4_s2mm_introut": {
            "ports": [
              "axi_dma_4/s2mm_introut",
              "s2mm_introut"
            ]
          },
          "axi_dma_5_s2mm_introut": {
            "ports": [
              "axi_dma_5/s2mm_introut",
              "s2mm_introut1"
            ]
          },
          "rst_ps8_0_249M_peripheral_aresetn": {
            "ports": [
              "axi_resetn",
              "axi_dma_5/axi_resetn",
              "axi_dma_4/axi_resetn"
            ]
          },
          "s_aclk_1": {
            "ports": [
              "s_aclk",
              "fifo_generator_2/s_aclk",
              "fifo_generator_9/s_aclk"
            ]
          },
          "s_aresetn_1": {
            "ports": [
              "s_aresetn",
              "fifo_generator_2/s_aresetn",
              "fifo_generator_9/s_aresetn"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "m_axi_s2mm_aclk",
              "axi_dma_4/m_axi_s2mm_aclk",
              "axi_dma_4/m_axi_sg_aclk",
              "axi_dma_5/m_axi_s2mm_aclk",
              "axi_dma_5/m_axi_sg_aclk",
              "axi_dma_5/s_axi_lite_aclk",
              "axi_dma_4/s_axi_lite_aclk",
              "fifo_generator_2/m_aclk",
              "fifo_generator_9/m_aclk"
            ]
          }
        }
      },
      "dmas_tx": {
        "interface_ports": {
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_SG": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_MM2S": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_LITE1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_SG1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_MM2S1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_LITE2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_SG2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_MM2S2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_LITE3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_SG3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_MM2S3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_LITE4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_SG4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_MM2S4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXI_SG5": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S5": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_MM2S5": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_LITE6": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_SG6": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S6": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_MM2S6": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "m_axi_mm2s_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "mm2s_introut": {
            "type": "intr",
            "direction": "O"
          },
          "mm2s_introut1": {
            "type": "intr",
            "direction": "O"
          },
          "mm2s_introut2": {
            "type": "intr",
            "direction": "O"
          },
          "mm2s_introut3": {
            "type": "intr",
            "direction": "O"
          },
          "mm2s_introut4": {
            "type": "intr",
            "direction": "O"
          },
          "mm2s_introut5": {
            "type": "intr",
            "direction": "O"
          },
          "mm2s_introut6": {
            "type": "intr",
            "direction": "O"
          },
          "m_axi_mm2s_aclk1": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "axi_dma_1": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_3_axi_dma_1_0",
            "xci_path": "ip/design_3_axi_dma_1_0/design_3_axi_dma_1_0.xci",
            "inst_hier_path": "dmas_tx/axi_dma_1",
            "parameters": {
              "c_include_s2mm": {
                "value": "0"
              },
              "c_sg_include_stscntrl_strm": {
                "value": "0"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            },
            "interface_ports": {
              "M_AXI_SG": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_SG",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "5"
                  }
                }
              },
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "6"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_SG": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axi_dma_2": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_3_axi_dma_2_0",
            "xci_path": "ip/design_3_axi_dma_2_0/design_3_axi_dma_2_0.xci",
            "inst_hier_path": "dmas_tx/axi_dma_2",
            "parameters": {
              "c_include_s2mm": {
                "value": "0"
              },
              "c_sg_include_stscntrl_strm": {
                "value": "0"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            },
            "interface_ports": {
              "M_AXI_SG": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_SG",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "7"
                  }
                }
              },
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "8"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_SG": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axi_dma_3": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_3_axi_dma_3_0",
            "xci_path": "ip/design_3_axi_dma_3_0/design_3_axi_dma_3_0.xci",
            "inst_hier_path": "dmas_tx/axi_dma_3",
            "parameters": {
              "c_include_s2mm": {
                "value": "0"
              },
              "c_sg_include_stscntrl_strm": {
                "value": "0"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            },
            "interface_ports": {
              "M_AXI_SG": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_SG",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "9"
                  }
                }
              },
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "10"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_SG": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axi_dma_6": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_3_axi_dma_6_0",
            "xci_path": "ip/design_3_axi_dma_6_0/design_3_axi_dma_6_0.xci",
            "inst_hier_path": "dmas_tx/axi_dma_6",
            "parameters": {
              "c_include_s2mm": {
                "value": "0"
              },
              "c_sg_include_stscntrl_strm": {
                "value": "0"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            },
            "interface_ports": {
              "M_AXI_SG": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_SG",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "11"
                  }
                }
              },
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "12"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_SG": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axi_dma_7": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_3_axi_dma_7_0",
            "xci_path": "ip/design_3_axi_dma_7_0/design_3_axi_dma_7_0.xci",
            "inst_hier_path": "dmas_tx/axi_dma_7",
            "parameters": {
              "c_include_s2mm": {
                "value": "0"
              },
              "c_sg_include_stscntrl_strm": {
                "value": "0"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            },
            "interface_ports": {
              "M_AXI_SG": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_SG",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "5"
                  }
                }
              },
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "6"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_SG": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          },
          "axi_dma_0": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "design_3_axi_dma_0_0",
            "xci_path": "ip/design_3_axi_dma_0_0/design_3_axi_dma_0_0.xci",
            "inst_hier_path": "dmas_tx/axi_dma_0",
            "parameters": {
              "c_include_s2mm": {
                "value": "0"
              },
              "c_sg_include_stscntrl_strm": {
                "value": "0"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            },
            "interface_ports": {
              "M_AXI_SG": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_SG",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "11"
                  }
                }
              },
              "M_AXI_MM2S": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "12"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_SG": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "M_AXIS_MM2S6",
              "axi_dma_0/M_AXIS_MM2S"
            ]
          },
          "axi_dma_0_M_AXI_MM2S": {
            "interface_ports": [
              "M_AXI_MM2S6",
              "axi_dma_0/M_AXI_MM2S"
            ]
          },
          "axi_dma_0_M_AXI_SG": {
            "interface_ports": [
              "M_AXI_SG6",
              "axi_dma_0/M_AXI_SG"
            ]
          },
          "axi_dma_1_M_AXIS_MM2S": {
            "interface_ports": [
              "M_AXIS_MM2S",
              "axi_dma_1/M_AXIS_MM2S"
            ]
          },
          "axi_dma_1_M_AXI_MM2S": {
            "interface_ports": [
              "M_AXI_MM2S",
              "axi_dma_1/M_AXI_MM2S"
            ]
          },
          "axi_dma_1_M_AXI_SG": {
            "interface_ports": [
              "M_AXI_SG",
              "axi_dma_1/M_AXI_SG"
            ]
          },
          "axi_dma_2_M_AXIS_MM2S": {
            "interface_ports": [
              "M_AXIS_MM2S1",
              "axi_dma_2/M_AXIS_MM2S"
            ]
          },
          "axi_dma_2_M_AXI_MM2S": {
            "interface_ports": [
              "M_AXI_MM2S1",
              "axi_dma_2/M_AXI_MM2S"
            ]
          },
          "axi_dma_2_M_AXI_SG": {
            "interface_ports": [
              "M_AXI_SG1",
              "axi_dma_2/M_AXI_SG"
            ]
          },
          "axi_dma_3_M_AXIS_MM2S": {
            "interface_ports": [
              "M_AXIS_MM2S2",
              "axi_dma_3/M_AXIS_MM2S"
            ]
          },
          "axi_dma_3_M_AXI_MM2S": {
            "interface_ports": [
              "M_AXI_MM2S2",
              "axi_dma_3/M_AXI_MM2S"
            ]
          },
          "axi_dma_3_M_AXI_SG": {
            "interface_ports": [
              "M_AXI_SG2",
              "axi_dma_3/M_AXI_SG"
            ]
          },
          "axi_dma_6_M_AXIS_MM2S": {
            "interface_ports": [
              "M_AXIS_MM2S3",
              "axi_dma_6/M_AXIS_MM2S"
            ]
          },
          "axi_dma_6_M_AXI_MM2S": {
            "interface_ports": [
              "M_AXI_MM2S3",
              "axi_dma_6/M_AXI_MM2S"
            ]
          },
          "axi_dma_6_M_AXI_SG": {
            "interface_ports": [
              "M_AXI_SG3",
              "axi_dma_6/M_AXI_SG"
            ]
          },
          "axi_dma_7_M_AXI_MM2S": {
            "interface_ports": [
              "M_AXI_MM2S4",
              "axi_dma_7/M_AXI_MM2S"
            ]
          },
          "axi_dma_7_M_AXI_SG": {
            "interface_ports": [
              "M_AXI_SG4",
              "axi_dma_7/M_AXI_SG"
            ]
          },
          "ps8_0_axi_periph_1_M01_AXI": {
            "interface_ports": [
              "S_AXI_LITE6",
              "axi_dma_0/S_AXI_LITE"
            ]
          },
          "ps8_0_axi_periph_1_M02_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_dma_1/S_AXI_LITE"
            ]
          },
          "ps8_0_axi_periph_1_M03_AXI": {
            "interface_ports": [
              "S_AXI_LITE1",
              "axi_dma_2/S_AXI_LITE"
            ]
          },
          "ps8_0_axi_periph_1_M04_AXI": {
            "interface_ports": [
              "S_AXI_LITE2",
              "axi_dma_3/S_AXI_LITE"
            ]
          },
          "ps8_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "S_AXI_LITE3",
              "axi_dma_6/S_AXI_LITE"
            ]
          },
          "ps8_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "S_AXI_LITE4",
              "axi_dma_7/S_AXI_LITE"
            ]
          },
          "s_axis_ctrl_1": {
            "interface_ports": [
              "M_AXIS_MM2S4",
              "axi_dma_7/M_AXIS_MM2S"
            ]
          }
        },
        "nets": {
          "axi_dma_0_mm2s_introut": {
            "ports": [
              "axi_dma_0/mm2s_introut",
              "mm2s_introut6"
            ]
          },
          "axi_dma_1_mm2s_introut": {
            "ports": [
              "axi_dma_1/mm2s_introut",
              "mm2s_introut"
            ]
          },
          "axi_dma_2_mm2s_introut": {
            "ports": [
              "axi_dma_2/mm2s_introut",
              "mm2s_introut1"
            ]
          },
          "axi_dma_3_mm2s_introut": {
            "ports": [
              "axi_dma_3/mm2s_introut",
              "mm2s_introut2"
            ]
          },
          "axi_dma_6_mm2s_introut": {
            "ports": [
              "axi_dma_6/mm2s_introut",
              "mm2s_introut3"
            ]
          },
          "axi_dma_7_mm2s_introut": {
            "ports": [
              "axi_dma_7/mm2s_introut",
              "mm2s_introut4"
            ]
          },
          "rst_ps8_0_249M_peripheral_aresetn": {
            "ports": [
              "axi_resetn",
              "axi_dma_0/axi_resetn",
              "axi_dma_2/axi_resetn",
              "axi_dma_3/axi_resetn",
              "axi_dma_6/axi_resetn",
              "axi_dma_7/axi_resetn",
              "axi_dma_1/axi_resetn"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "m_axi_mm2s_aclk",
              "axi_dma_0/m_axi_mm2s_aclk",
              "axi_dma_0/m_axi_sg_aclk",
              "axi_dma_0/s_axi_lite_aclk",
              "axi_dma_1/m_axi_mm2s_aclk",
              "axi_dma_1/m_axi_sg_aclk",
              "axi_dma_2/m_axi_sg_aclk",
              "axi_dma_2/s_axi_lite_aclk",
              "axi_dma_3/m_axi_mm2s_aclk",
              "axi_dma_3/m_axi_sg_aclk",
              "axi_dma_3/s_axi_lite_aclk",
              "axi_dma_6/s_axi_lite_aclk",
              "axi_dma_6/m_axi_sg_aclk",
              "axi_dma_6/m_axi_mm2s_aclk",
              "axi_dma_7/m_axi_mm2s_aclk",
              "axi_dma_7/m_axi_sg_aclk",
              "axi_dma_7/s_axi_lite_aclk",
              "axi_dma_1/s_axi_lite_aclk",
              "axi_dma_2/m_axi_mm2s_aclk"
            ]
          }
        }
      },
      "ps8_0_axi_periph_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/design_3_ps8_0_axi_periph_1_0/design_3_ps8_0_axi_periph_1_0.xci",
        "inst_hier_path": "ps8_0_axi_periph_1",
        "xci_name": "design_3_ps8_0_axi_periph_1_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_3_xbar_1",
            "xci_path": "ip/design_3_xbar_1/design_3_xbar_1.xci",
            "inst_hier_path": "ps8_0_axi_periph_1/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_3_auto_ds_0",
                "xci_path": "ip/design_3_auto_ds_0/design_3_auto_ds_0.xci",
                "inst_hier_path": "ps8_0_axi_periph_1/m02_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_3_auto_pc_0",
                "xci_path": "ip/design_3_auto_pc_0/design_3_auto_pc_0.xci",
                "inst_hier_path": "ps8_0_axi_periph_1/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_ps8_0_axi_periph_1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps8_0_axi_periph_1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_ps8_0_axi_periph_1": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_ps8_0_axi_periph_1": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "ps8_0_axi_periph_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps8_0_axi_periph_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "ps8_0_axi_periph_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rx0": {
        "interface_ports": {
          "S_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m00_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_fec": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_fec_ctrl": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_tlast1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "core_clk": {
            "type": "clk",
            "direction": "I"
          },
          "m_axis_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn1": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axis_broadcaster_0": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "design_3_axis_broadcaster_0_1",
            "xci_path": "ip/design_3_axis_broadcaster_0_1/design_3_axis_broadcaster_0_1.xci",
            "inst_hier_path": "rx0/axis_broadcaster_0",
            "parameters": {
              "M02_TDATA_REMAP": {
                "value": "tdata[127:0]"
              },
              "M03_TDATA_REMAP": {
                "value": "tdata[127:0]"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "16"
              },
              "NUM_MI": {
                "value": "3"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "correlator": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M_AXIS1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s00_axis": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "axis_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "axis_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axis_broadcaster_1": {
                "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                "xci_name": "design_3_axis_broadcaster_1_1",
                "xci_path": "ip/design_3_axis_broadcaster_1_1/design_3_axis_broadcaster_1_1.xci",
                "inst_hier_path": "rx0/correlator/axis_broadcaster_1"
              },
              "fifo_generator_0": {
                "vlnv": "xilinx.com:ip:fifo_generator:13.2",
                "xci_name": "design_3_fifo_generator_0_0",
                "xci_path": "ip/design_3_fifo_generator_0_0/design_3_fifo_generator_0_0.xci",
                "inst_hier_path": "rx0/correlator/fifo_generator_0",
                "parameters": {
                  "FIFO_Implementation_axis": {
                    "value": "Common_Clock_Builtin_FIFO"
                  },
                  "FIFO_Implementation_rach": {
                    "value": "Common_Clock_Distributed_RAM"
                  },
                  "FIFO_Implementation_rdch": {
                    "value": "Common_Clock_Builtin_FIFO"
                  },
                  "FIFO_Implementation_wach": {
                    "value": "Common_Clock_Distributed_RAM"
                  },
                  "FIFO_Implementation_wdch": {
                    "value": "Common_Clock_Builtin_FIFO"
                  },
                  "FIFO_Implementation_wrch": {
                    "value": "Common_Clock_Distributed_RAM"
                  },
                  "INTERFACE_TYPE": {
                    "value": "AXI_STREAM"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "16"
                  }
                }
              },
              "delay_0": {
                "vlnv": "xilinx.com:user:delay:1.0",
                "xci_name": "design_3_delay_0_0",
                "xci_path": "ip/design_3_delay_0_0/design_3_delay_0_0.xci",
                "inst_hier_path": "rx0/correlator/delay_0",
                "parameters": {
                  "DELAY": {
                    "value": "128"
                  }
                }
              },
              "ssr_IFFT_1": {
                "vlnv": "xilinx.com:user:ssr_IFFT:1.0",
                "xci_name": "design_3_ssr_IFFT_1_0",
                "xci_path": "ip/design_3_ssr_IFFT_1_0/design_3_ssr_IFFT_1_0.xci",
                "inst_hier_path": "rx0/correlator/ssr_IFFT_1",
                "parameters": {
                  "C_M00_AXIS_TDATA_WIDTH": {
                    "value": "256"
                  }
                }
              },
              "ssr_IFFT_2": {
                "vlnv": "xilinx.com:user:ssr_IFFT:1.0",
                "xci_name": "design_3_ssr_IFFT_2_0",
                "xci_path": "ip/design_3_ssr_IFFT_2_0/design_3_ssr_IFFT_2_0.xci",
                "inst_hier_path": "rx0/correlator/ssr_IFFT_2",
                "parameters": {
                  "C_M00_AXIS_TDATA_WIDTH": {
                    "value": "256"
                  }
                }
              },
              "OFDM_correlator_0": {
                "vlnv": "xilinx.com:user:OFDM_correlator:1.0",
                "xci_name": "design_3_OFDM_correlator_0_1",
                "xci_path": "ip/design_3_OFDM_correlator_0_1/design_3_OFDM_correlator_0_1.xci",
                "inst_hier_path": "rx0/correlator/OFDM_correlator_0"
              },
              "OFDM_correlator_1": {
                "vlnv": "xilinx.com:user:OFDM_correlator:1.0",
                "xci_name": "design_3_OFDM_correlator_0_2",
                "xci_path": "ip/design_3_OFDM_correlator_0_2/design_3_OFDM_correlator_0_2.xci",
                "inst_hier_path": "rx0/correlator/OFDM_correlator_1"
              },
              "ssr_FFT_0": {
                "vlnv": "xilinx.com:user:ssr_FFT:1.0",
                "xci_name": "design_3_ssr_FFT_0_0",
                "xci_path": "ip/design_3_ssr_FFT_0_0/design_3_ssr_FFT_0_0.xci",
                "inst_hier_path": "rx0/correlator/ssr_FFT_0",
                "parameters": {
                  "scaled": {
                    "value": "1"
                  }
                }
              },
              "ssr_FFT_1": {
                "vlnv": "xilinx.com:user:ssr_FFT:1.0",
                "xci_name": "design_3_ssr_FFT_1_0",
                "xci_path": "ip/design_3_ssr_FFT_1_0/design_3_ssr_FFT_1_0.xci",
                "inst_hier_path": "rx0/correlator/ssr_FFT_1",
                "parameters": {
                  "scaled": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "S_AXIS1",
                  "axis_broadcaster_1/S_AXIS"
                ]
              },
              "OFDM_correlator_0_m00_axis": {
                "interface_ports": [
                  "OFDM_correlator_0/m00_axis",
                  "ssr_IFFT_2/s00_axis"
                ]
              },
              "OFDM_correlator_1_m00_axis": {
                "interface_ports": [
                  "OFDM_correlator_1/m00_axis",
                  "ssr_IFFT_1/s00_axis"
                ]
              },
              "axis_broadcaster_0_M00_AXIS": {
                "interface_ports": [
                  "s00_axis",
                  "ssr_FFT_0/s00_axis"
                ]
              },
              "axis_broadcaster_0_M01_AXIS": {
                "interface_ports": [
                  "S_AXIS",
                  "fifo_generator_0/S_AXIS"
                ]
              },
              "axis_broadcaster_1_M00_AXIS": {
                "interface_ports": [
                  "axis_broadcaster_1/M00_AXIS",
                  "OFDM_correlator_0/s00_axis_config"
                ]
              },
              "axis_broadcaster_1_M01_AXIS": {
                "interface_ports": [
                  "axis_broadcaster_1/M01_AXIS",
                  "OFDM_correlator_1/s00_axis_config"
                ]
              },
              "delay_0_m00_axis": {
                "interface_ports": [
                  "delay_0/m00_axis",
                  "ssr_FFT_1/s00_axis"
                ]
              },
              "fifo_generator_0_M_AXIS": {
                "interface_ports": [
                  "delay_0/s00_axis",
                  "fifo_generator_0/M_AXIS"
                ]
              },
              "ssr_FFT_0_m00_axis": {
                "interface_ports": [
                  "ssr_FFT_0/m00_axis",
                  "OFDM_correlator_1/s00_axis"
                ]
              },
              "ssr_FFT_1_m00_axis": {
                "interface_ports": [
                  "ssr_FFT_1/m00_axis",
                  "OFDM_correlator_0/s00_axis"
                ]
              },
              "ssr_IFFT_1_m00_axis": {
                "interface_ports": [
                  "M_AXIS",
                  "ssr_IFFT_1/m00_axis"
                ]
              },
              "ssr_IFFT_2_m00_axis": {
                "interface_ports": [
                  "M_AXIS1",
                  "ssr_IFFT_2/m00_axis"
                ]
              }
            },
            "nets": {
              "rst_ps8_0_249M_peripheral_aresetn": {
                "ports": [
                  "axis_aresetn",
                  "axis_broadcaster_1/aresetn",
                  "fifo_generator_0/s_aresetn",
                  "delay_0/axis_aresetn",
                  "ssr_IFFT_1/s_axis_aresetn",
                  "ssr_IFFT_2/s_axis_aresetn",
                  "OFDM_correlator_0/resetn",
                  "OFDM_correlator_1/resetn",
                  "ssr_FFT_0/axis_aresetn",
                  "ssr_FFT_1/axis_aresetn"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "axis_aclk",
                  "axis_broadcaster_1/aclk",
                  "fifo_generator_0/s_aclk",
                  "delay_0/axis_aclk",
                  "ssr_IFFT_1/s_axis_aclk",
                  "ssr_IFFT_2/s_axis_aclk",
                  "OFDM_correlator_0/clk",
                  "OFDM_correlator_1/clk",
                  "ssr_FFT_0/axis_aclk",
                  "ssr_FFT_1/axis_aclk"
                ]
              }
            }
          },
          "axis_broadcaster_2": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "design_3_axis_broadcaster_2_1",
            "xci_path": "ip/design_3_axis_broadcaster_2_1/design_3_axis_broadcaster_2_1.xci",
            "inst_hier_path": "rx0/axis_broadcaster_2",
            "parameters": {
              "M02_TDATA_REMAP": {
                "value": "tdata[127:0]"
              },
              "M03_TDATA_REMAP": {
                "value": "tdata[127:0]"
              },
              "NUM_MI": {
                "value": "2"
              }
            }
          },
          "tlast_generator_0": {
            "vlnv": "xilinx.com:user:tlast_generator:1.0",
            "xci_name": "design_3_tlast_generator_0_0",
            "xci_path": "ip/design_3_tlast_generator_0_0/design_3_tlast_generator_0_0.xci",
            "inst_hier_path": "rx0/tlast_generator_0",
            "parameters": {
              "C_M00_AXIS_TDATA_WIDTH": {
                "value": "128"
              },
              "C_S00_AXIS_TDATA_WIDTH": {
                "value": "128"
              }
            }
          },
          "OFDM_demodulator_0": {
            "vlnv": "xilinx.com:user:OFDM_demodulator:1.0",
            "xci_name": "design_3_OFDM_demodulator_0_0",
            "xci_path": "ip/design_3_OFDM_demodulator_0_0/design_3_OFDM_demodulator_0_0.xci",
            "inst_hier_path": "rx0/OFDM_demodulator_0",
            "parameters": {
              "C_M00_AXIS_TDATA_WIDTH": {
                "value": "128"
              },
              "C_S00_AXIS_TDATA_WIDTH": {
                "value": "96"
              },
              "SOFT_OUTPUT": {
                "value": "1"
              }
            }
          },
          "zf_equalizer_0": {
            "vlnv": "xilinx.com:user:zf_equalizer:1.0",
            "xci_name": "design_3_zf_equalizer_0_2",
            "xci_path": "ip/design_3_zf_equalizer_0_2/design_3_zf_equalizer_0_2.xci",
            "inst_hier_path": "rx0/zf_equalizer_0",
            "interface_ports": {
              "s_axi": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "s_axi"
              }
            }
          },
          "cfo_estimator_0": {
            "vlnv": "xilinx.com:user:cfo_estimator:1.0",
            "xci_name": "design_3_cfo_estimator_0_0",
            "xci_path": "ip/design_3_cfo_estimator_0_0/design_3_cfo_estimator_0_0.xci",
            "inst_hier_path": "rx0/cfo_estimator_0"
          },
          "synchronizer_0": {
            "vlnv": "xilinx.com:user:synchronizer:1.0",
            "xci_name": "design_3_synchronizer_0_0",
            "xci_path": "ip/design_3_synchronizer_0_0/design_3_synchronizer_0_0.xci",
            "inst_hier_path": "rx0/synchronizer_0",
            "parameters": {
              "NUM_DATA_SYMBOLS": {
                "value": "16"
              },
              "cp_rm_enable": {
                "value": "0"
              }
            }
          },
          "fec_hier_rx0": {
            "interface_ports": {
              "S_AXIS_DIN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axi_fec": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXIS1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axi_fec_ctrl": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "core_clk": {
                "type": "clk",
                "direction": "I"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "sd_fec_1": {
                "vlnv": "xilinx.com:ip:sd_fec:1.1",
                "xci_name": "design_3_sd_fec_1_2",
                "xci_path": "ip/design_3_sd_fec_1_2/design_3_sd_fec_1_2.xci",
                "inst_hier_path": "rx0/fec_hier_rx0/sd_fec_1",
                "parameters": {
                  "DIN_Words": {
                    "value": "16"
                  },
                  "DOUT_Words": {
                    "value": "16"
                  },
                  "DRV_INITIALIZATION_PARAMS": {
                    "value": "{ 0x00000014,0x00000001,0x0000000C,0x00000000 }"
                  },
                  "DRV_STANDARD": {
                    "value": "1"
                  },
                  "DRV_TURBO_PARAMS": {
                    "value": "undefined"
                  },
                  "HDL_INITIALIZATION": {
                    "value": "{20 1 FEC_CODE} {12 0 AXIS_WIDTH}"
                  },
                  "LDPC_Decode": {
                    "value": "true"
                  },
                  "Parameter_Interface": {
                    "value": "Initialized_retain_I/F"
                  },
                  "Standard": {
                    "value": "5G"
                  }
                }
              },
              "axis_broadcaster_4": {
                "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                "xci_name": "design_3_axis_broadcaster_4_2",
                "xci_path": "ip/design_3_axis_broadcaster_4_2/design_3_axis_broadcaster_4_2.xci",
                "inst_hier_path": "rx0/fec_hier_rx0/axis_broadcaster_4"
              },
              "fec_controller_0": {
                "vlnv": "xilinx.com:user:fec_controller:1.0",
                "xci_name": "design_3_fec_controller_0_4",
                "xci_path": "ip/design_3_fec_controller_0_4/design_3_fec_controller_0_4.xci",
                "inst_hier_path": "rx0/fec_hier_rx0/fec_controller_0",
                "parameters": {
                  "BITS_PER_SYMBOL": {
                    "value": "8"
                  }
                }
              }
            },
            "interface_nets": {
              "S_AXIS_DIN_1": {
                "interface_ports": [
                  "S_AXIS_DIN",
                  "axis_broadcaster_4/S_AXIS"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "axis_broadcaster_4_M00_AXIS": {
                "interface_ports": [
                  "axis_broadcaster_4/M00_AXIS",
                  "fec_controller_0/s00_axis"
                ]
              },
              "axis_broadcaster_4_M01_AXIS": {
                "interface_ports": [
                  "axis_broadcaster_4/M01_AXIS",
                  "sd_fec_1/S_AXIS_DIN"
                ]
              },
              "axis_subset_converter_1_M_AXIS": {
                "interface_ports": [
                  "fec_controller_0/m00_axis",
                  "sd_fec_1/S_AXIS_CTRL"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "s_axi_fec_1": {
                "interface_ports": [
                  "s_axi_fec",
                  "sd_fec_1/S_AXI"
                ]
              },
              "s_axi_fec_ctrl_1": {
                "interface_ports": [
                  "s_axi_fec_ctrl",
                  "fec_controller_0/s_axi"
                ]
              },
              "sd_fec_1_M_AXIS_DOUT": {
                "interface_ports": [
                  "M_AXIS1",
                  "sd_fec_1/M_AXIS_DOUT"
                ]
              }
            },
            "nets": {
              "aresetn1_1": {
                "ports": [
                  "aresetn",
                  "axis_broadcaster_4/aresetn",
                  "sd_fec_1/reset_n",
                  "fec_controller_0/axis_aresetn"
                ]
              },
              "core_clk_1": {
                "ports": [
                  "core_clk",
                  "sd_fec_1/core_clk"
                ]
              },
              "m_axis_aclk_1": {
                "ports": [
                  "aclk",
                  "axis_broadcaster_4/aclk",
                  "sd_fec_1/s_axi_aclk",
                  "sd_fec_1/s_axis_ctrl_aclk",
                  "sd_fec_1/s_axis_din_aclk",
                  "sd_fec_1/m_axis_status_aclk",
                  "sd_fec_1/m_axis_dout_aclk",
                  "fec_controller_0/axis_aclk"
                ]
              }
            }
          },
          "ssr_FFT_0": {
            "vlnv": "xilinx.com:user:ssr_FFT:1.0",
            "xci_name": "design_3_ssr_FFT_0_1",
            "xci_path": "ip/design_3_ssr_FFT_0_1/design_3_ssr_FFT_0_1.xci",
            "inst_hier_path": "rx0/ssr_FFT_0",
            "parameters": {
              "FFT_SHIFT": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXIS1",
              "correlator/S_AXIS1"
            ]
          },
          "Conn9": {
            "interface_ports": [
              "s_axi_tlast1",
              "tlast_generator_0/s_axi"
            ]
          },
          "Conn10": {
            "interface_ports": [
              "s_axi1",
              "zf_equalizer_0/s_axi"
            ]
          },
          "Conn11": {
            "interface_ports": [
              "s_axi",
              "OFDM_demodulator_0/s_axi"
            ]
          },
          "OFDM_demodulator_0_m00_axis": {
            "interface_ports": [
              "OFDM_demodulator_0/m00_axis",
              "fec_hier_rx0/S_AXIS_DIN"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axis_broadcaster_0_M00_AXIS": {
            "interface_ports": [
              "axis_broadcaster_0/M00_AXIS",
              "correlator/s00_axis"
            ]
          },
          "axis_broadcaster_0_M01_AXIS": {
            "interface_ports": [
              "axis_broadcaster_0/M01_AXIS",
              "correlator/S_AXIS"
            ]
          },
          "axis_broadcaster_0_M02_AXIS": {
            "interface_ports": [
              "axis_broadcaster_0/M02_AXIS",
              "synchronizer_0/s_axis"
            ]
          },
          "axis_broadcaster_2_M01_AXIS": {
            "interface_ports": [
              "axis_broadcaster_2/M01_AXIS",
              "synchronizer_0/s_axis_corr_1"
            ]
          },
          "cfo_estimator_0_m_axis": {
            "interface_ports": [
              "cfo_estimator_0/m_axis",
              "ssr_FFT_0/s00_axis"
            ]
          },
          "correlator_M_AXIS": {
            "interface_ports": [
              "correlator/M_AXIS",
              "axis_broadcaster_2/S_AXIS"
            ]
          },
          "correlator_M_AXIS1": {
            "interface_ports": [
              "correlator/M_AXIS1",
              "synchronizer_0/s_axis_corr_2"
            ]
          },
          "fec_hier_1_M_AXIS1": {
            "interface_ports": [
              "fec_hier_rx0/M_AXIS1",
              "tlast_generator_0/s00_axis"
            ]
          },
          "medium_emulator_v1_0_0_m00_axis": {
            "interface_ports": [
              "S_AXIS",
              "axis_broadcaster_0/S_AXIS"
            ]
          },
          "s_axi_fec_1": {
            "interface_ports": [
              "s_axi_fec",
              "fec_hier_rx0/s_axi_fec"
            ]
          },
          "s_axi_fec_ctrl_1": {
            "interface_ports": [
              "s_axi_fec_ctrl",
              "fec_hier_rx0/s_axi_fec_ctrl"
            ]
          },
          "ssr_FFT_0_m00_axis": {
            "interface_ports": [
              "ssr_FFT_0/m00_axis",
              "zf_equalizer_0/s_axis"
            ]
          },
          "synchronizer_0_m_axis": {
            "interface_ports": [
              "synchronizer_0/m_axis",
              "cfo_estimator_0/s_axis"
            ]
          },
          "tlast_generator_0_m00_axis": {
            "interface_ports": [
              "m00_axis",
              "tlast_generator_0/m00_axis"
            ]
          },
          "zf_equalizer_0_m_axis": {
            "interface_ports": [
              "zf_equalizer_0/m_axis",
              "OFDM_demodulator_0/s00_axis"
            ]
          }
        },
        "nets": {
          "aresetn_1": {
            "ports": [
              "aresetn",
              "axis_broadcaster_0/aresetn",
              "correlator/axis_aresetn",
              "axis_broadcaster_2/aresetn",
              "tlast_generator_0/axis_aresetn",
              "OFDM_demodulator_0/axis_aresetn",
              "zf_equalizer_0/s_axi_aresetn",
              "cfo_estimator_0/aresetn",
              "synchronizer_0/resetn",
              "fec_hier_rx0/aresetn",
              "ssr_FFT_0/axis_aresetn"
            ]
          },
          "core_clk_1": {
            "ports": [
              "core_clk",
              "fec_hier_rx0/core_clk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "aclk",
              "axis_broadcaster_0/aclk",
              "correlator/axis_aclk",
              "axis_broadcaster_2/aclk",
              "tlast_generator_0/axis_aclk",
              "OFDM_demodulator_0/axis_aclk",
              "zf_equalizer_0/s_axi_aclk",
              "cfo_estimator_0/clk",
              "cfo_estimator_0/clk_fast",
              "synchronizer_0/clk",
              "fec_hier_rx0/aclk",
              "ssr_FFT_0/axis_aclk"
            ]
          }
        }
      },
      "rx1": {
        "interface_ports": {
          "S_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_fec": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axi_fec_ctrl": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_tlast0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axis1": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axi1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m00_axis": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis2": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s00_axis": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "core_clk": {
            "type": "clk",
            "direction": "I"
          },
          "clk300": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn300": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axis_broadcaster_0": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "design_3_axis_broadcaster_0_2",
            "xci_path": "ip/design_3_axis_broadcaster_0_2/design_3_axis_broadcaster_0_2.xci",
            "inst_hier_path": "rx1/axis_broadcaster_0",
            "parameters": {
              "HAS_TREADY": {
                "value": "1"
              },
              "M02_TDATA_REMAP": {
                "value": "tdata[127:0]"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "16"
              },
              "NUM_MI": {
                "value": "3"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "16"
              }
            }
          },
          "correlator": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "M_AXIS1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXIS1": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s00_axis": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "axis_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "axis_aresetn": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "axis_broadcaster_1": {
                "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                "xci_name": "design_3_axis_broadcaster_1_2",
                "xci_path": "ip/design_3_axis_broadcaster_1_2/design_3_axis_broadcaster_1_2.xci",
                "inst_hier_path": "rx1/correlator/axis_broadcaster_1"
              },
              "fifo_generator_0": {
                "vlnv": "xilinx.com:ip:fifo_generator:13.2",
                "xci_name": "design_3_fifo_generator_0_2",
                "xci_path": "ip/design_3_fifo_generator_0_2/design_3_fifo_generator_0_2.xci",
                "inst_hier_path": "rx1/correlator/fifo_generator_0",
                "parameters": {
                  "FIFO_Implementation_axis": {
                    "value": "Common_Clock_Builtin_FIFO"
                  },
                  "FIFO_Implementation_rach": {
                    "value": "Common_Clock_Distributed_RAM"
                  },
                  "FIFO_Implementation_rdch": {
                    "value": "Common_Clock_Builtin_FIFO"
                  },
                  "FIFO_Implementation_wach": {
                    "value": "Common_Clock_Distributed_RAM"
                  },
                  "FIFO_Implementation_wdch": {
                    "value": "Common_Clock_Builtin_FIFO"
                  },
                  "FIFO_Implementation_wrch": {
                    "value": "Common_Clock_Distributed_RAM"
                  },
                  "INTERFACE_TYPE": {
                    "value": "AXI_STREAM"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "16"
                  }
                }
              },
              "delay_0": {
                "vlnv": "xilinx.com:user:delay:1.0",
                "xci_name": "design_3_delay_0_1",
                "xci_path": "ip/design_3_delay_0_1/design_3_delay_0_1.xci",
                "inst_hier_path": "rx1/correlator/delay_0",
                "parameters": {
                  "DELAY": {
                    "value": "128"
                  }
                }
              },
              "ssr_IFFT_1": {
                "vlnv": "xilinx.com:user:ssr_IFFT:1.0",
                "xci_name": "design_3_ssr_IFFT_1_1",
                "xci_path": "ip/design_3_ssr_IFFT_1_1/design_3_ssr_IFFT_1_1.xci",
                "inst_hier_path": "rx1/correlator/ssr_IFFT_1",
                "parameters": {
                  "C_M00_AXIS_TDATA_WIDTH": {
                    "value": "256"
                  }
                }
              },
              "ssr_IFFT_2": {
                "vlnv": "xilinx.com:user:ssr_IFFT:1.0",
                "xci_name": "design_3_ssr_IFFT_2_1",
                "xci_path": "ip/design_3_ssr_IFFT_2_1/design_3_ssr_IFFT_2_1.xci",
                "inst_hier_path": "rx1/correlator/ssr_IFFT_2",
                "parameters": {
                  "C_M00_AXIS_TDATA_WIDTH": {
                    "value": "256"
                  }
                }
              },
              "OFDM_correlator_0": {
                "vlnv": "xilinx.com:user:OFDM_correlator:1.0",
                "xci_name": "design_3_OFDM_correlator_0_0",
                "xci_path": "ip/design_3_OFDM_correlator_0_0/design_3_OFDM_correlator_0_0.xci",
                "inst_hier_path": "rx1/correlator/OFDM_correlator_0"
              },
              "OFDM_correlator_1": {
                "vlnv": "xilinx.com:user:OFDM_correlator:1.0",
                "xci_name": "design_3_OFDM_correlator_1_0",
                "xci_path": "ip/design_3_OFDM_correlator_1_0/design_3_OFDM_correlator_1_0.xci",
                "inst_hier_path": "rx1/correlator/OFDM_correlator_1"
              },
              "ssr_FFT_0": {
                "vlnv": "xilinx.com:user:ssr_FFT:1.0",
                "xci_name": "design_3_ssr_FFT_0_2",
                "xci_path": "ip/design_3_ssr_FFT_0_2/design_3_ssr_FFT_0_2.xci",
                "inst_hier_path": "rx1/correlator/ssr_FFT_0",
                "parameters": {
                  "scaled": {
                    "value": "1"
                  }
                }
              },
              "ssr_FFT_1": {
                "vlnv": "xilinx.com:user:ssr_FFT:1.0",
                "xci_name": "design_3_ssr_FFT_1_1",
                "xci_path": "ip/design_3_ssr_FFT_1_1/design_3_ssr_FFT_1_1.xci",
                "inst_hier_path": "rx1/correlator/ssr_FFT_1",
                "parameters": {
                  "scaled": {
                    "value": "1"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "S_AXIS1",
                  "axis_broadcaster_1/S_AXIS"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "OFDM_correlator_0_m00_axis": {
                "interface_ports": [
                  "OFDM_correlator_0/m00_axis",
                  "ssr_IFFT_1/s00_axis"
                ]
              },
              "OFDM_correlator_1_m00_axis": {
                "interface_ports": [
                  "OFDM_correlator_1/m00_axis",
                  "ssr_IFFT_2/s00_axis"
                ]
              },
              "axis_broadcaster_0_M00_AXIS": {
                "interface_ports": [
                  "s00_axis",
                  "ssr_FFT_0/s00_axis"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "axis_broadcaster_0_M01_AXIS": {
                "interface_ports": [
                  "S_AXIS",
                  "fifo_generator_0/S_AXIS"
                ]
              },
              "axis_broadcaster_1_M00_AXIS": {
                "interface_ports": [
                  "OFDM_correlator_0/s00_axis_config",
                  "axis_broadcaster_1/M00_AXIS"
                ]
              },
              "axis_broadcaster_1_M01_AXIS": {
                "interface_ports": [
                  "OFDM_correlator_1/s00_axis_config",
                  "axis_broadcaster_1/M01_AXIS"
                ]
              },
              "delay_0_m00_axis": {
                "interface_ports": [
                  "delay_0/m00_axis",
                  "ssr_FFT_1/s00_axis"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  },
                  "MARK_DEBUG": {
                    "value": "true"
                  }
                }
              },
              "fifo_generator_0_M_AXIS": {
                "interface_ports": [
                  "delay_0/s00_axis",
                  "fifo_generator_0/M_AXIS"
                ]
              },
              "ssr_FFT_0_m00_axis": {
                "interface_ports": [
                  "ssr_FFT_0/m00_axis",
                  "OFDM_correlator_0/s00_axis"
                ]
              },
              "ssr_FFT_1_m00_axis": {
                "interface_ports": [
                  "OFDM_correlator_1/s00_axis",
                  "ssr_FFT_1/m00_axis"
                ]
              },
              "ssr_IFFT_1_m00_axis": {
                "interface_ports": [
                  "M_AXIS",
                  "ssr_IFFT_1/m00_axis"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "ssr_IFFT_2_m00_axis": {
                "interface_ports": [
                  "M_AXIS1",
                  "ssr_IFFT_2/m00_axis"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              }
            },
            "nets": {
              "rst_ps8_0_249M_peripheral_aresetn": {
                "ports": [
                  "axis_aresetn",
                  "axis_broadcaster_1/aresetn",
                  "fifo_generator_0/s_aresetn",
                  "delay_0/axis_aresetn",
                  "ssr_IFFT_1/s_axis_aresetn",
                  "ssr_IFFT_2/s_axis_aresetn",
                  "OFDM_correlator_0/resetn",
                  "OFDM_correlator_1/resetn",
                  "ssr_FFT_0/axis_aresetn",
                  "ssr_FFT_1/axis_aresetn"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "axis_aclk",
                  "axis_broadcaster_1/aclk",
                  "fifo_generator_0/s_aclk",
                  "delay_0/axis_aclk",
                  "ssr_IFFT_1/s_axis_aclk",
                  "ssr_IFFT_2/s_axis_aclk",
                  "OFDM_correlator_0/clk",
                  "OFDM_correlator_1/clk",
                  "ssr_FFT_0/axis_aclk",
                  "ssr_FFT_1/axis_aclk"
                ]
              }
            }
          },
          "tlast_generator_0": {
            "vlnv": "xilinx.com:user:tlast_generator:1.0",
            "xci_name": "design_3_tlast_generator_0_1",
            "xci_path": "ip/design_3_tlast_generator_0_1/design_3_tlast_generator_0_1.xci",
            "inst_hier_path": "rx1/tlast_generator_0",
            "parameters": {
              "C_M00_AXIS_TDATA_WIDTH": {
                "value": "128"
              },
              "C_S00_AXIS_TDATA_WIDTH": {
                "value": "128"
              }
            }
          },
          "fec_hier_rx1": {
            "interface_ports": {
              "S_AXIS_DIN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axi_fec": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M_AXIS1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axi_fec_ctrl": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "core_clk": {
                "type": "clk",
                "direction": "I"
              },
              "aclk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "sd_fec_1": {
                "vlnv": "xilinx.com:ip:sd_fec:1.1",
                "xci_name": "design_3_sd_fec_1_1",
                "xci_path": "ip/design_3_sd_fec_1_1/design_3_sd_fec_1_1.xci",
                "inst_hier_path": "rx1/fec_hier_rx1/sd_fec_1",
                "parameters": {
                  "DIN_Words": {
                    "value": "16"
                  },
                  "DOUT_Words": {
                    "value": "16"
                  },
                  "DRV_INITIALIZATION_PARAMS": {
                    "value": "{ 0x00000014,0x00000001,0x0000000C,0x00000000 }"
                  },
                  "DRV_STANDARD": {
                    "value": "1"
                  },
                  "DRV_TURBO_PARAMS": {
                    "value": "undefined"
                  },
                  "HDL_INITIALIZATION": {
                    "value": "{20 1 FEC_CODE} {12 0 AXIS_WIDTH}"
                  },
                  "LDPC_Decode": {
                    "value": "true"
                  },
                  "Parameter_Interface": {
                    "value": "Initialized_retain_I/F"
                  },
                  "Standard": {
                    "value": "5G"
                  }
                }
              },
              "axis_broadcaster_4": {
                "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                "xci_name": "design_3_axis_broadcaster_4_1",
                "xci_path": "ip/design_3_axis_broadcaster_4_1/design_3_axis_broadcaster_4_1.xci",
                "inst_hier_path": "rx1/fec_hier_rx1/axis_broadcaster_4"
              },
              "fec_controller_0": {
                "vlnv": "xilinx.com:user:fec_controller:1.0",
                "xci_name": "design_3_fec_controller_0_1",
                "xci_path": "ip/design_3_fec_controller_0_1/design_3_fec_controller_0_1.xci",
                "inst_hier_path": "rx1/fec_hier_rx1/fec_controller_0",
                "parameters": {
                  "BITS_PER_SYMBOL": {
                    "value": "8"
                  }
                }
              }
            },
            "interface_nets": {
              "S_AXIS_DIN_1": {
                "interface_ports": [
                  "S_AXIS_DIN",
                  "axis_broadcaster_4/S_AXIS"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "axis_broadcaster_4_M00_AXIS": {
                "interface_ports": [
                  "axis_broadcaster_4/M00_AXIS",
                  "fec_controller_0/s00_axis"
                ]
              },
              "axis_broadcaster_4_M01_AXIS": {
                "interface_ports": [
                  "axis_broadcaster_4/M01_AXIS",
                  "sd_fec_1/S_AXIS_DIN"
                ]
              },
              "axis_subset_converter_1_M_AXIS": {
                "interface_ports": [
                  "fec_controller_0/m00_axis",
                  "sd_fec_1/S_AXIS_CTRL"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "s_axi_fec_1": {
                "interface_ports": [
                  "s_axi_fec",
                  "sd_fec_1/S_AXI"
                ]
              },
              "s_axi_fec_ctrl_1": {
                "interface_ports": [
                  "s_axi_fec_ctrl",
                  "fec_controller_0/s_axi"
                ]
              },
              "sd_fec_1_M_AXIS_DOUT": {
                "interface_ports": [
                  "M_AXIS1",
                  "sd_fec_1/M_AXIS_DOUT"
                ]
              }
            },
            "nets": {
              "aresetn1_1": {
                "ports": [
                  "aresetn",
                  "axis_broadcaster_4/aresetn",
                  "sd_fec_1/reset_n",
                  "fec_controller_0/axis_aresetn"
                ]
              },
              "core_clk_1": {
                "ports": [
                  "core_clk",
                  "sd_fec_1/core_clk"
                ]
              },
              "m_axis_aclk_1": {
                "ports": [
                  "aclk",
                  "axis_broadcaster_4/aclk",
                  "sd_fec_1/s_axi_aclk",
                  "sd_fec_1/s_axis_ctrl_aclk",
                  "sd_fec_1/s_axis_din_aclk",
                  "sd_fec_1/m_axis_status_aclk",
                  "sd_fec_1/m_axis_dout_aclk",
                  "fec_controller_0/axis_aclk"
                ]
              }
            }
          },
          "OFDM_demodulator_0": {
            "vlnv": "xilinx.com:user:OFDM_demodulator:1.0",
            "xci_name": "design_3_OFDM_demodulator_0_1",
            "xci_path": "ip/design_3_OFDM_demodulator_0_1/design_3_OFDM_demodulator_0_1.xci",
            "inst_hier_path": "rx1/OFDM_demodulator_0",
            "parameters": {
              "C_M00_AXIS_TDATA_WIDTH": {
                "value": "128"
              },
              "C_S00_AXIS_TDATA_WIDTH": {
                "value": "96"
              },
              "SOFT_OUTPUT": {
                "value": "1"
              }
            }
          },
          "zf_equalizer_0": {
            "vlnv": "xilinx.com:user:zf_equalizer:1.0",
            "xci_name": "design_3_zf_equalizer_0_0",
            "xci_path": "ip/design_3_zf_equalizer_0_0/design_3_zf_equalizer_0_0.xci",
            "inst_hier_path": "rx1/zf_equalizer_0",
            "interface_ports": {
              "s_axi": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "s_axi"
              }
            }
          },
          "cfo_estimator_0": {
            "vlnv": "xilinx.com:user:cfo_estimator:1.0",
            "xci_name": "design_3_cfo_estimator_0_1",
            "xci_path": "ip/design_3_cfo_estimator_0_1/design_3_cfo_estimator_0_1.xci",
            "inst_hier_path": "rx1/cfo_estimator_0"
          },
          "synchronizer_0": {
            "vlnv": "xilinx.com:user:synchronizer:1.0",
            "xci_name": "design_3_synchronizer_0_1",
            "xci_path": "ip/design_3_synchronizer_0_1/design_3_synchronizer_0_1.xci",
            "inst_hier_path": "rx1/synchronizer_0",
            "parameters": {
              "NUM_DATA_SYMBOLS": {
                "value": "16"
              },
              "cp_rm_enable": {
                "value": "0"
              }
            }
          },
          "ssr_FFT_0": {
            "vlnv": "xilinx.com:user:ssr_FFT:1.0",
            "xci_name": "design_3_ssr_FFT_0_3",
            "xci_path": "ip/design_3_ssr_FFT_0_3/design_3_ssr_FFT_0_3.xci",
            "inst_hier_path": "rx1/ssr_FFT_0",
            "parameters": {
              "FFT_SHIFT": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXIS1",
              "correlator/S_AXIS1"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "Conn2": {
            "interface_ports": [
              "s_axi1",
              "zf_equalizer_0/s_axi"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "s_axi_tlast0",
              "tlast_generator_0/s_axi"
            ]
          },
          "Conn10": {
            "interface_ports": [
              "s_axi",
              "OFDM_demodulator_0/s_axi"
            ]
          },
          "OFDM_demodulator_0_m00_axis": {
            "interface_ports": [
              "OFDM_demodulator_0/m00_axis",
              "fec_hier_rx1/S_AXIS_DIN"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "axis_broadcaster_0_M00_AXIS": {
            "interface_ports": [
              "axis_broadcaster_0/M00_AXIS",
              "correlator/s00_axis"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axis_broadcaster_0_M01_AXIS": {
            "interface_ports": [
              "axis_broadcaster_0/M01_AXIS",
              "correlator/S_AXIS"
            ]
          },
          "axis_broadcaster_0_M02_AXIS": {
            "interface_ports": [
              "synchronizer_0/s_axis",
              "axis_broadcaster_0/M02_AXIS"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "cfo_estimator_0_m_axis": {
            "interface_ports": [
              "cfo_estimator_0/m_axis",
              "ssr_FFT_0/s00_axis",
              "m_axis2"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "correlator_M_AXIS": {
            "interface_ports": [
              "synchronizer_0/s_axis_corr_1",
              "correlator/M_AXIS"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "correlator_M_AXIS1": {
            "interface_ports": [
              "synchronizer_0/s_axis_corr_2",
              "correlator/M_AXIS1"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "fec_hier_M_AXIS1": {
            "interface_ports": [
              "fec_hier_rx1/M_AXIS1",
              "tlast_generator_0/s00_axis"
            ]
          },
          "medium_emulator_v1_0_0_m00_axis": {
            "interface_ports": [
              "S_AXIS",
              "axis_broadcaster_0/S_AXIS"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "pilot_zero_remover_0_m00_axis": {
            "interface_ports": [
              "OFDM_demodulator_0/s00_axis",
              "zf_equalizer_0/m_axis",
              "s00_axis"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "s_axi_fec_1": {
            "interface_ports": [
              "s_axi_fec",
              "fec_hier_rx1/s_axi_fec"
            ]
          },
          "s_axi_fec_ctrl_1": {
            "interface_ports": [
              "s_axi_fec_ctrl",
              "fec_hier_rx1/s_axi_fec_ctrl"
            ]
          },
          "ssr_FFT_0_m00_axis": {
            "interface_ports": [
              "ssr_FFT_0/m00_axis",
              "zf_equalizer_0/s_axis",
              "m00_axis"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "synchronizer_0_m_axis": {
            "interface_ports": [
              "synchronizer_0/m_axis",
              "cfo_estimator_0/s_axis",
              "m_axis1"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "tlast_generator_0_m00_axis": {
            "interface_ports": [
              "M_AXIS",
              "tlast_generator_0/m00_axis"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          }
        },
        "nets": {
          "core_clk_1": {
            "ports": [
              "core_clk",
              "fec_hier_rx1/core_clk"
            ]
          },
          "rst_ps8_0_249M_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "axis_broadcaster_0/aresetn",
              "correlator/axis_aresetn",
              "tlast_generator_0/axis_aresetn",
              "fec_hier_rx1/aresetn",
              "OFDM_demodulator_0/axis_aresetn",
              "zf_equalizer_0/s_axi_aresetn",
              "cfo_estimator_0/aresetn",
              "synchronizer_0/resetn",
              "ssr_FFT_0/axis_aresetn"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "aclk",
              "axis_broadcaster_0/aclk",
              "correlator/axis_aclk",
              "tlast_generator_0/axis_aclk",
              "fec_hier_rx1/aclk",
              "OFDM_demodulator_0/axis_aclk",
              "zf_equalizer_0/s_axi_aclk",
              "cfo_estimator_0/clk",
              "cfo_estimator_0/clk_fast",
              "synchronizer_0/clk",
              "ssr_FFT_0/axis_aclk"
            ]
          }
        }
      },
      "tx0": {
        "interface_ports": {
          "m00_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_config": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m00_axis1": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_framer_ctrl": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axi_fec": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axis_fec_in": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axi_fec_ctrl": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axis_data": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_data": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "core_clk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "OFDM_Framer_0": {
            "vlnv": "xilinx.com:user:OFDM_Framer:1.0",
            "xci_name": "design_3_OFDM_Framer_0_0",
            "xci_path": "ip/design_3_OFDM_Framer_0_0/design_3_OFDM_Framer_0_0.xci",
            "inst_hier_path": "tx0/OFDM_Framer_0",
            "parameters": {
              "SAMPS_PER_FRAME": {
                "value": "300"
              }
            }
          },
          "fec_hier_tx0": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axis_fec_in": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI_FEC": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_lite_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "axi_resetn": {
                "type": "rst",
                "direction": "I"
              },
              "core_clk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "axis_subset_converter_2": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "design_3_axis_subset_converter_2_2",
                "xci_path": "ip/design_3_axis_subset_converter_2_2/design_3_axis_subset_converter_2_2.xci",
                "inst_hier_path": "tx0/fec_hier_tx0/axis_subset_converter_2",
                "parameters": {
                  "M_TDATA_NUM_BYTES": {
                    "value": "16"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "4"
                  },
                  "TDATA_REMAP": {
                    "value": "96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,tdata[31:0]"
                  },
                  "TKEEP_REMAP": {
                    "value": "1'b0"
                  }
                }
              },
              "axis_subset_converter_3": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "design_3_axis_subset_converter_3_0",
                "xci_path": "ip/design_3_axis_subset_converter_3_0/design_3_axis_subset_converter_3_0.xci",
                "inst_hier_path": "tx0/fec_hier_tx0/axis_subset_converter_3",
                "parameters": {
                  "M_TDATA_NUM_BYTES": {
                    "value": "4"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "16"
                  },
                  "TDATA_REMAP": {
                    "value": "tdata[31:0]"
                  },
                  "TKEEP_REMAP": {
                    "value": "1'b0"
                  }
                }
              },
              "sd_fec_0": {
                "vlnv": "xilinx.com:ip:sd_fec:1.1",
                "xci_name": "design_3_sd_fec_0_0",
                "xci_path": "ip/design_3_sd_fec_0_0/design_3_sd_fec_0_0.xci",
                "inst_hier_path": "tx0/fec_hier_tx0/sd_fec_0",
                "parameters": {
                  "Build_SDK_Project": {
                    "value": "true"
                  },
                  "DIN_Words": {
                    "value": "4"
                  },
                  "DOUT_Words": {
                    "value": "4"
                  },
                  "DRV_INITIALIZATION_PARAMS": {
                    "value": "{ 0x00000014,0x00000001,0x0000000C,0x00000000 }"
                  },
                  "DRV_STANDARD": {
                    "value": "1"
                  },
                  "DRV_TURBO_PARAMS": {
                    "value": "undefined"
                  },
                  "Example_Design_PS_Type": {
                    "value": "ZYNQ_UltraScale+_RFSoC"
                  },
                  "HDL_INITIALIZATION": {
                    "value": "{20 1 FEC_CODE} {12 0 AXIS_WIDTH}"
                  },
                  "Include_Encoder": {
                    "value": "true"
                  },
                  "Include_PS_Example_Design": {
                    "value": "true"
                  },
                  "LDPC_Decode": {
                    "value": "false"
                  },
                  "LDPC_Encode": {
                    "value": "true"
                  },
                  "Parameter_Interface": {
                    "value": "Initialized_retain_I/F"
                  },
                  "Standard": {
                    "value": "5G"
                  }
                }
              },
              "axis_broadcaster_0": {
                "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                "xci_name": "design_3_axis_broadcaster_0_3",
                "xci_path": "ip/design_3_axis_broadcaster_0_3/design_3_axis_broadcaster_0_3.xci",
                "inst_hier_path": "tx0/fec_hier_tx0/axis_broadcaster_0"
              },
              "fec_controller_0": {
                "vlnv": "xilinx.com:user:fec_controller:1.0",
                "xci_name": "design_3_fec_controller_0_2",
                "xci_path": "ip/design_3_fec_controller_0_2/design_3_fec_controller_0_2.xci",
                "inst_hier_path": "tx0/fec_hier_tx0/fec_controller_0",
                "parameters": {
                  "C_S00_AXIS_TDATA_WIDTH": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXIS",
                  "axis_subset_converter_3/M_AXIS"
                ],
                "hdl_attributes": {
                  "DEBUG": {
                    "value": "true"
                  }
                }
              },
              "Conn2": {
                "interface_ports": [
                  "s_axis_fec_in",
                  "axis_broadcaster_0/S_AXIS"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "S_AXI_FEC",
                  "sd_fec_0/S_AXI"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "s_axi",
                  "fec_controller_0/s_axi"
                ]
              },
              "axis_broadcaster_0_M00_AXIS": {
                "interface_ports": [
                  "axis_broadcaster_0/M00_AXIS",
                  "fec_controller_0/s00_axis"
                ]
              },
              "axis_broadcaster_0_M01_AXIS": {
                "interface_ports": [
                  "axis_broadcaster_0/M01_AXIS",
                  "axis_subset_converter_2/S_AXIS"
                ]
              },
              "axis_subset_converter_2_M_AXIS": {
                "interface_ports": [
                  "axis_subset_converter_2/M_AXIS",
                  "sd_fec_0/S_AXIS_DIN"
                ]
              },
              "fec_controller_0_m00_axis": {
                "interface_ports": [
                  "fec_controller_0/m00_axis",
                  "sd_fec_0/S_AXIS_CTRL"
                ]
              },
              "sd_fec_0_M_AXIS_DOUT": {
                "interface_ports": [
                  "sd_fec_0/M_AXIS_DOUT",
                  "axis_subset_converter_3/S_AXIS"
                ]
              }
            },
            "nets": {
              "axi_resetn_1": {
                "ports": [
                  "axi_resetn",
                  "axis_subset_converter_2/aresetn",
                  "sd_fec_0/reset_n",
                  "axis_subset_converter_3/aresetn",
                  "axis_broadcaster_0/aresetn",
                  "fec_controller_0/axis_aresetn"
                ]
              },
              "core_clk_1": {
                "ports": [
                  "core_clk",
                  "sd_fec_0/core_clk"
                ]
              },
              "s_axi_lite_aclk_1": {
                "ports": [
                  "s_axi_lite_aclk",
                  "axis_broadcaster_0/aclk",
                  "axis_subset_converter_2/aclk",
                  "sd_fec_0/s_axi_aclk",
                  "sd_fec_0/s_axis_ctrl_aclk",
                  "sd_fec_0/s_axis_din_aclk",
                  "sd_fec_0/m_axis_status_aclk",
                  "sd_fec_0/m_axis_dout_aclk",
                  "axis_subset_converter_3/aclk",
                  "fec_controller_0/axis_aclk"
                ]
              }
            }
          },
          "ssr_IFFT_0": {
            "vlnv": "xilinx.com:user:ssr_IFFT:1.0",
            "xci_name": "design_3_ssr_IFFT_0_0",
            "xci_path": "ip/design_3_ssr_IFFT_0_0/design_3_ssr_IFFT_0_0.xci",
            "inst_hier_path": "tx0/ssr_IFFT_0",
            "parameters": {
              "C_M00_AXIS_TDATA_WIDTH": {
                "value": "128"
              },
              "fft_shift": {
                "value": "1"
              },
              "insert_cp": {
                "value": "1"
              },
              "scaled": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "s_axis_config",
              "OFDM_Framer_0/s_axis_config"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "s_axi_fec_ctrl",
              "fec_hier_tx0/s_axi"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "s_axis_framer_ctrl",
              "OFDM_Framer_0/s_axis_ctrl"
            ]
          },
          "OFDM_Framer_0_m_axis_data": {
            "interface_ports": [
              "OFDM_Framer_0/m_axis_data",
              "ssr_IFFT_0/s00_axis",
              "m_axis_data"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "S_AXI_FEC_1": {
            "interface_ports": [
              "s_axi_fec",
              "fec_hier_tx0/S_AXI_FEC"
            ]
          },
          "fec_hier_M_AXIS": {
            "interface_ports": [
              "OFDM_Framer_0/s_axis_data",
              "fec_hier_tx0/M_AXIS",
              "s_axis_data"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "s_axis_fec_in_1": {
            "interface_ports": [
              "s_axis_fec_in",
              "fec_hier_tx0/s_axis_fec_in"
            ]
          },
          "ssr_IFFT_0_m00_axis": {
            "interface_ports": [
              "m00_axis",
              "ssr_IFFT_0/m00_axis",
              "m00_axis1"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              },
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          }
        },
        "nets": {
          "core_clk_1": {
            "ports": [
              "core_clk",
              "fec_hier_tx0/core_clk"
            ]
          },
          "rst_ps8_0_249M_peripheral_aresetn": {
            "ports": [
              "axi_resetn",
              "OFDM_Framer_0/axis_aresetn",
              "fec_hier_tx0/axi_resetn",
              "ssr_IFFT_0/s_axis_aresetn"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s_axi_lite_aclk",
              "OFDM_Framer_0/axis_aclk",
              "fec_hier_tx0/s_axi_lite_aclk",
              "ssr_IFFT_0/s_axis_aclk"
            ]
          }
        }
      },
      "tx1": {
        "interface_ports": {
          "m00_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_config": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_data": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_ctrl": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI_FEC": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "core_clk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "OFDM_Framer_0": {
            "vlnv": "xilinx.com:user:OFDM_Framer:1.0",
            "xci_name": "design_3_OFDM_Framer_0_1",
            "xci_path": "ip/design_3_OFDM_Framer_0_1/design_3_OFDM_Framer_0_1.xci",
            "inst_hier_path": "tx1/OFDM_Framer_0",
            "parameters": {
              "SAMPS_PER_FRAME": {
                "value": "300"
              }
            }
          },
          "fec_hier_tx1": {
            "interface_ports": {
              "M_AXIS": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "s_axis_fec_in": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "S_AXI_FEC": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "s_axi": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_lite_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "axi_resetn": {
                "type": "rst",
                "direction": "I"
              },
              "core_clk": {
                "type": "clk",
                "direction": "I"
              }
            },
            "components": {
              "axis_subset_converter_2": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "design_3_axis_subset_converter_2_3",
                "xci_path": "ip/design_3_axis_subset_converter_2_3/design_3_axis_subset_converter_2_3.xci",
                "inst_hier_path": "tx1/fec_hier_tx1/axis_subset_converter_2",
                "parameters": {
                  "M_TDATA_NUM_BYTES": {
                    "value": "16"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "4"
                  },
                  "TDATA_REMAP": {
                    "value": "96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,tdata[31:0]"
                  },
                  "TKEEP_REMAP": {
                    "value": "1'b0"
                  }
                }
              },
              "axis_subset_converter_3": {
                "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
                "xci_name": "design_3_axis_subset_converter_3_1",
                "xci_path": "ip/design_3_axis_subset_converter_3_1/design_3_axis_subset_converter_3_1.xci",
                "inst_hier_path": "tx1/fec_hier_tx1/axis_subset_converter_3",
                "parameters": {
                  "M_TDATA_NUM_BYTES": {
                    "value": "4"
                  },
                  "S_TDATA_NUM_BYTES": {
                    "value": "16"
                  },
                  "TDATA_REMAP": {
                    "value": "tdata[31:0]"
                  },
                  "TKEEP_REMAP": {
                    "value": "1'b0"
                  }
                }
              },
              "sd_fec_0": {
                "vlnv": "xilinx.com:ip:sd_fec:1.1",
                "xci_name": "design_3_sd_fec_0_1",
                "xci_path": "ip/design_3_sd_fec_0_1/design_3_sd_fec_0_1.xci",
                "inst_hier_path": "tx1/fec_hier_tx1/sd_fec_0",
                "parameters": {
                  "Build_SDK_Project": {
                    "value": "true"
                  },
                  "DIN_Words": {
                    "value": "4"
                  },
                  "DOUT_Words": {
                    "value": "4"
                  },
                  "DRV_INITIALIZATION_PARAMS": {
                    "value": "{ 0x00000014,0x00000001,0x0000000C,0x00000000 }"
                  },
                  "DRV_STANDARD": {
                    "value": "1"
                  },
                  "DRV_TURBO_PARAMS": {
                    "value": "undefined"
                  },
                  "Example_Design_PS_Type": {
                    "value": "ZYNQ_UltraScale+_RFSoC"
                  },
                  "HDL_INITIALIZATION": {
                    "value": "{20 1 FEC_CODE} {12 0 AXIS_WIDTH}"
                  },
                  "Include_Encoder": {
                    "value": "true"
                  },
                  "Include_PS_Example_Design": {
                    "value": "true"
                  },
                  "LDPC_Decode": {
                    "value": "false"
                  },
                  "LDPC_Encode": {
                    "value": "true"
                  },
                  "Parameter_Interface": {
                    "value": "Initialized_retain_I/F"
                  },
                  "Standard": {
                    "value": "5G"
                  }
                }
              },
              "axis_broadcaster_0": {
                "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
                "xci_name": "design_3_axis_broadcaster_0_4",
                "xci_path": "ip/design_3_axis_broadcaster_0_4/design_3_axis_broadcaster_0_4.xci",
                "inst_hier_path": "tx1/fec_hier_tx1/axis_broadcaster_0"
              },
              "fec_controller_0": {
                "vlnv": "xilinx.com:user:fec_controller:1.0",
                "xci_name": "design_3_fec_controller_0_3",
                "xci_path": "ip/design_3_fec_controller_0_3/design_3_fec_controller_0_3.xci",
                "inst_hier_path": "tx1/fec_hier_tx1/fec_controller_0",
                "parameters": {
                  "C_S00_AXIS_TDATA_WIDTH": {
                    "value": "32"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "M_AXIS",
                  "axis_subset_converter_3/M_AXIS"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "s_axis_fec_in",
                  "axis_broadcaster_0/S_AXIS"
                ]
              },
              "Conn3": {
                "interface_ports": [
                  "S_AXI_FEC",
                  "sd_fec_0/S_AXI"
                ]
              },
              "Conn4": {
                "interface_ports": [
                  "s_axi",
                  "fec_controller_0/s_axi"
                ]
              },
              "axis_broadcaster_0_M00_AXIS": {
                "interface_ports": [
                  "axis_broadcaster_0/M00_AXIS",
                  "fec_controller_0/s00_axis"
                ]
              },
              "axis_broadcaster_0_M01_AXIS": {
                "interface_ports": [
                  "axis_broadcaster_0/M01_AXIS",
                  "axis_subset_converter_2/S_AXIS"
                ]
              },
              "axis_subset_converter_2_M_AXIS": {
                "interface_ports": [
                  "axis_subset_converter_2/M_AXIS",
                  "sd_fec_0/S_AXIS_DIN"
                ]
              },
              "fec_controller_0_m00_axis": {
                "interface_ports": [
                  "fec_controller_0/m00_axis",
                  "sd_fec_0/S_AXIS_CTRL"
                ]
              },
              "sd_fec_0_M_AXIS_DOUT": {
                "interface_ports": [
                  "sd_fec_0/M_AXIS_DOUT",
                  "axis_subset_converter_3/S_AXIS"
                ]
              }
            },
            "nets": {
              "axi_resetn_1": {
                "ports": [
                  "axi_resetn",
                  "axis_subset_converter_2/aresetn",
                  "sd_fec_0/reset_n",
                  "axis_subset_converter_3/aresetn",
                  "axis_broadcaster_0/aresetn",
                  "fec_controller_0/axis_aresetn"
                ]
              },
              "core_clk_1": {
                "ports": [
                  "core_clk",
                  "sd_fec_0/core_clk"
                ]
              },
              "s_axi_lite_aclk_1": {
                "ports": [
                  "s_axi_lite_aclk",
                  "axis_broadcaster_0/aclk",
                  "axis_subset_converter_2/aclk",
                  "sd_fec_0/s_axi_aclk",
                  "sd_fec_0/s_axis_ctrl_aclk",
                  "sd_fec_0/s_axis_din_aclk",
                  "sd_fec_0/m_axis_status_aclk",
                  "sd_fec_0/m_axis_dout_aclk",
                  "axis_subset_converter_3/aclk",
                  "fec_controller_0/axis_aclk"
                ]
              }
            }
          },
          "ssr_IFFT_0": {
            "vlnv": "xilinx.com:user:ssr_IFFT:1.0",
            "xci_name": "design_3_ssr_IFFT_0_1",
            "xci_path": "ip/design_3_ssr_IFFT_0_1/design_3_ssr_IFFT_0_1.xci",
            "inst_hier_path": "tx1/ssr_IFFT_0",
            "parameters": {
              "C_M00_AXIS_TDATA_WIDTH": {
                "value": "128"
              },
              "fft_shift": {
                "value": "1"
              },
              "insert_cp": {
                "value": "1"
              },
              "scaled": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "s_axis_config",
              "OFDM_Framer_0/s_axis_config"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI_FEC",
              "fec_hier_tx1/S_AXI_FEC"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "s_axi",
              "fec_hier_tx1/s_axi"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "s_axis_ctrl",
              "OFDM_Framer_0/s_axis_ctrl"
            ]
          },
          "OFDM_Framer_0_m_axis_data": {
            "interface_ports": [
              "OFDM_Framer_0/m_axis_data",
              "ssr_IFFT_0/s00_axis"
            ]
          },
          "fec_hier_M_AXIS": {
            "interface_ports": [
              "fec_hier_tx1/M_AXIS",
              "OFDM_Framer_0/s_axis_data"
            ]
          },
          "s_axis_data_1": {
            "interface_ports": [
              "s_axis_data",
              "fec_hier_tx1/s_axis_fec_in"
            ]
          },
          "ssr_IFFT_0_m00_axis": {
            "interface_ports": [
              "m00_axis",
              "ssr_IFFT_0/m00_axis"
            ]
          }
        },
        "nets": {
          "axi_resetn_1": {
            "ports": [
              "axi_resetn",
              "OFDM_Framer_0/axis_aresetn",
              "fec_hier_tx1/axi_resetn",
              "ssr_IFFT_0/s_axis_aresetn"
            ]
          },
          "core_clk_1": {
            "ports": [
              "core_clk",
              "fec_hier_tx1/core_clk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s_axi_lite_aclk",
              "OFDM_Framer_0/axis_aclk",
              "fec_hier_tx1/s_axi_lite_aclk",
              "ssr_IFFT_0/s_axis_aclk"
            ]
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_3_xlconcat_0_0",
        "xci_path": "ip/design_3_xlconcat_0_0/design_3_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "8"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_3_xlconcat_1_0",
        "xci_path": "ip/design_3_xlconcat_1_0/design_3_xlconcat_1_0.xci",
        "inst_hier_path": "xlconcat_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          }
        }
      },
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
        "xci_name": "design_3_zynq_ultra_ps_e_0_0",
        "xci_path": "ip/design_3_zynq_ultra_ps_e_0_0/design_3_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "CAN0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CAN1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CSU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "DP_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "NAND_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PCIE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PJTAG_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PMU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS33"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_DYNAMIC_DDR_CONFIG_EN": {
            "value": "1"
          },
          "PSU_MIO_0_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_0_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_0_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_10_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_10_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_10_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_10_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_11_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_11_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_11_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_11_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_12_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_12_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_12_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_13_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_13_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_13_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_13_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_13_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_14_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_14_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_14_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_14_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_15_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_15_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_15_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_15_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_16_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_16_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_16_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_16_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_17_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_17_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_17_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_17_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_18_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_18_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_19_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_1_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_1_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_20_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_20_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_20_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_20_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_20_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_21_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_21_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_21_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_21_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_21_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_22_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_22_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_22_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_22_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_22_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_23_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_23_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_23_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_24_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_24_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_24_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_24_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_24_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_25_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_25_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_25_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_25_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_25_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_26_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_26_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_26_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_26_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_26_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_27_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_27_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_28_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_28_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_29_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_2_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_2_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_2_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_2_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_30_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_30_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_31_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_31_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_31_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_32_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_32_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_32_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_33_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_33_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_33_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_34_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_34_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_34_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_35_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_35_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_35_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_36_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_36_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_36_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_37_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_37_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_37_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_38_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_38_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_38_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_38_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_38_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_39_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_39_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_39_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_39_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_3_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_3_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_3_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_3_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_40_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_40_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_40_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_40_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_41_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_41_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_41_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_41_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_42_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_42_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_42_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_42_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_43_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_43_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_43_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_43_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_43_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_44_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_44_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_44_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_44_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_44_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_45_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_45_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_46_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_46_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_47_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_47_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_47_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_47_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_48_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_48_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_48_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_48_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_49_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_49_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_49_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_49_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_4_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_4_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_4_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_50_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_50_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_50_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_51_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_51_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_52_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_52_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_53_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_53_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_54_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_54_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_55_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_55_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_56_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_56_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_57_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_57_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_57_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_57_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_58_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_58_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_58_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_59_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_59_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_59_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_59_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_5_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_5_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_5_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_60_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_60_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_60_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_60_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_61_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_61_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_61_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_61_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_62_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_62_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_62_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_62_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_63_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_63_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_63_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_63_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_64_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_64_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_64_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_65_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_65_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_65_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_66_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_66_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_66_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_67_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_67_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_67_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_68_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_68_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_68_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_69_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_69_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_69_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_6_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_6_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_70_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_70_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_71_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_71_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_72_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_72_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_73_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_73_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_74_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_74_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_75_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_75_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_76_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_77_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_77_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_77_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_77_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_7_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_7_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_7_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_8_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_8_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_8_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_8_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_9_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_9_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_9_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_9_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU_VALUE_SILVERSION": {
            "value": "3"
          },
          "PSU__ACPU0__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU1__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU2__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU3__POWER__ON": {
            "value": "1"
          },
          "PSU__ACTUAL__IP": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.656006"
          },
          "PSU__AFI0_COHERENCY": {
            "value": "0"
          },
          "PSU__AFI1_COHERENCY": {
            "value": "0"
          },
          "PSU__AUX_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__CAN0_LOOP_CAN1__ENABLE": {
            "value": "0"
          },
          "PSU__CAN0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.988037"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI0_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI1_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI2_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI3_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI4_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI5_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__DIVISOR0": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.999750"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": {
            "value": "25"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.785446"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": {
            "value": "27"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.997009"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": {
            "value": "300"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "0"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": {
            "value": "NA"
          },
          "PSU__CRF_APB__GTGREF0__ENABLE": {
            "value": "NA"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6__ENABLE": {
            "value": "0"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
            "value": "180"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
            "value": "SysOsc"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": {
            "value": "1500"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "199.998001"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.999800"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__CSU__CSU_TAMPER_0__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_10__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_11__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_12__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_1__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_2__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_3__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_4__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_5__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_6__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_7__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_8__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_9__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__AL": {
            "value": "0"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "15"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "UDIMM"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__ECC_SCRUB": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE": {
            "value": "1"
          },
          "PSU__DDRC__ENABLE_2T_TIMING": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE_DP_SWITCH": {
            "value": "0"
          },
          "PSU__DDRC__EN_2ND_CLK": {
            "value": "0"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__FREQ_MHZ": {
            "value": "1"
          },
          "PSU__DDRC__LPDDR3_DUALRANK_SDP": {
            "value": "0"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__PLL_BYPASS": {
            "value": "0"
          },
          "PSU__DDRC__PWR_DOWN_EN": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__RD_DQS_CENTER": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2133P"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "15"
          },
          "PSU__DDRC__T_RP": {
            "value": "15"
          },
          "PSU__DDRC__VIDEO_BUFFER_SIZE": {
            "value": "0"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR_QOS_ENABLE": {
            "value": "0"
          },
          "PSU__DDR_SW_REFRESH_ENABLED": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__DEVICE_TYPE": {
            "value": "RFSOC"
          },
          "PSU__DISPLAYPORT__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE0__IO": {
            "value": "GT Lane1"
          },
          "PSU__DISPLAYPORT__LANE1__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE1__IO": {
            "value": "GT Lane0"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__IO": {
            "value": "MIO 27 .. 30"
          },
          "PSU__DP__LANE_SEL": {
            "value": "Dual Lower"
          },
          "PSU__DP__REF_CLK_FREQ": {
            "value": "27"
          },
          "PSU__DP__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__ENABLE__DDR__REFRESH__SIGNALS": {
            "value": "0"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__EN_AXI_STATUS_PORTS": {
            "value": "0"
          },
          "PSU__EN_EMIO_TRACE": {
            "value": "0"
          },
          "PSU__EP__IP": {
            "value": "0"
          },
          "PSU__EXPAND__CORESIGHT": {
            "value": "0"
          },
          "PSU__EXPAND__FPD_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__GIC": {
            "value": "0"
          },
          "PSU__EXPAND__LOWER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__UPPER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__FPDMASTERS_COHERENCY": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL3_ENABLE": {
            "value": "0"
          },
          "PSU__FP__POWER__ON": {
            "value": "1"
          },
          "PSU__FTM__CTI_IN_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_3": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_3": {
            "value": "0"
          },
          "PSU__FTM__GPI": {
            "value": "0"
          },
          "PSU__FTM__GPO": {
            "value": "0"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GEN_IPI_0__MASTER": {
            "value": "APU"
          },
          "PSU__GEN_IPI_10__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_1__MASTER": {
            "value": "RPU0"
          },
          "PSU__GEN_IPI_2__MASTER": {
            "value": "RPU1"
          },
          "PSU__GEN_IPI_3__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_4__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_5__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_6__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_7__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_8__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_9__MASTER": {
            "value": "NONE"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[94:0]"
          },
          "PSU__GPU_PP0__POWER__ON": {
            "value": "0"
          },
          "PSU__GPU_PP1__POWER__ON": {
            "value": "0"
          },
          "PSU__GT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__GT__LINK_SPEED": {
            "value": "HBR"
          },
          "PSU__GT__PRE_EMPH_LVL_4": {
            "value": "0"
          },
          "PSU__GT__VLT_SWNG_LVL_4": {
            "value": "0"
          },
          "PSU__HPM0_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__I2C0_LOOP_I2C1__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__IRQ_P2F_ADMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AIB_AXI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AMS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APM_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_COMM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CPUMNT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CTI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_EXTERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_L2ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_PMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_REGS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ATB_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CLKMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CSUPMU_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DDR_SS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPDMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPORT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_EFUSE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_ATB_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GDMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPIO__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_OCM_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_DMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_LEGACY__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSC__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PL_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_QSPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_PERMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_ALARM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_SECONDS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SATA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1_WAKE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_PPD_CCI__INT": {
            "value": "0"
          },
          "PSU__L2_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__LPDMA0_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA1_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA2_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA3_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA4_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA5_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA6_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA7_COHERENCY": {
            "value": "0"
          },
          "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": {
            "value": "APB"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__MAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__NAND__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__NAND__READY_BUSY__ENABLE": {
            "value": "0"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "1"
          },
          "PSU__OCM_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK1__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK2__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK3__POWER__ON": {
            "value": "1"
          },
          "PSU__OVERRIDE_HPX_QOS": {
            "value": "0"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PCIE__ACS_VIOLAION": {
            "value": "0"
          },
          "PSU__PCIE__AER_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__INTX_GENERATION": {
            "value": "0"
          },
          "PSU__PCIE__MSIX_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__MSI_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PJTAG__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL__POWER__ON": {
            "value": "1"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO0__IO": {
            "value": "MIO 32"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO1__IO": {
            "value": "MIO 33"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO2__IO": {
            "value": "MIO 34"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO3__IO": {
            "value": "MIO 35"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO4__IO": {
            "value": "MIO 36"
          },
          "PSU__PMU__GPO4__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO5__IO": {
            "value": "MIO 37"
          },
          "PSU__PMU__GPO5__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__DDR_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__ENABLE": {
            "value": "0"
          },
          "PSU__PROTECTION__FPD_SEGMENTS": {
            "value": "SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"
          },
          "PSU__PROTECTION__LPD_SEGMENTS": {
            "value": "SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;1|S_AXI_HPC0_FPD:NA;1|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__MASTERS_TZ": {
            "value": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"
          },
          "PSU__PROTECTION__OCM_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__PRESUBSYSTEMS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__PROTECTION__SUBSYSTEMS": {
            "value": "PMU Firmware:PMU|Secure Subsystem:"
          },
          "PSU__PSS_ALT_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__PSS_ALT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__REPORT__DBGLOG": {
            "value": "0"
          },
          "PSU__RPU_COHERENCY": {
            "value": "0"
          },
          "PSU__RPU__POWER__ON": {
            "value": "1"
          },
          "PSU__SATA__LANE0__ENABLE": {
            "value": "0"
          },
          "PSU__SATA__LANE1__IO": {
            "value": "GT Lane3"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SATA__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__SATA__REF_CLK_SEL": {
            "value": "Ref Clk3"
          },
          "PSU__SAXIGP0__DATA_WIDTH": {
            "value": "32"
          },
          "PSU__SAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 39 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 3.0"
          },
          "PSU__SPI0_LOOP_SPI1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TCM0A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM0B__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1B__POWER__ON": {
            "value": "1"
          },
          "PSU__TESTSCAN__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRACE__INTERNAL_WIDTH": {
            "value": "32"
          },
          "PSU__TRACE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRISTATE__INVERTED": {
            "value": "1"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0_LOOP_UART1__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__USB1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE_DIFF_RW_CLK_GP0": {
            "value": "0"
          },
          "PSU__USE_DIFF_RW_CLK_GP1": {
            "value": "0"
          },
          "PSU__USE__ADMA": {
            "value": "0"
          },
          "PSU__USE__APU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__AUDIO": {
            "value": "0"
          },
          "PSU__USE__CLK": {
            "value": "0"
          },
          "PSU__USE__CLK0": {
            "value": "0"
          },
          "PSU__USE__CLK1": {
            "value": "0"
          },
          "PSU__USE__CLK2": {
            "value": "0"
          },
          "PSU__USE__CLK3": {
            "value": "0"
          },
          "PSU__USE__CROSS_TRIGGER": {
            "value": "0"
          },
          "PSU__USE__DDR_INTF_REQUESTED": {
            "value": "0"
          },
          "PSU__USE__DEBUG__TEST": {
            "value": "0"
          },
          "PSU__USE__EVENT_RPU": {
            "value": "0"
          },
          "PSU__USE__FABRIC__RST": {
            "value": "1"
          },
          "PSU__USE__FTM": {
            "value": "0"
          },
          "PSU__USE__GDMA": {
            "value": "0"
          },
          "PSU__USE__IRQ": {
            "value": "0"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__PROC_EVENT_BUS": {
            "value": "0"
          },
          "PSU__USE__RPU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__RST0": {
            "value": "0"
          },
          "PSU__USE__RST1": {
            "value": "0"
          },
          "PSU__USE__RST2": {
            "value": "0"
          },
          "PSU__USE__RST3": {
            "value": "0"
          },
          "PSU__USE__RTC": {
            "value": "0"
          },
          "PSU__USE__STM": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACE": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACP": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "0"
          },
          "PSU__USE__USB3_0_HUB": {
            "value": "0"
          },
          "PSU__USE__USB3_1_HUB": {
            "value": "0"
          },
          "PSU__USE__VIDEO": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "QSPI_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SATA_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SUBPRESET1": {
            "value": "Custom"
          },
          "SUBPRESET2": {
            "value": "Custom"
          },
          "SWDT0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SWDT1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TRACE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB1_BOARD_INTERFACE": {
            "value": "custom"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            },
            "parameters": {
              "master_id": {
                "value": "15"
              }
            }
          },
          "M_AXI_HPM1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xB0000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "40"
            },
            "parameters": {
              "master_id": {
                "value": "21"
              }
            }
          },
          "S_AXI_HPC0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP0"
          },
          "S_AXI_HPC1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "SAXIGP1"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "usp_rf_data_converter_0": {
        "vlnv": "xilinx.com:ip:usp_rf_data_converter:2.5",
        "xci_name": "design_3_usp_rf_data_converter_0_0",
        "xci_path": "ip/design_3_usp_rf_data_converter_0_0/design_3_usp_rf_data_converter_0_0.xci",
        "inst_hier_path": "usp_rf_data_converter_0",
        "parameters": {
          "ADC0_Outclk_Freq": {
            "value": "92.160"
          },
          "ADC0_Refclk_Freq": {
            "value": "1474.560"
          },
          "ADC0_Sampling_Rate": {
            "value": "1.47456"
          },
          "ADC_Coarse_Mixer_Freq00": {
            "value": "2"
          },
          "ADC_Coarse_Mixer_Freq02": {
            "value": "2"
          },
          "ADC_Data_Type00": {
            "value": "1"
          },
          "ADC_Data_Type02": {
            "value": "1"
          },
          "ADC_Data_Width00": {
            "value": "4"
          },
          "ADC_Data_Width02": {
            "value": "4"
          },
          "ADC_Decimation_Mode00": {
            "value": "4"
          },
          "ADC_Decimation_Mode02": {
            "value": "4"
          },
          "ADC_Mixer_Mode00": {
            "value": "0"
          },
          "ADC_Mixer_Mode02": {
            "value": "0"
          },
          "ADC_Mixer_Type00": {
            "value": "1"
          },
          "ADC_Mixer_Type01": {
            "value": "1"
          },
          "ADC_Mixer_Type02": {
            "value": "1"
          },
          "ADC_Mixer_Type03": {
            "value": "1"
          },
          "ADC_Slice02_Enable": {
            "value": "true"
          },
          "DAC1_Outclk_Freq": {
            "value": "92.160"
          },
          "DAC1_Refclk_Freq": {
            "value": "1474.560"
          },
          "DAC1_Sampling_Rate": {
            "value": "1.47456"
          },
          "DAC_Coarse_Mixer_Freq12": {
            "value": "1"
          },
          "DAC_Coarse_Mixer_Freq13": {
            "value": "1"
          },
          "DAC_Data_Width12": {
            "value": "8"
          },
          "DAC_Data_Width13": {
            "value": "8"
          },
          "DAC_Interpolation_Mode12": {
            "value": "4"
          },
          "DAC_Interpolation_Mode13": {
            "value": "4"
          },
          "DAC_Invsinc_Ctrl13": {
            "value": "false"
          },
          "DAC_Mixer_Mode12": {
            "value": "0"
          },
          "DAC_Mixer_Mode13": {
            "value": "0"
          },
          "DAC_Mixer_Type12": {
            "value": "1"
          },
          "DAC_Mixer_Type13": {
            "value": "1"
          },
          "DAC_Slice12_Enable": {
            "value": "true"
          },
          "DAC_Slice13_Enable": {
            "value": "true"
          }
        }
      },
      "hier_sync_tx": {
        "interface_ports": {
          "M_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXIS4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "m_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "fifo_generator_1": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_3_fifo_generator_0_5",
            "xci_path": "ip/design_3_fifo_generator_0_5/design_3_fifo_generator_0_5.xci",
            "inst_hier_path": "hier_sync_tx/fifo_generator_1",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Independent_Clock"
              },
              "FIFO_Implementation_axis": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_rach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_wach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_wrch": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "TDATA_NUM_BYTES": {
                "value": "4"
              }
            }
          },
          "fifo_generator_2": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_3_fifo_generator_0_6",
            "xci_path": "ip/design_3_fifo_generator_0_6/design_3_fifo_generator_0_6.xci",
            "inst_hier_path": "hier_sync_tx/fifo_generator_2",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Independent_Clock"
              },
              "Enable_TLAST": {
                "value": "true"
              },
              "FIFO_Implementation_axis": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_rach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_wach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_wrch": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "TDATA_NUM_BYTES": {
                "value": "4"
              }
            }
          },
          "fifo_generator_0": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_3_fifo_generator_0_4",
            "xci_path": "ip/design_3_fifo_generator_0_4/design_3_fifo_generator_0_4.xci",
            "inst_hier_path": "hier_sync_tx/fifo_generator_0",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Independent_Clock"
              },
              "Enable_TLAST": {
                "value": "true"
              },
              "FIFO_Implementation_axis": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_rach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_wach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_wrch": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "TDATA_NUM_BYTES": {
                "value": "4"
              }
            }
          },
          "fifo_generator_3": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_3_fifo_generator_1_3",
            "xci_path": "ip/design_3_fifo_generator_1_3/design_3_fifo_generator_1_3.xci",
            "inst_hier_path": "hier_sync_tx/fifo_generator_3",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Independent_Clock"
              },
              "FIFO_Implementation_axis": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_rach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_wach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_wrch": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "TDATA_NUM_BYTES": {
                "value": "4"
              }
            }
          },
          "fifo_generator_4": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_3_fifo_generator_2_0",
            "xci_path": "ip/design_3_fifo_generator_2_0/design_3_fifo_generator_2_0.xci",
            "inst_hier_path": "hier_sync_tx/fifo_generator_4",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Independent_Clock"
              },
              "FIFO_Implementation_axis": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_rach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_wach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_wrch": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "TDATA_NUM_BYTES": {
                "value": "4"
              }
            }
          },
          "smartconnect_5": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "design_3_smartconnect_4_0",
            "xci_path": "ip/design_3_smartconnect_4_0/design_3_smartconnect_4_0.xci",
            "inst_hier_path": "hier_sync_tx/smartconnect_5",
            "parameters": {
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXIS3",
              "fifo_generator_3/S_AXIS"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXIS4",
              "fifo_generator_4/S_AXIS"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M_AXIS3",
              "fifo_generator_3/M_AXIS"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M_AXIS4",
              "fifo_generator_4/M_AXIS"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "S00_AXI",
              "smartconnect_5/S00_AXI"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "M03_AXI",
              "smartconnect_5/M03_AXI"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "M00_AXI",
              "smartconnect_5/M00_AXI"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "M01_AXI",
              "smartconnect_5/M01_AXI"
            ]
          },
          "Conn9": {
            "interface_ports": [
              "M02_AXI",
              "smartconnect_5/M02_AXI"
            ]
          },
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "M_AXIS1",
              "fifo_generator_2/M_AXIS"
            ]
          },
          "dmas_tx_M_AXIS_MM2S": {
            "interface_ports": [
              "S_AXIS2",
              "fifo_generator_0/S_AXIS"
            ]
          },
          "dmas_tx_M_AXIS_MM2S3": {
            "interface_ports": [
              "S_AXIS",
              "fifo_generator_1/S_AXIS"
            ]
          },
          "dmas_tx_M_AXIS_MM2S6": {
            "interface_ports": [
              "S_AXIS1",
              "fifo_generator_2/S_AXIS"
            ]
          },
          "fifo_generator_0_M_AXIS": {
            "interface_ports": [
              "M_AXIS2",
              "fifo_generator_0/M_AXIS"
            ]
          },
          "fifo_generator_1_M_AXIS": {
            "interface_ports": [
              "M_AXIS",
              "fifo_generator_1/M_AXIS"
            ]
          }
        },
        "nets": {
          "rst_ps8_0_249M_peripheral_aresetn": {
            "ports": [
              "s_aresetn",
              "fifo_generator_0/s_aresetn",
              "fifo_generator_2/s_aresetn",
              "fifo_generator_1/s_aresetn",
              "fifo_generator_4/s_aresetn",
              "fifo_generator_3/s_aresetn",
              "smartconnect_5/aresetn"
            ]
          },
          "usp_rf_data_converter_0_clk_dac1": {
            "ports": [
              "m_aclk",
              "fifo_generator_0/m_aclk",
              "fifo_generator_2/m_aclk",
              "fifo_generator_1/m_aclk",
              "fifo_generator_4/m_aclk",
              "fifo_generator_3/m_aclk",
              "smartconnect_5/aclk1"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s_aclk",
              "fifo_generator_0/s_aclk",
              "fifo_generator_2/s_aclk",
              "fifo_generator_1/s_aclk",
              "fifo_generator_4/s_aclk",
              "fifo_generator_3/s_aclk",
              "smartconnect_5/aclk"
            ]
          }
        }
      },
      "reset_hier": {
        "ports": {
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "slowest_sync_clk1": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "slowest_sync_clk2": {
            "type": "clk",
            "direction": "I"
          },
          "peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "slowest_sync_clk3": {
            "type": "clk",
            "direction": "I"
          },
          "peripheral_aresetn2": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "rst_ps8_0_249M1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_3_rst_ps8_0_249M1_0",
            "xci_path": "ip/design_3_rst_ps8_0_249M1_0/design_3_rst_ps8_0_249M1_0.xci",
            "inst_hier_path": "reset_hier/rst_ps8_0_249M1"
          },
          "rst_ps8_0_249M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_3_rst_ps8_0_249M_0",
            "xci_path": "ip/design_3_rst_ps8_0_249M_0/design_3_rst_ps8_0_249M_0.xci",
            "inst_hier_path": "reset_hier/rst_ps8_0_249M"
          },
          "rst_ps8_0_249M3": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_3_rst_ps8_0_249M2_0",
            "xci_path": "ip/design_3_rst_ps8_0_249M2_0/design_3_rst_ps8_0_249M2_0.xci",
            "inst_hier_path": "reset_hier/rst_ps8_0_249M3"
          },
          "rst_ps8_0_249M2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_3_rst_ps8_0_249M_1",
            "xci_path": "ip/design_3_rst_ps8_0_249M_1/design_3_rst_ps8_0_249M_1.xci",
            "inst_hier_path": "reset_hier/rst_ps8_0_249M2"
          }
        },
        "nets": {
          "axi_resetn_1": {
            "ports": [
              "rst_ps8_0_249M2/peripheral_aresetn",
              "peripheral_aresetn2"
            ]
          },
          "clk_wiz_0_clk_out2": {
            "ports": [
              "slowest_sync_clk",
              "rst_ps8_0_249M1/slowest_sync_clk"
            ]
          },
          "rst_ps8_0_249M1_peripheral_aresetn": {
            "ports": [
              "rst_ps8_0_249M1/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          },
          "rst_ps8_0_249M3_peripheral_aresetn": {
            "ports": [
              "rst_ps8_0_249M3/peripheral_aresetn",
              "peripheral_aresetn1"
            ]
          },
          "rst_ps8_0_249M_peripheral_aresetn": {
            "ports": [
              "rst_ps8_0_249M/peripheral_aresetn",
              "ext_reset_in1",
              "rst_ps8_0_249M2/ext_reset_in",
              "rst_ps8_0_249M3/ext_reset_in"
            ]
          },
          "usp_rf_data_converter_0_clk_adc0": {
            "ports": [
              "slowest_sync_clk2",
              "rst_ps8_0_249M3/slowest_sync_clk"
            ]
          },
          "usp_rf_data_converter_0_clk_dac1": {
            "ports": [
              "slowest_sync_clk3",
              "rst_ps8_0_249M2/slowest_sync_clk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "slowest_sync_clk1",
              "rst_ps8_0_249M/slowest_sync_clk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_resetn0": {
            "ports": [
              "ext_reset_in",
              "rst_ps8_0_249M/ext_reset_in",
              "rst_ps8_0_249M1/ext_reset_in"
            ]
          }
        }
      },
      "hier_sync_rx": {
        "interface_ports": {
          "S_AXIS1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M01_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M06_AXI2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aclk1": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn1": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "fifo_generator_6": {
            "vlnv": "xilinx.com:ip:fifo_generator:13.2",
            "xci_name": "design_3_fifo_generator_5_3",
            "xci_path": "ip/design_3_fifo_generator_5_3/design_3_fifo_generator_5_3.xci",
            "inst_hier_path": "hier_sync_rx/fifo_generator_6",
            "parameters": {
              "Clock_Type_AXI": {
                "value": "Independent_Clock"
              },
              "Enable_TLAST": {
                "value": "true"
              },
              "FIFO_Implementation_axis": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_rach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_rdch": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_wach": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "FIFO_Implementation_wdch": {
                "value": "Independent_Clocks_Builtin_FIFO"
              },
              "FIFO_Implementation_wrch": {
                "value": "Independent_Clocks_Distributed_RAM"
              },
              "INTERFACE_TYPE": {
                "value": "AXI_STREAM"
              },
              "TDATA_NUM_BYTES": {
                "value": "4"
              }
            }
          },
          "smartconnect_0": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "design_3_smartconnect_0_0",
            "xci_path": "ip/design_3_smartconnect_0_0/design_3_smartconnect_0_0.xci",
            "inst_hier_path": "hier_sync_rx/smartconnect_0",
            "parameters": {
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_MI": {
                "value": "10"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI",
                  "M09_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M08_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M09_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "smartconnect_4": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "design_3_smartconnect_0_1",
            "xci_path": "ip/design_3_smartconnect_0_1/design_3_smartconnect_0_1.xci",
            "inst_hier_path": "hier_sync_rx/smartconnect_4",
            "parameters": {
              "NUM_CLKS": {
                "value": "2"
              },
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "1"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "axis_broadcaster_1": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "design_3_axis_broadcaster_1_0",
            "xci_path": "ip/design_3_axis_broadcaster_1_0/design_3_axis_broadcaster_1_0.xci",
            "inst_hier_path": "hier_sync_rx/axis_broadcaster_1",
            "parameters": {
              "HAS_TLAST": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "M06_AXI2",
              "smartconnect_0/M06_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M07_AXI2",
              "smartconnect_0/M07_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "M08_AXI",
              "smartconnect_0/M08_AXI"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "Conn4": {
            "interface_ports": [
              "M09_AXI",
              "smartconnect_0/M09_AXI"
            ]
          },
          "axis_broadcaster_1_M00_AXIS": {
            "interface_ports": [
              "M00_AXIS",
              "axis_broadcaster_1/M00_AXIS"
            ],
            "hdl_attributes": {
              "DEBUG": {
                "value": "true"
              }
            }
          },
          "axis_broadcaster_1_M01_AXIS": {
            "interface_ports": [
              "M01_AXIS",
              "axis_broadcaster_1/M01_AXIS"
            ]
          },
          "dmas_tx_M_AXIS_MM2S1": {
            "interface_ports": [
              "axis_broadcaster_1/S_AXIS",
              "fifo_generator_6/M_AXIS"
            ]
          },
          "dmas_tx_M_AXIS_MM2S5": {
            "interface_ports": [
              "S_AXIS1",
              "fifo_generator_6/S_AXIS"
            ]
          },
          "ps8_0_axi_periph_1_M07_AXI": {
            "interface_ports": [
              "S00_AXI1",
              "smartconnect_4/S00_AXI"
            ]
          },
          "ps8_0_axi_periph_1_M12_AXI": {
            "interface_ports": [
              "S00_AXI",
              "smartconnect_0/S00_AXI"
            ]
          },
          "s_axi_2": {
            "interface_ports": [
              "M00_AXI",
              "smartconnect_0/M00_AXI"
            ]
          },
          "s_axi_fec_2": {
            "interface_ports": [
              "M01_AXI",
              "smartconnect_0/M01_AXI"
            ]
          },
          "s_axi_fec_ctrl_1": {
            "interface_ports": [
              "M02_AXI",
              "smartconnect_0/M02_AXI"
            ]
          },
          "s_axi_tlast0_1": {
            "interface_ports": [
              "M03_AXI",
              "smartconnect_0/M03_AXI"
            ]
          },
          "smartconnect_0_M04_AXI": {
            "interface_ports": [
              "M06_AXI",
              "smartconnect_0/M04_AXI"
            ]
          },
          "smartconnect_0_M05_AXI": {
            "interface_ports": [
              "M07_AXI",
              "smartconnect_0/M05_AXI"
            ]
          },
          "smartconnect_4_M00_AXI": {
            "interface_ports": [
              "M02_AXI1",
              "smartconnect_4/M00_AXI"
            ]
          },
          "smartconnect_4_M01_AXI": {
            "interface_ports": [
              "M03_AXI1",
              "smartconnect_4/M01_AXI"
            ]
          },
          "smartconnect_4_M02_AXI": {
            "interface_ports": [
              "M04_AXI1",
              "smartconnect_4/M02_AXI"
            ]
          },
          "smartconnect_4_M03_AXI": {
            "interface_ports": [
              "M05_AXI1",
              "smartconnect_4/M03_AXI"
            ]
          },
          "smartconnect_4_M04_AXI": {
            "interface_ports": [
              "M06_AXI1",
              "smartconnect_4/M04_AXI"
            ]
          },
          "smartconnect_4_M05_AXI": {
            "interface_ports": [
              "M07_AXI1",
              "smartconnect_4/M05_AXI"
            ]
          }
        },
        "nets": {
          "rst_ps8_0_249M3_peripheral_aresetn": {
            "ports": [
              "aresetn1",
              "axis_broadcaster_1/aresetn"
            ]
          },
          "rst_ps8_0_249M_peripheral_aresetn": {
            "ports": [
              "aresetn",
              "smartconnect_0/aresetn",
              "smartconnect_4/aresetn",
              "fifo_generator_6/s_aresetn"
            ]
          },
          "usp_rf_data_converter_0_clk_adc0": {
            "ports": [
              "aclk",
              "axis_broadcaster_1/aclk",
              "smartconnect_0/aclk1",
              "smartconnect_4/aclk1",
              "fifo_generator_6/m_aclk"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "aclk1",
              "smartconnect_0/aclk",
              "smartconnect_4/aclk",
              "fifo_generator_6/s_aclk"
            ]
          }
        }
      },
      "axi_smc_2": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_3_axi_smc_1_1",
        "xci_path": "ip/design_3_axi_smc_1_1/design_3_axi_smc_1_1.xci",
        "inst_hier_path": "axi_smc_2",
        "parameters": {
          "NUM_MI": {
            "value": "8"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI",
              "M04_AXI",
              "M05_AXI",
              "M06_AXI",
              "M07_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "signal_detect_0": {
        "vlnv": "xilinx.com:user:signal_detect:1.0",
        "xci_name": "design_3_signal_detect_0_0",
        "xci_path": "ip/design_3_signal_detect_0_0/design_3_signal_detect_0_0.xci",
        "inst_hier_path": "signal_detect_0",
        "parameters": {
          "C_S_AXI_ADDR_WIDTH": {
            "value": "4"
          }
        }
      },
      "signal_detect_1": {
        "vlnv": "xilinx.com:user:signal_detect:1.0",
        "xci_name": "design_3_signal_detect_1_0",
        "xci_path": "ip/design_3_signal_detect_1_0/design_3_signal_detect_1_0.xci",
        "inst_hier_path": "signal_detect_1",
        "parameters": {
          "C_S_AXI_ADDR_WIDTH": {
            "value": "4"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_3_system_ila_0_1",
        "xci_path": "ip/design_3_system_ila_0_1/design_3_system_ila_0_1.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "16384"
          },
          "C_MON_TYPE": {
            "value": "INTERFACE"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "6"
          },
          "C_NUM_OF_PROBES": {
            "value": "0"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_PROBE2_TYPE": {
            "value": "0"
          },
          "C_PROBE3_TYPE": {
            "value": "0"
          },
          "C_PROBE4_TYPE": {
            "value": "0"
          },
          "C_PROBE5_TYPE": {
            "value": "0"
          },
          "C_PROBE6_TYPE": {
            "value": "0"
          },
          "C_PROBE7_TYPE": {
            "value": "0"
          },
          "C_PROBE8_TYPE": {
            "value": "0"
          },
          "C_SLOT_0_APC_EN": {
            "value": "0"
          },
          "C_SLOT_0_AXI_DATA_SEL": {
            "value": "1"
          },
          "C_SLOT_0_AXI_TRIG_SEL": {
            "value": "1"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_1_APC_EN": {
            "value": "0"
          },
          "C_SLOT_1_AXI_DATA_SEL": {
            "value": "1"
          },
          "C_SLOT_1_AXI_TRIG_SEL": {
            "value": "1"
          },
          "C_SLOT_1_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_2_APC_EN": {
            "value": "0"
          },
          "C_SLOT_2_AXI_DATA_SEL": {
            "value": "1"
          },
          "C_SLOT_2_AXI_TRIG_SEL": {
            "value": "1"
          },
          "C_SLOT_2_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_3_APC_EN": {
            "value": "0"
          },
          "C_SLOT_3_AXI_DATA_SEL": {
            "value": "1"
          },
          "C_SLOT_3_AXI_TRIG_SEL": {
            "value": "1"
          },
          "C_SLOT_3_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_4_APC_EN": {
            "value": "0"
          },
          "C_SLOT_4_AXI_DATA_SEL": {
            "value": "1"
          },
          "C_SLOT_4_AXI_TRIG_SEL": {
            "value": "1"
          },
          "C_SLOT_4_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_5_APC_EN": {
            "value": "0"
          },
          "C_SLOT_5_AXI_DATA_SEL": {
            "value": "1"
          },
          "C_SLOT_5_AXI_TRIG_SEL": {
            "value": "1"
          },
          "C_SLOT_5_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_1_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_2_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_3_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_4_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_5_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        }
      },
      "iq_interleaver_gain_0": {
        "vlnv": "xilinx.com:user:iq_interleaver_gain:1.0",
        "xci_name": "design_3_iq_interleaver_gain_0_0",
        "xci_path": "ip/design_3_iq_interleaver_gain_0_0/design_3_iq_interleaver_gain_0_0.xci",
        "inst_hier_path": "iq_interleaver_gain_0"
      },
      "iq_interleaver_gain_1": {
        "vlnv": "xilinx.com:user:iq_interleaver_gain:1.0",
        "xci_name": "design_3_iq_interleaver_gain_0_1",
        "xci_path": "ip/design_3_iq_interleaver_gain_0_1/design_3_iq_interleaver_gain_0_1.xci",
        "inst_hier_path": "iq_interleaver_gain_1"
      }
    },
    "interface_nets": {
      "CLK_IN1_D_1": {
        "interface_ports": [
          "CLK_IN1_D",
          "clk_wiz_0/CLK_IN1_D"
        ]
      },
      "Conn": {
        "interface_ports": [
          "system_ila_0/SLOT_0_AXIS",
          "rx1/m_axis1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          }
        }
      },
      "Conn1": {
        "interface_ports": [
          "system_ila_0/SLOT_1_AXIS",
          "rx1/m00_axis"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          }
        }
      },
      "Conn2": {
        "interface_ports": [
          "system_ila_0/SLOT_2_AXIS",
          "rx1/s00_axis"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          }
        }
      },
      "Conn3": {
        "interface_ports": [
          "system_ila_0/SLOT_4_AXIS",
          "rx1/m_axis2"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          }
        }
      },
      "S00_AXI1_1": {
        "interface_ports": [
          "hier_sync_rx/S00_AXI1",
          "ps8_0_axi_periph_1/M00_AXI"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "hier_sync_tx/S00_AXI",
          "ps8_0_axi_periph_1/M01_AXI"
        ]
      },
      "S00_AXI_2": {
        "interface_ports": [
          "hier_sync_rx/S00_AXI",
          "ps8_0_axi_periph_1/M03_AXI"
        ]
      },
      "S_AXI_FEC_4": {
        "interface_ports": [
          "tx1/S_AXI_FEC",
          "hier_sync_tx/M01_AXI"
        ]
      },
      "S_AXI_LITE1_1": {
        "interface_ports": [
          "dmas_tx/S_AXI_LITE1",
          "axi_smc_2/M01_AXI"
        ]
      },
      "S_AXI_LITE1_2": {
        "interface_ports": [
          "dmas_rx/S_AXI_LITE1",
          "axi_smc_2/M05_AXI"
        ]
      },
      "S_AXI_LITE2_1": {
        "interface_ports": [
          "dmas_tx/S_AXI_LITE2",
          "axi_smc_2/M02_AXI"
        ]
      },
      "S_AXI_LITE3_1": {
        "interface_ports": [
          "dmas_tx/S_AXI_LITE3",
          "axi_smc_2/M03_AXI"
        ]
      },
      "S_AXI_LITE4_1": {
        "interface_ports": [
          "dmas_tx/S_AXI_LITE4",
          "axi_smc_2/M04_AXI"
        ]
      },
      "S_AXI_LITE6_1": {
        "interface_ports": [
          "dmas_tx/S_AXI_LITE6",
          "axi_smc_2/M06_AXI"
        ]
      },
      "S_AXI_LITE_1": {
        "interface_ports": [
          "dmas_tx/S_AXI_LITE",
          "axi_smc_2/M00_AXI"
        ]
      },
      "adc0_clk_1": {
        "interface_ports": [
          "adc0_clk",
          "usp_rf_data_converter_0/adc0_clk"
        ]
      },
      "axi4_iq_interleaver_0_m00_axis": {
        "interface_ports": [
          "iq_interleaver_gain_0/m00_axis",
          "axis_broadcaster_2/S_AXIS"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi4_iq_interleaver_1_m00_axis": {
        "interface_ports": [
          "iq_interleaver_gain_1/m00_axis",
          "axis_broadcaster_3/S_AXIS"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axi_dma_0_M_AXIS_MM2S": {
        "interface_ports": [
          "hier_sync_tx/M_AXIS1",
          "tx0/s_axis_fec_in"
        ]
      },
      "axi_dma_0_M_AXI_MM2S": {
        "interface_ports": [
          "dmas_tx/M_AXI_MM2S6",
          "axi_smc/S01_AXI"
        ]
      },
      "axi_dma_0_M_AXI_SG": {
        "interface_ports": [
          "dmas_tx/M_AXI_SG6",
          "axi_smc/S00_AXI"
        ]
      },
      "axi_dma_1_M_AXI_MM2S": {
        "interface_ports": [
          "dmas_tx/M_AXI_MM2S",
          "axi_smc/S02_AXI"
        ]
      },
      "axi_dma_1_M_AXI_SG": {
        "interface_ports": [
          "dmas_tx/M_AXI_SG",
          "axi_smc/S03_AXI"
        ]
      },
      "axi_dma_2_M_AXI_MM2S": {
        "interface_ports": [
          "dmas_tx/M_AXI_MM2S1",
          "axi_smc/S04_AXI"
        ]
      },
      "axi_dma_2_M_AXI_SG": {
        "interface_ports": [
          "dmas_tx/M_AXI_SG1",
          "axi_smc/S05_AXI"
        ]
      },
      "axi_dma_3_M_AXI_MM2S": {
        "interface_ports": [
          "dmas_tx/M_AXI_MM2S2",
          "axi_smc/S06_AXI"
        ]
      },
      "axi_dma_3_M_AXI_SG": {
        "interface_ports": [
          "dmas_tx/M_AXI_SG2",
          "axi_smc/S09_AXI"
        ]
      },
      "axi_dma_4_M_AXI_S2MM": {
        "interface_ports": [
          "dmas_rx/M_AXI_S2MM",
          "axi_smc/S07_AXI"
        ]
      },
      "axi_dma_4_M_AXI_SG": {
        "interface_ports": [
          "dmas_rx/M_AXI_SG",
          "axi_smc/S08_AXI"
        ]
      },
      "axi_dma_5_M_AXI_S2MM": {
        "interface_ports": [
          "dmas_rx/M_AXI_S2MM1",
          "axi_smc/S10_AXI"
        ]
      },
      "axi_dma_5_M_AXI_SG": {
        "interface_ports": [
          "dmas_rx/M_AXI_SG1",
          "axi_smc/S11_AXI"
        ]
      },
      "axi_dma_6_M_AXI_MM2S": {
        "interface_ports": [
          "dmas_tx/M_AXI_MM2S3",
          "axi_smc_1/S01_AXI"
        ]
      },
      "axi_dma_6_M_AXI_SG": {
        "interface_ports": [
          "dmas_tx/M_AXI_SG3",
          "axi_smc_1/S00_AXI"
        ]
      },
      "axi_dma_7_M_AXI_MM2S": {
        "interface_ports": [
          "dmas_tx/M_AXI_MM2S4",
          "axi_smc_1/S02_AXI"
        ]
      },
      "axi_dma_7_M_AXI_SG": {
        "interface_ports": [
          "dmas_tx/M_AXI_SG4",
          "axi_smc_1/S03_AXI"
        ]
      },
      "axi_dma_8_M_AXI_MM2S": {
        "interface_ports": [
          "dmas_tx/M_AXI_MM2S5",
          "axi_smc_1/S04_AXI"
        ]
      },
      "axi_dma_8_M_AXI_SG": {
        "interface_ports": [
          "dmas_tx/M_AXI_SG5",
          "axi_smc_1/S05_AXI"
        ]
      },
      "axi_smc_1_M00_AXI": {
        "interface_ports": [
          "axi_smc_1/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HPC1_FPD"
        ]
      },
      "axi_smc_2_M07_AXI": {
        "interface_ports": [
          "axi_smc_2/M07_AXI",
          "dmas_rx/S_AXI_LITE"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "zynq_ultra_ps_e_0/S_AXI_HPC0_FPD"
        ]
      },
      "axis_broadcaster_0_M00_AXIS": {
        "interface_ports": [
          "axis_broadcaster_0/M00_AXIS",
          "tx0/s_axis_config"
        ]
      },
      "axis_broadcaster_0_M01_AXIS": {
        "interface_ports": [
          "axis_broadcaster_0/M01_AXIS",
          "tx1/s_axis_config"
        ]
      },
      "axis_broadcaster_1_M00_AXIS": {
        "interface_ports": [
          "hier_sync_rx/M00_AXIS",
          "rx1/S_AXIS1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axis_broadcaster_1_M01_AXIS": {
        "interface_ports": [
          "hier_sync_rx/M01_AXIS",
          "rx0/S_AXIS1"
        ]
      },
      "axis_broadcaster_2_M00_AXIS": {
        "interface_ports": [
          "axis_broadcaster_2/M00_AXIS",
          "rx1/S_AXIS",
          "system_ila_0/SLOT_5_AXIS"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "axis_broadcaster_2_M01_AXIS": {
        "interface_ports": [
          "axis_broadcaster_2/M01_AXIS",
          "signal_detect_0/s_axis"
        ]
      },
      "axis_broadcaster_3_M00_AXIS": {
        "interface_ports": [
          "axis_broadcaster_3/M00_AXIS",
          "rx0/S_AXIS"
        ]
      },
      "axis_broadcaster_3_M01_AXIS": {
        "interface_ports": [
          "axis_broadcaster_3/M01_AXIS",
          "signal_detect_1/s_axis"
        ]
      },
      "dac1_clk_1": {
        "interface_ports": [
          "dac1_clk",
          "usp_rf_data_converter_0/dac1_clk"
        ]
      },
      "dmas_tx_M_AXIS_MM2S": {
        "interface_ports": [
          "dmas_tx/M_AXIS_MM2S",
          "hier_sync_tx/S_AXIS2"
        ]
      },
      "dmas_tx_M_AXIS_MM2S2": {
        "interface_ports": [
          "dmas_tx/M_AXIS_MM2S2",
          "hier_sync_tx/S_AXIS3"
        ]
      },
      "dmas_tx_M_AXIS_MM2S3": {
        "interface_ports": [
          "dmas_tx/M_AXIS_MM2S3",
          "hier_sync_tx/S_AXIS"
        ]
      },
      "dmas_tx_M_AXIS_MM2S4": {
        "interface_ports": [
          "dmas_tx/M_AXIS_MM2S4",
          "hier_sync_tx/S_AXIS4"
        ]
      },
      "dmas_tx_M_AXIS_MM2S5": {
        "interface_ports": [
          "dmas_tx/M_AXIS_MM2S1",
          "hier_sync_rx/S_AXIS1"
        ]
      },
      "dmas_tx_M_AXIS_MM2S6": {
        "interface_ports": [
          "dmas_tx/M_AXIS_MM2S6",
          "hier_sync_tx/S_AXIS1"
        ]
      },
      "fifo_generator_0_M_AXIS": {
        "interface_ports": [
          "hier_sync_tx/M_AXIS2",
          "axis_broadcaster_0/S_AXIS"
        ]
      },
      "fifo_generator_1_M_AXIS": {
        "interface_ports": [
          "hier_sync_tx/M_AXIS",
          "tx0/s_axis_framer_ctrl"
        ]
      },
      "hier_sync_rx_M08_AXI": {
        "interface_ports": [
          "iq_interleaver_gain_0/s_axi",
          "hier_sync_rx/M08_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "hier_sync_rx_M09_AXI": {
        "interface_ports": [
          "iq_interleaver_gain_1/s_axi",
          "hier_sync_rx/M09_AXI"
        ]
      },
      "ps8_0_axi_periph_1_M02_AXI": {
        "interface_ports": [
          "usp_rf_data_converter_0/s_axi",
          "ps8_0_axi_periph_1/M02_AXI"
        ]
      },
      "rx0_m00_axis": {
        "interface_ports": [
          "rx0/m00_axis",
          "dmas_rx/S_AXIS1"
        ]
      },
      "rx1_M_AXIS": {
        "interface_ports": [
          "rx1/M_AXIS",
          "dmas_rx/S_AXIS",
          "system_ila_0/SLOT_3_AXIS"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "s_axi1_1": {
        "interface_ports": [
          "rx0/s_axi1",
          "hier_sync_rx/M06_AXI1"
        ]
      },
      "s_axi1_2": {
        "interface_ports": [
          "rx1/s_axi1",
          "hier_sync_rx/M06_AXI"
        ]
      },
      "s_axi_1": {
        "interface_ports": [
          "rx0/s_axi",
          "hier_sync_rx/M05_AXI1"
        ]
      },
      "s_axi_2": {
        "interface_ports": [
          "rx1/s_axi",
          "hier_sync_rx/M00_AXI"
        ]
      },
      "s_axi_3": {
        "interface_ports": [
          "tx1/s_axi",
          "hier_sync_tx/M02_AXI"
        ]
      },
      "s_axi_fec_1": {
        "interface_ports": [
          "tx0/s_axi_fec",
          "hier_sync_tx/M03_AXI"
        ]
      },
      "s_axi_fec_2": {
        "interface_ports": [
          "rx1/s_axi_fec",
          "hier_sync_rx/M01_AXI"
        ]
      },
      "s_axi_fec_3": {
        "interface_ports": [
          "rx0/s_axi_fec",
          "hier_sync_rx/M02_AXI1"
        ]
      },
      "s_axi_fec_ctrl_1": {
        "interface_ports": [
          "rx1/s_axi_fec_ctrl",
          "hier_sync_rx/M02_AXI"
        ]
      },
      "s_axi_fec_ctrl_2": {
        "interface_ports": [
          "rx0/s_axi_fec_ctrl",
          "hier_sync_rx/M03_AXI1"
        ]
      },
      "s_axi_fec_ctrl_3": {
        "interface_ports": [
          "tx0/s_axi_fec_ctrl",
          "hier_sync_tx/M00_AXI"
        ]
      },
      "s_axi_tlast0_1": {
        "interface_ports": [
          "rx1/s_axi_tlast0",
          "hier_sync_rx/M03_AXI"
        ]
      },
      "s_axi_tlast1_1": {
        "interface_ports": [
          "rx0/s_axi_tlast1",
          "hier_sync_rx/M04_AXI1"
        ]
      },
      "s_axis_ctrl_1": {
        "interface_ports": [
          "tx1/s_axis_ctrl",
          "hier_sync_tx/M_AXIS4"
        ]
      },
      "s_axis_data_1": {
        "interface_ports": [
          "tx1/s_axis_data",
          "hier_sync_tx/M_AXIS3"
        ]
      },
      "smartconnect_0_M07_AXI": {
        "interface_ports": [
          "signal_detect_0/s_axi",
          "hier_sync_rx/M07_AXI"
        ]
      },
      "smartconnect_4_M07_AXI": {
        "interface_ports": [
          "signal_detect_1/s_axi",
          "hier_sync_rx/M07_AXI1"
        ]
      },
      "tx0_m00_axis": {
        "interface_ports": [
          "tx0/m00_axis",
          "usp_rf_data_converter_0/s12_axis"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          }
        }
      },
      "tx1_m00_axis": {
        "interface_ports": [
          "tx1/m00_axis",
          "usp_rf_data_converter_0/s13_axis"
        ]
      },
      "usp_rf_data_converter_0_m00_axis": {
        "interface_ports": [
          "usp_rf_data_converter_0/m00_axis",
          "iq_interleaver_gain_0/s00_axis"
        ]
      },
      "usp_rf_data_converter_0_m01_axis": {
        "interface_ports": [
          "iq_interleaver_gain_0/s01_axis",
          "usp_rf_data_converter_0/m01_axis"
        ]
      },
      "usp_rf_data_converter_0_m02_axis": {
        "interface_ports": [
          "usp_rf_data_converter_0/m02_axis",
          "iq_interleaver_gain_1/s00_axis"
        ]
      },
      "usp_rf_data_converter_0_m03_axis": {
        "interface_ports": [
          "usp_rf_data_converter_0/m03_axis",
          "iq_interleaver_gain_1/s01_axis"
        ]
      },
      "usp_rf_data_converter_0_vout12": {
        "interface_ports": [
          "vout12",
          "usp_rf_data_converter_0/vout12"
        ]
      },
      "usp_rf_data_converter_0_vout13": {
        "interface_ports": [
          "vout13",
          "usp_rf_data_converter_0/vout13"
        ]
      },
      "vin0_01_1": {
        "interface_ports": [
          "vin0_01",
          "usp_rf_data_converter_0/vin0_01"
        ]
      },
      "vin0_23_1": {
        "interface_ports": [
          "vin0_23",
          "usp_rf_data_converter_0/vin0_23"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "axi_smc_2/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM1_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM1_FPD",
          "ps8_0_axi_periph_1/S00_AXI"
        ]
      }
    },
    "nets": {
      "axi_dma_0_mm2s_introut": {
        "ports": [
          "dmas_tx/mm2s_introut6",
          "xlconcat_0/In0"
        ]
      },
      "axi_dma_1_mm2s_introut": {
        "ports": [
          "dmas_tx/mm2s_introut",
          "xlconcat_0/In1"
        ]
      },
      "axi_dma_2_mm2s_introut": {
        "ports": [
          "dmas_tx/mm2s_introut1",
          "xlconcat_0/In2"
        ]
      },
      "axi_dma_3_mm2s_introut": {
        "ports": [
          "dmas_tx/mm2s_introut2",
          "xlconcat_0/In4"
        ]
      },
      "axi_dma_4_s2mm_introut": {
        "ports": [
          "dmas_rx/s2mm_introut",
          "xlconcat_0/In5"
        ]
      },
      "axi_dma_5_s2mm_introut": {
        "ports": [
          "dmas_rx/s2mm_introut1",
          "xlconcat_0/In3"
        ]
      },
      "axi_dma_6_mm2s_introut": {
        "ports": [
          "dmas_tx/mm2s_introut3",
          "xlconcat_0/In7"
        ]
      },
      "axi_dma_7_mm2s_introut": {
        "ports": [
          "dmas_tx/mm2s_introut4",
          "xlconcat_0/In6"
        ]
      },
      "axi_dma_8_mm2s_introut": {
        "ports": [
          "dmas_tx/mm2s_introut5",
          "xlconcat_1/In0"
        ]
      },
      "axi_resetn_1": {
        "ports": [
          "reset_hier/peripheral_aresetn2",
          "tx0/axi_resetn",
          "axis_broadcaster_0/aresetn",
          "tx1/axi_resetn",
          "usp_rf_data_converter_0/s1_axis_aresetn"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "rx1/core_clk",
          "tx0/core_clk",
          "rx0/core_clk",
          "tx1/core_clk"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "rx0/m_axis_aclk",
          "rx1/clk300",
          "reset_hier/slowest_sync_clk"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset"
        ]
      },
      "rst_ps8_0_249M1_peripheral_aresetn": {
        "ports": [
          "reset_hier/peripheral_aresetn",
          "rx0/aresetn1",
          "rx1/aresetn300"
        ]
      },
      "rst_ps8_0_249M3_peripheral_aresetn": {
        "ports": [
          "reset_hier/peripheral_aresetn1",
          "usp_rf_data_converter_0/m0_axis_aresetn",
          "axis_broadcaster_2/aresetn",
          "rx1/aresetn",
          "rx0/aresetn",
          "axis_broadcaster_3/aresetn",
          "dmas_rx/s_aresetn",
          "hier_sync_rx/aresetn1",
          "signal_detect_0/aresetn",
          "signal_detect_1/aresetn",
          "system_ila_0/resetn",
          "iq_interleaver_gain_0/aresetn",
          "iq_interleaver_gain_1/aresetn"
        ]
      },
      "rst_ps8_0_249M_peripheral_aresetn": {
        "ports": [
          "reset_hier/ext_reset_in1",
          "axi_smc/aresetn",
          "ps8_0_axi_periph_1/S00_ARESETN",
          "ps8_0_axi_periph_1/M00_ARESETN",
          "ps8_0_axi_periph_1/ARESETN",
          "ps8_0_axi_periph_1/M01_ARESETN",
          "ps8_0_axi_periph_1/M02_ARESETN",
          "ps8_0_axi_periph_1/M03_ARESETN",
          "axi_smc_1/aresetn",
          "dmas_tx/axi_resetn",
          "dmas_rx/axi_resetn",
          "hier_sync_tx/s_aresetn",
          "usp_rf_data_converter_0/s_axi_aresetn",
          "hier_sync_rx/aresetn",
          "axi_smc_2/aresetn"
        ]
      },
      "usp_rf_data_converter_0_clk_adc0": {
        "ports": [
          "usp_rf_data_converter_0/clk_adc0",
          "usp_rf_data_converter_0/m0_axis_aclk",
          "axis_broadcaster_2/aclk",
          "rx1/aclk",
          "rx0/aclk",
          "axis_broadcaster_3/aclk",
          "dmas_tx/m_axi_mm2s_aclk1",
          "dmas_rx/s_aclk",
          "reset_hier/slowest_sync_clk2",
          "hier_sync_rx/aclk",
          "signal_detect_0/clk",
          "signal_detect_1/clk",
          "system_ila_0/clk",
          "iq_interleaver_gain_0/clk",
          "iq_interleaver_gain_1/clk"
        ]
      },
      "usp_rf_data_converter_0_clk_dac1": {
        "ports": [
          "usp_rf_data_converter_0/clk_dac1",
          "tx0/s_axi_lite_aclk",
          "axis_broadcaster_0/aclk",
          "hier_sync_tx/m_aclk",
          "tx1/s_axi_lite_aclk",
          "usp_rf_data_converter_0/s1_axis_aclk",
          "reset_hier/slowest_sync_clk3"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "zynq_ultra_ps_e_0/pl_ps_irq0"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "zynq_ultra_ps_e_0/pl_ps_irq1"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "axi_smc/aclk",
          "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk",
          "zynq_ultra_ps_e_0/maxihpm1_fpd_aclk",
          "zynq_ultra_ps_e_0/saxihpc0_fpd_aclk",
          "ps8_0_axi_periph_1/S00_ACLK",
          "ps8_0_axi_periph_1/M00_ACLK",
          "ps8_0_axi_periph_1/ACLK",
          "ps8_0_axi_periph_1/M01_ACLK",
          "ps8_0_axi_periph_1/M02_ACLK",
          "ps8_0_axi_periph_1/M03_ACLK",
          "axi_smc_1/aclk",
          "zynq_ultra_ps_e_0/saxihpc1_fpd_aclk",
          "dmas_tx/m_axi_mm2s_aclk",
          "dmas_rx/m_axi_s2mm_aclk",
          "hier_sync_tx/s_aclk",
          "usp_rf_data_converter_0/s_axi_aclk",
          "reset_hier/slowest_sync_clk1",
          "hier_sync_rx/aclk1",
          "axi_smc_2/aclk"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "reset_hier/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/dmas_rx/axi_dma_4": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/dmas_rx/axi_dma_5": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/dmas_tx/axi_dma_1": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/dmas_tx/axi_dma_2": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/dmas_tx/axi_dma_3": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/dmas_tx/axi_dma_6": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/dmas_tx/axi_dma_7": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC1_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP1/HPC1_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/dmas_tx/axi_dma_0": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_HIGH": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH",
                "offset": "0x00000000",
                "range": "1",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_DDR_LOW": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_LOW",
                "offset": "0x00000000",
                "range": "2G"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_LPS_OCM": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM",
                "offset": "0xFF000000",
                "range": "16M",
                "is_excluded": "TRUE"
              },
              "SEG_zynq_ultra_ps_e_0_HPC0_QSPI": {
                "address_block": "/zynq_ultra_ps_e_0/SAXIGP0/HPC0_QSPI",
                "offset": "0xC0000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_OFDM_demodulator_0_reg0": {
                "address_block": "/rx0/OFDM_demodulator_0/s_axi/reg0",
                "offset": "0x00B0006000",
                "range": "4K"
              },
              "SEG_OFDM_demodulator_0_reg0_1": {
                "address_block": "/rx1/OFDM_demodulator_0/s_axi/reg0",
                "offset": "0x00B000A000",
                "range": "4K"
              },
              "SEG_axi_dma_0_Reg": {
                "address_block": "/dmas_tx/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x00A0000000",
                "range": "4K"
              },
              "SEG_axi_dma_1_Reg": {
                "address_block": "/dmas_tx/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x00A0001000",
                "range": "4K"
              },
              "SEG_axi_dma_2_Reg": {
                "address_block": "/dmas_tx/axi_dma_2/S_AXI_LITE/Reg",
                "offset": "0x00A0002000",
                "range": "4K"
              },
              "SEG_axi_dma_3_Reg": {
                "address_block": "/dmas_tx/axi_dma_3/S_AXI_LITE/Reg",
                "offset": "0x00A0003000",
                "range": "4K"
              },
              "SEG_axi_dma_4_Reg": {
                "address_block": "/dmas_rx/axi_dma_4/S_AXI_LITE/Reg",
                "offset": "0x00A0004000",
                "range": "4K"
              },
              "SEG_axi_dma_5_Reg": {
                "address_block": "/dmas_rx/axi_dma_5/S_AXI_LITE/Reg",
                "offset": "0x00A0005000",
                "range": "4K"
              },
              "SEG_axi_dma_6_Reg_2": {
                "address_block": "/dmas_tx/axi_dma_6/S_AXI_LITE/Reg",
                "offset": "0x00A0006000",
                "range": "4K"
              },
              "SEG_axi_dma_7_Reg": {
                "address_block": "/dmas_tx/axi_dma_7/S_AXI_LITE/Reg",
                "offset": "0x00A0007000",
                "range": "4K"
              },
              "SEG_fec_controller_0_reg0": {
                "address_block": "/rx0/fec_hier_rx0/fec_controller_0/s_axi/reg0",
                "offset": "0x00B0020000",
                "range": "64K"
              },
              "SEG_fec_controller_0_reg0_1": {
                "address_block": "/rx1/fec_hier_rx1/fec_controller_0/s_axi/reg0",
                "offset": "0x00B0009000",
                "range": "4K"
              },
              "SEG_fec_controller_0_reg0_2": {
                "address_block": "/tx0/fec_hier_tx0/fec_controller_0/s_axi/reg0",
                "offset": "0x00B0000000",
                "range": "4K"
              },
              "SEG_fec_controller_0_reg0_3": {
                "address_block": "/tx1/fec_hier_tx1/fec_controller_0/s_axi/reg0",
                "offset": "0x00B0001000",
                "range": "4K"
              },
              "SEG_iq_interleaver_gain_0_reg0": {
                "address_block": "/iq_interleaver_gain_0/s_axi/reg0",
                "offset": "0x00B0010000",
                "range": "4K"
              },
              "SEG_iq_interleaver_gain_1_reg0": {
                "address_block": "/iq_interleaver_gain_1/s_axi/reg0",
                "offset": "0x00B0011000",
                "range": "4K"
              },
              "SEG_sd_fec_0_PARAMS": {
                "address_block": "/tx0/fec_hier_tx0/sd_fec_0/S_AXI/PARAMS",
                "offset": "0x00B0040000",
                "range": "256K"
              },
              "SEG_sd_fec_0_PARAMS_1": {
                "address_block": "/tx1/fec_hier_tx1/sd_fec_0/S_AXI/PARAMS",
                "offset": "0x00B0100000",
                "range": "256K"
              },
              "SEG_sd_fec_1_PARAMS": {
                "address_block": "/rx1/fec_hier_rx1/sd_fec_1/S_AXI/PARAMS",
                "offset": "0x00B0140000",
                "range": "256K"
              },
              "SEG_sd_fec_1_PARAMS_1": {
                "address_block": "/rx0/fec_hier_rx0/sd_fec_1/S_AXI/PARAMS",
                "offset": "0x00B0080000",
                "range": "256K"
              },
              "SEG_signal_detect_0_reg0": {
                "address_block": "/signal_detect_0/s_axi/reg0",
                "offset": "0x00B0002000",
                "range": "4K"
              },
              "SEG_signal_detect_1_reg0": {
                "address_block": "/signal_detect_1/s_axi/reg0",
                "offset": "0x00B0003000",
                "range": "4K"
              },
              "SEG_tlast_generator_0_reg0": {
                "address_block": "/rx0/tlast_generator_0/s_axi/reg0",
                "offset": "0x00B0007000",
                "range": "4K"
              },
              "SEG_tlast_generator_0_reg0_1": {
                "address_block": "/rx1/tlast_generator_0/s_axi/reg0",
                "offset": "0x00B000B000",
                "range": "4K"
              },
              "SEG_usp_rf_data_converter_0_Reg": {
                "address_block": "/usp_rf_data_converter_0/s_axi/Reg",
                "offset": "0x00B0180000",
                "range": "256K"
              },
              "SEG_zf_equalizer_0_Mem0": {
                "address_block": "/rx0/zf_equalizer_0/s_axi/Mem0",
                "offset": "0x00B0004000",
                "range": "4K"
              },
              "SEG_zf_equalizer_0_Mem0_1": {
                "address_block": "/rx1/zf_equalizer_0/s_axi/Mem0",
                "offset": "0x00B0008000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}