0.6
2017.1
Apr 14 2017
19:10:27
E:/Code/Vivado/MIPS32/project.sim/sim_1/behav/glbl.v,1492045073,verilog,,,,glbl,,,,,,,,
E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/defines.v,1499753525,verilog,,,,,,,,,,,,
E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/ex.v,1499754831,verilog,,,E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/defines.v,ex,,,,,,,,
E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/ex_mem.v,1499754874,verilog,,,E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/defines.v,ex_mem,,,,,,,,
E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/id.v,1499754478,verilog,,,E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/defines.v,id,,,,,,,,
E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/id_ex.v,1499754829,verilog,,,E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/defines.v,id_ex,,,,,,,,
E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/if_id.v,1499753672,verilog,,,E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/defines.v,if_id,,,,,,,,
E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/inst_rom.v,1499755241,verilog,,,E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/defines.v,inst_rom,,,,,,,,
E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/mem.v,1499754921,verilog,,,E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/defines.v,mem,,,,,,,,
E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/mem_wb.v,1392896566,verilog,,,E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/defines.v,mem_wb,,,,,,,,
E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/openmips.v,1499753418,verilog,,,E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/defines.v,openmips,,,,,,,,
E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/openmips_min_sopc.v,1396150118,verilog,,,E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/defines.v,openmips_min_sopc,,,,,,,,
E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/openmips_min_sopc_tb.v,1499754982,verilog,,,E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/defines.v,openmips_min_sopc_tb,,,,,,,,
E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/pc_reg.v,1499753585,verilog,,,E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/defines.v,pc_reg,,,,,,,,
E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/regfile.v,1499754605,verilog,,,E:/Code/Vivado/MIPS32/project.srcs/sources_1/mips32scpu/defines.v,regfile,,,,,,,,
