Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Apr 27 18:01:23 2018
| Host         : atishya-HP-Pavilion-Notebook running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file mainBus_control_sets_placed.rpt
| Design       : mainBus
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    54 |
| Unused register locations in slices containing registers |   120 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             280 |          177 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           17 |
| Yes          | No                    | No                     |             640 |          220 |
| Yes          | No                    | Yes                    |               5 |            4 |
| Yes          | Yes                   | No                     |             180 |           60 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                           Enable Signal                           |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+
|  ProcessorMaster/Processor/CONTROL/FSM/haddr_reg[0]           |                                                                   |                                                                |                1 |              1 |
|  MasterInterfaceSwitch/hreadyout_reg                          |                                                                   |                                                                |                1 |              1 |
|  ProcessorMaster/fromProcAddr[14]                             |                                                                   |                                                                |                1 |              1 |
|  startProc_IBUF_BUFG                                          |                                                                   |                                                                |                1 |              1 |
|  clockDisp_BUFG                                               |                                                                   | SSDSLave/Displaying/cathode[1]_i_1_n_0                         |                1 |              1 |
|  clockDisp_BUFG                                               |                                                                   | SSDSLave/Displaying/cathode[6]_i_1_n_0                         |                2 |              2 |
|  ProcessorMaster/Processor/Data/Fset                          |                                                                   |                                                                |                1 |              4 |
|  ProcessorMaster/Processor/CONTROL/FSM/registers_reg[0][0][0] |                                                                   |                                                                |                1 |              4 |
|  clockDisp_BUFG                                               |                                                                   | SSDSLave/Displaying/cathode[5]_i_1_n_0                         |                4 |              4 |
|  clk_IBUF_BUFG                                                | MemorySlave/FSM_sequential_state[3]_i_1_n_0                       |                                                                |                2 |              4 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/FSM/state[4]_i_1_n_0            | resetReg_IBUF                                                  |                4 |              5 |
|  clk_IBUF_BUFG                                                | MemorySlave/MemInputAd                                            |                                                                |                3 |              5 |
|  ProcessorMaster/Processor/CONTROL/FSM/E[0]                   |                                                                   |                                                                |                2 |              5 |
|  clk_IBUF_BUFG                                                | MemorySlave//i__n_0                                               | MemorySlave/Memory/BRAM/dataToReturn_reg[8]                    |                5 |              7 |
|  procClk_BUFG                                                 |                                                                   |                                                                |                5 |              9 |
|  clk_IBUF_BUFG                                                |                                                                   |                                                                |                4 |             10 |
|  clockDisp_BUFG                                               |                                                                   |                                                                |                4 |             12 |
|  clk_IBUF_BUFG                                                | MemorySlave/MemInputAd                                            | MemorySlave/MemInputAd[13]_i_1_n_0                             |                2 |             13 |
|  procClk_BUFG                                                 | ProcessorMaster/haddr[14]_i_1_n_0                                 |                                                                |                4 |             14 |
|  clk_IBUF_BUFG                                                | MemorySlave/tempHwdata                                            |                                                                |                7 |             16 |
|  clk_IBUF_BUFG                                                | MemorySlave/tempHwdata                                            | MemorySlave/tempHwdata[31]_i_1_n_0                             |                8 |             16 |
|  clockDisp_BUFG                                               | SSDSLave/a                                                        | SSDSLave/a[3]_i_1_n_0                                          |                5 |             16 |
|  clk_IBUF_BUFG                                                | SlaveInterfaceLed/dataToReturn_n_0                                |                                                                |                5 |             16 |
|  clk_IBUF_BUFG                                                | MasterInterfaceSwitch/hwdata[15]_i_1_n_0                          |                                                                |                6 |             16 |
|  clk_IBUF_BUFG                                                | MemorySlave//i__n_0                                               |                                                                |               13 |             25 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[3][0][0]  |                                                                |                7 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[2][0][0]  |                                                                |               16 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[1][0][0]  |                                                                |               13 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[14][0][0] |                                                                |                9 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[12][0][0] |                                                                |               11 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[11][0][0] |                                                                |               12 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/FSM/count10                     | ProcessorMaster/Processor/CONTROL/FSM/count1[0]_i_1_n_0        |                8 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[13][0][0] |                                                                |                8 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[10][0][0] |                                                                |               11 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[0][0][0]  |                                                                |                8 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[15][0]_1  | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[15][0] |               16 |             32 |
|  procClk_BUFG                                                 | ProcessorMaster/dataout                                           |                                                                |                9 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/FSM/count3[0]_i_2_n_0           | ProcessorMaster/Processor/CONTROL/FSM/count3[0]_i_1_n_0        |                8 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/FSM/count20                     | ProcessorMaster/Processor/CONTROL/FSM/count2[0]_i_1_n_0        |                8 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[4][0][0]  |                                                                |               10 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[5][0][0]  |                                                                |               12 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[6][0][0]  |                                                                |               11 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[7][0][0]  |                                                                |               12 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[8][0][0]  |                                                                |                8 |             32 |
|  masterClkProc                                                | ProcessorMaster/Processor/CONTROL/CONTROL/registers_reg[9][0][0]  |                                                                |               13 |             32 |
|  clk_IBUF_BUFG                                                |                                                                   | tmpDispClk                                                     |               10 |             32 |
|  procClk_BUFG                                                 | ProcessorMaster/hwdata[31]_i_1_n_0                                |                                                                |               10 |             32 |
|  Processor/DW                                                 |                                                                   |                                                                |               16 |             32 |
|  Processor/IW                                                 |                                                                   |                                                                |               18 |             32 |
|  Processor/mulHoldSig                                         |                                                                   |                                                                |               11 |             32 |
|  Processor/AW                                                 |                                                                   |                                                                |               33 |             33 |
|  Processor/BW                                                 |                                                                   |                                                                |               33 |             33 |
|  Processor/shiftHoldSig                                       |                                                                   |                                                                |               23 |             33 |
|  Processor/ReW                                                |                                                                   |                                                                |               22 |             37 |
+---------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     1 |
| 4      |                     4 |
| 5      |                     3 |
| 7      |                     1 |
| 9      |                     1 |
| 10     |                     1 |
| 12     |                     1 |
| 13     |                     1 |
| 14     |                     1 |
| 16+    |                    35 |
+--------+-----------------------+


