==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.395 seconds; current allocated memory: 471.738 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.489 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.385 seconds; current allocated memory: 458.699 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.691 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 668.148 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.028 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:317:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:21)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.056 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:353).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (src/enc.c:188) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (src/enc.c:188) in function 'clefia_enc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (src/enc.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (src/enc.c:144) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:114:18)...68 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
WARNING: [SYN 201-107] Renaming port name 'clefia_enc/Clefia_enc' to 'clefia_enc/Clefia_enc_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_addr_5_write_ln117', src/enc.c:117) of variable 'xor_ln124_18', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_10', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('rk_load', src/enc.c:124) on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_6_write_ln117', src/enc.c:117) of variable 'xor_ln124_17', src/enc.c:124 on array 'fin' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'fin'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.102 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label26' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label27' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label22' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label13' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label14' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label15' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/Clefia_enc_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'Clefia_enc_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_ClefiaGfn4_label3_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_ClefiaGfn4_label3_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_rk_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.587 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.608 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 17.323 seconds; current allocated memory: 465.926 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 18.568 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file enc_ip/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.028 seconds; current allocated memory: 493.602 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.066 seconds; peak allocated memory: 1.109 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 775.750 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.168 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:317:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:21)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.202 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:353).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.814 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (src/enc.c:188) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (src/enc.c:188) in function 'clefia_enc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (src/enc.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (src/enc.c:144) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:114:18)...68 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
WARNING: [SYN 201-107] Renaming port name 'clefia_enc/Clefia_enc' to 'clefia_enc/Clefia_enc_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_addr_5_write_ln117', src/enc.c:117) of variable 'xor_ln124_18', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_10', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('rk_load', src/enc.c:124) on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_6_write_ln117', src/enc.c:117) of variable 'xor_ln124_17', src/enc.c:124 on array 'fin' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'fin'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.998 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label26' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label27' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label22' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label13' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label14' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.829 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label15' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/Clefia_enc_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'Clefia_enc_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_ClefiaGfn4_label3_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_ClefiaGfn4_label3_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_rk_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.394 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 16.474 seconds; current allocated memory: 359.160 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 17.708 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.064 seconds; current allocated memory: 472.797 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.102 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 636.105 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.699 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:317:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:21)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.949 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:353).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.625 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (src/enc.c:188) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (src/enc.c:188) in function 'clefia_enc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (src/enc.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (src/enc.c:144) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:114:18)...68 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
WARNING: [SYN 201-107] Renaming port name 'clefia_enc/Clefia_enc' to 'clefia_enc/Clefia_enc_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_addr_5_write_ln117', src/enc.c:117) of variable 'xor_ln124_18', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_10', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('rk_load', src/enc.c:124) on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_6_write_ln117', src/enc.c:117) of variable 'xor_ln124_17', src/enc.c:124 on array 'fin' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'fin'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.987 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label26' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label27' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label22' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label13' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label14' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.825 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label15' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/Clefia_enc_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'Clefia_enc_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_ClefiaGfn4_label3_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_ClefiaGfn4_label3_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_rk_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.258 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 13.13 seconds; current allocated memory: 497.844 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.134 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 655.664 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:317:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:21)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.984 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:353).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (src/enc.c:188) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (src/enc.c:188) in function 'clefia_enc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (src/enc.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (src/enc.c:144) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:114:18)...68 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
WARNING: [SYN 201-107] Renaming port name 'clefia_enc/Clefia_enc' to 'clefia_enc/Clefia_enc_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_addr_5_write_ln117', src/enc.c:117) of variable 'xor_ln124_18', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_10', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('rk_load', src/enc.c:124) on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_6_write_ln117', src/enc.c:117) of variable 'xor_ln124_17', src/enc.c:124 on array 'fin' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'fin'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.942 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label26' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label27' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label22' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label13' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label14' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.856 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label15' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/Clefia_enc_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'Clefia_enc_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_ClefiaGfn4_label3_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_ClefiaGfn4_label3_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_rk_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.276 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 13.182 seconds; current allocated memory: 479.352 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.222 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 668.262 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:193:21) in function 'ClefiaGfn4' completely with a factor of 22 (src/enc.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:317:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:21)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.968 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:353).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:202).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.43' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.43' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.42' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.42' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.41' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.41' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.40' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.40' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.39' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.39' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.38' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.38' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.37' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.37' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.36' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.36' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.35' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.35' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.34' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.34' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.33' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.33' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.32' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.32' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.31' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.31' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.30' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.30' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.29' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.29' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.28' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.28' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.27' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.27' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.26' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.26' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.25' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.25' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.24' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.24' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.23' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.23' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.22' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.22' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.21' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.21' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.20' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.20' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.19' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.19' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.18' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.18' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.17' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.17' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.16' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.16' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.15' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.15' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.14' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.14' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.13' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.13' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.12' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.12' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.11' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.11' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.10' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.10' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.9' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.9' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.8' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.8' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.7' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.7' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.6' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.6' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.5' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.5' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.4' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.4' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.3' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.3' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.2' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.2' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.1' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.1' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x.43' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.43' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.42' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.42' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.41' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.41' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.40' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.40' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.39' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.39' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.38' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.38' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.37' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.37' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.36' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.36' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.35' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.35' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.34' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.34' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.33' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.33' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.32' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.32' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.31' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.31' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.30' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.30' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.29' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.29' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.28' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.28' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.27' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.27' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.26' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.26' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.25' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.25' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.24' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.24' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.23' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.23' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.22' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.22' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.21' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.21' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.20' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.20' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.19' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.19' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.18' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.18' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.17' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.17' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.16' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.16' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.15' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.15' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.14' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.14' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.13' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.13' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.12' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.12' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.11' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.11' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.10' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.10' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.9' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.9' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.8' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.8' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.7' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.7' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.6' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.6' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.5' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.5' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.4' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.4' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.3' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.3' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.2' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.2' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.1' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.1' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/enc.c:123:18) in function 'clefia_enc'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:114:18)...660 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 7.984 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rout' (src/enc.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.23 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
WARNING: [SYN 201-107] Renaming port name 'clefia_enc/Clefia_enc' to 'clefia_enc/Clefia_enc_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.722 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.722 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.724 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.724 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.724 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.725 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.725 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.725 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.725 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.727 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.727 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.727 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.727 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.727 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.727 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.728 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.728 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.729 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.729 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.729 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.729 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.729 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.731 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.731 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.731 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.733 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.733 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.735 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.735 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.735 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.735 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.735 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.736 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.736 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.737 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.737 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.737 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.739 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.739 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.739 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label259' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.740 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.740 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.740 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label262' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.741 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.742 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.904 seconds; current allocated memory: 1.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.745 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.745 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.745 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.745 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.745 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.746 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.746 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.747 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label280' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.747 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.747 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.747 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.747 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.748 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label285' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.749 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.750 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label288' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.750 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.750 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.750 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label291' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.751 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.751 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label293' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.751 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label294' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.751 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label296' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.752 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label299' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.753 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.753 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.753 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.754 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.754 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.754 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.755 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.755 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.755 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.756 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.756 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.756 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.757 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.757 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.758 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.759 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.760 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.761 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.761 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.762 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.763 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.764 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.764 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.764 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.764 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.765 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.767 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.767 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.767 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.767 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.768 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.768 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.768 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.769 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.770 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.770 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.770 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.771 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.772 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.772 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.773 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.774 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.775 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.775 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.776 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.776 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.776 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.777 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.778 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.778 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.778 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.779 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.779 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.779 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label2179' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label2180' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.781 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.03 seconds; current allocated memory: 1.804 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.054 seconds; current allocated memory: 1.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.545 seconds; current allocated memory: 1.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.812 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label21' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.813 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label12' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.814 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label23' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label14' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label25' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label26' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label17' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.818 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label28' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label19' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label110' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label211' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label112' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label213' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label214' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.825 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label115' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label216' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label117' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label118' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label219' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label120' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label221' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label222' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label123' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label224' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label125' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label126' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label227' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label128' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label229' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.840 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label230' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label230'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label131' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label232' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label232'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label133' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label134' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label235' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label235'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label136' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label237' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label237'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label238' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label238'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label139' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label240' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label240'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label141' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label142' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label142'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label243' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label243'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label144' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label245' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label245' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label245'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label246' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label246'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label147' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label147'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label248' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label248'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 1.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label149' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label149'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label150' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label251' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label251' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label251'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label152' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label253' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label253' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label253'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label254' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label254'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label155' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label155'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label256' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label157' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label157'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label158' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label158'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 1.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label259' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label259' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label259'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.869 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label160' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label160'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 1.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label261' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label261' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label261'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.872 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label262' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label262' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label262'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.872 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label163' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label163'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label264' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label264' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label264'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 1.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label165' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label165'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label166' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label166'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label267' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label267'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label168' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label168'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label269' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label269'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label270' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label270'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label171' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label171'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label272' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label272'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label173' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label173'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.883 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label174' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label174'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label275' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label275'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.885 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label176' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label176'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label277' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label277'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.888 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label278' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label278' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label278'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.889 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label179' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label179'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label280' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label280' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label280'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label181' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label181'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label182' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label182'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 1.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label283' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label283' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label283'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label184' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label184'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label285' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label285' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label285'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label286' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label286' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label286'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.896 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label187' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label187'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label288' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label288' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label288'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label189' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label189'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label190' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label190'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label291' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label291' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label291'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label192' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 1.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label293' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label293' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label293'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label294' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label294' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label294'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label195' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label195'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 1.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label296' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label296' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label296'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label197' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label197'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 1.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label198' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label198'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label299' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label299' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label299'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1100' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1100'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2101' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2102' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2102'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1103' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1103'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2104' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2104'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1105' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1105'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 1.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1106' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1106'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2107' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 1.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1108' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.918 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2109' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2110' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1111' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.921 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2112' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.475 seconds; current allocated memory: 1.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1113' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1114' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.925 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2115' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.925 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1116' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2117' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.928 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2118' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1119' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.475 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2120' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1121' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 1.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1122' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2123' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1124' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.934 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2125' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2126' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 1.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1127' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2128' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1129' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 1.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1130' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2131' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1132' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1132'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 1.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2133' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 1.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2134' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1135' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2136' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1137' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1137'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1138' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1138'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2139' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1140' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1140'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 1.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2141' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2142' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2142'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1143' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2144' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1145' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1146' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1146'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2147' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2147'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1148' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1148'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 1.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2149' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2149'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2150' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1151' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2152' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.962 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1153' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1153'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 1.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1154' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1154'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2155' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2155'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1156' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1156'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2157' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2157'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2158' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2158'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.968 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1159' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1159'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2160' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2160'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 1.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1161' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1161'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1162' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1162'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2163' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2163'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 1.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1164' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1164'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2165' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2165'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 1.974 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2166' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2166'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1167' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1167'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2168' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2168'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1169' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1169'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1170' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1170'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2171' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2171'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.463 seconds; current allocated memory: 1.980 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1172' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1172'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.981 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2173' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2173'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2174' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2174'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1175' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1175'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2176' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2176'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.163 seconds; current allocated memory: 1.986 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1177' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1177'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1178' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1178'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2179'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2180'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.990 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/Clefia_enc_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'Clefia_enc_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.526 seconds; current allocated memory: 2.033 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_rk_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 19 seconds. CPU system time: 2 seconds. Elapsed time: 22.521 seconds; current allocated memory: 2.107 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 9.072 seconds; current allocated memory: 2.107 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 176 seconds. CPU system time: 15 seconds. Elapsed time: 253.119 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-112] Total CPU user time: 177 seconds. Total CPU system time: 16 seconds. Total elapsed time: 254.467 seconds; peak allocated memory: 2.107 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 845.113 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:317:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:21)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.988 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:353).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (src/enc.c:188) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (src/enc.c:188) in function 'clefia_enc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (src/enc.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (src/enc.c:144) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:114:18)...68 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
WARNING: [SYN 201-107] Renaming port name 'clefia_enc/Clefia_enc' to 'clefia_enc/Clefia_enc_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_addr_5_write_ln117', src/enc.c:117) of variable 'xor_ln124_18', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_10', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('rk_load', src/enc.c:124) on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_6_write_ln117', src/enc.c:117) of variable 'xor_ln124_17', src/enc.c:124 on array 'fin' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'fin'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label26' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label27' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label22' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label13' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label14' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label15' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/Clefia_enc_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'Clefia_enc_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_ClefiaGfn4_label3_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_ClefiaGfn4_label3_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_rk_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.267 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 13.118 seconds; current allocated memory: 288.703 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.748 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 671.320 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia_enc' (src/enc.c:340:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.907 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ByteCpy.1' into 'clefia_enc' (src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:322).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:323).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:202).
INFO: [XFORM 203-603] Inlining function 'ByteCpy.2' into 'clefia_enc' (src/enc.c:328).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:329).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:330).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:148->src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:161->src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:162->src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:171->src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:184->src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:185->src/enc.c:195).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.1' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.1' (src/enc.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (src/enc.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x.1' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.1' (src/enc.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (src/enc.c:144) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:11:18)...30 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.099 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaGfn4_label3' (src/enc.c:188:80) in function 'clefia_enc' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fout' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fout' (src/enc.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fout' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fout' (src/enc.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rout' (src/enc.c:117:12)
WARNING: [HLS 200-954] Cannot Rewind function clefia_enc because there are multiple loops inside the region (src/enc.c:11:1)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
WARNING: [SYN 201-107] Renaming port name 'clefia_enc/Clefia_enc' to 'clefia_enc/Clefia_enc_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124->src/enc.c:329) on array 'Clefia_enc_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc_r'.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load_1', src/enc.c:124->src/enc.c:330) on array 'Clefia_enc_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.426 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/Clefia_enc_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'Clefia_enc_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_rk_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.064 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 9.68 seconds; current allocated memory: 462.922 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.738 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 669.125 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:123:18) in function 'ByteXor' completely with a factor of 4 (src/enc.c:122:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia_enc' (src/enc.c:340:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x' due to pipeline pragma (src/enc.c:144:17)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'y' due to pipeline pragma (src/enc.c:144:23)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x' due to pipeline pragma (src/enc.c:167:17)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'y' due to pipeline pragma (src/enc.c:167:23)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'fin.i.i' due to pipeline pragma (src/enc.c:190:17)
INFO: [HLS 214-248] Applying array_partition to 'x': Complete partitioning on dimension 1. (src/enc.c:144:17)
INFO: [HLS 214-248] Applying array_partition to 'y': Complete partitioning on dimension 1. (src/enc.c:144:23)
INFO: [HLS 214-248] Applying array_partition to 'x': Complete partitioning on dimension 1. (src/enc.c:167:17)
INFO: [HLS 214-248] Applying array_partition to 'y': Complete partitioning on dimension 1. (src/enc.c:167:23)
INFO: [HLS 214-248] Applying array_partition to 'fin.i.i': Cyclic partitioning with factor 4 on dimension 1. (src/enc.c:190:17)
WARNING: [HLS 214-356] Array transformation on pointer indexing may lead to incorrect bank selection. Use array index instead of pointer. (src/enc.c:117:18)
WARNING: [HLS 214-356] Array transformation on pointer indexing may lead to incorrect bank selection. Use array index instead of pointer. (src/enc.c:124:16)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:116:18) in function 'ByteCpy.clone.clone.2' comp==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 640.973 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:123:18) in function 'ByteXor' completely with a factor of 4 (src/enc.c:122:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia_enc' (src/enc.c:340:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x' due to pipeline pragma (src/enc.c:144:17)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'y' due to pipeline pragma (src/enc.c:144:23)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'x' due to pipeline pragma (src/enc.c:167:17)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'y' due to pipeline pragma (src/enc.c:167:23)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'fin.i.i' due to pipeline pragma (src/enc.c:190:17)
INFO: [HLS 214-248] Applying array_partition to 'x': Complete partitioning on dimension 1. (src/enc.c:144:17)
INFO: [HLS 214-248] Applying array_partition to 'y': Complete partitioning on dimension 1. (src/enc.c:144:23)
INFO: [HLS 214-248] Applying array_partition to 'x': Complete partitioning on dimension 1. (src/enc.c:167:17)
INFO: [HLS 214-248] Applying array_partition to 'y': Complete partitioning on dimension 1. (src/enc.c:167:23)
INFO: [HLS 214-248] Applying array_partition to 'fin.i.i': Cyclic partitioning with factor 4 on dimension 1. (src/enc.c:190:17)
WARNING: [HLS 214-356] Array transformation on pointer indexing may lead to incorrect bank selection. Use array index instead of pointer. (src/enc.c:117:18)
WARNING: [HLS 214-356] Array transformation on pointer indexing may lead to incorrect bank selection. Use array index instead of pointer. (src/enc.c:124:16)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:116:18) in function 'ByteCpy.clone.clone.2' comp==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 664.066 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (src/enc.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (src/enc.c:193:21) in function 'ClefiaGfn4' completely with a factor of 22 (src/enc.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:123:18) in function 'ByteXor' completely with a factor of 4 (src/enc.c:122:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 16 (src/enc.c:317:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:143:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:353).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:322->src/enc.c:353).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:323->src/enc.c:353).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:202).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:329->src/enc.c:353).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:330->src/enc.c:353).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.897 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia_enc' (src/enc.c:11:18).
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'fin' (src/enc.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (src/enc.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (src/enc.c:318) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout.i' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:11:19)...1574 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.071 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.618 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
WARNING: [SYN 201-107] Renaming port name 'clefia_enc/Clefia_enc' to 'clefia_enc/Clefia_enc_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load', src/enc.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_1', src/enc.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_2', src/enc.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_3', src/enc.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_6', src/enc.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_14', src/enc.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 74, function 'clefia_enc'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 7.872 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.801 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/Clefia_enc_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc' pipeline 'clefia_enc' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'pt', 'Clefia_enc_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.708 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 16 seconds. CPU system time: 1 seconds. Elapsed time: 17.879 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 44 seconds. CPU system time: 1 seconds. Elapsed time: 48.72 seconds; current allocated memory: 470.988 MB.
INFO: [HLS 200-112] Total CPU user time: 44 seconds. Total CPU system time: 2 seconds. Total elapsed time: 49.784 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file enc_ip/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.745 seconds; current allocated memory: 482.578 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 20.752 seconds; peak allocated memory: 1.108 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 225.199 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.361 seconds; peak allocated memory: 881.309 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.768 seconds; current allocated memory: 458.410 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.842 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 644.953 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:317:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:21)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.996 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:352).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (src/enc.c:188) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (src/enc.c:188) in function 'clefia_enc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (src/enc.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (src/enc.c:144) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:114:18)...68 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_addr_5_write_ln117', src/enc.c:117) of variable 'xor_ln124_18', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_10', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('rk_load', src/enc.c:124) on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_6_write_ln117', src/enc.c:117) of variable 'xor_ln124_17', src/enc.c:124 on array 'fin' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'fin'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.979 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label26' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('ct_load', src/enc.c:124) on array 'ct' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'ct'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label27' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('ct_load', src/enc.c:124) on array 'ct' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'ct'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label22' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label13' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label14' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.827 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label15' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/ct' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'ct' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_ClefiaGfn4_label3_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_ClefiaGfn4_label3_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_rk_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.324 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 13.216 seconds; current allocated memory: 489.355 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.21 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 658.750 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:317:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:317:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:21)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.021 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:352).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ClefiaGfn4_label3' (src/enc.c:188) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ClefiaGfn4_label3' (src/enc.c:188) in function 'clefia_enc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (src/enc.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (src/enc.c:144) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:114:18)...68 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ClefiaGfn4_label3'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_addr_5_write_ln117', src/enc.c:117) of variable 'xor_ln124_18', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_10', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'load' operation ('rk_load', src/enc.c:124) on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_6_write_ln117', src/enc.c:117) of variable 'xor_ln124_17', src/enc.c:124 on array 'fin' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ClefiaGfn4_label3' (loop 'ClefiaGfn4_label3'): Unable to schedule 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'fin'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'ClefiaGfn4_label3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.944 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label26' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('ct_load', src/enc.c:124) on array 'ct' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'ct'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label27' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('ct_load', src/enc.c:124) on array 'ct' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'ct'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label22' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label13' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ClefiaGfn4_label3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ClefiaGfn4_label3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label14' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label15' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/ct' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'ct' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_ClefiaGfn4_label3_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_ClefiaGfn4_label3_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_rk_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 13.172 seconds; current allocated memory: 475.840 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.236 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia_enc clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file enc_ip/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.095 seconds; current allocated memory: 487.488 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.107 seconds; peak allocated memory: 1.108 GB.
