
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023901    0.000861    0.058128 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022551    0.024454    0.066688    0.124817 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024465    0.000904    0.125720 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.008814    0.035891    0.176031    0.301751 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.035894    0.000361    0.302112 v fanout55/A (sg13g2_buf_8)
     6    0.034506    0.028128    0.082745    0.384858 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028137    0.000690    0.385548 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003354    0.044488    0.086817    0.472365 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.044488    0.000133    0.472497 ^ _219_/A (sg13g2_inv_1)
     1    0.001594    0.016804    0.028049    0.500546 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016804    0.000119    0.500665 v _301_/D (sg13g2_dfrbpq_1)
                                              0.500665   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023901    0.000861    0.058128 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022551    0.024454    0.066688    0.124817 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024465    0.000904    0.125720 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275720   clock uncertainty
                                  0.000000    0.275720   clock reconvergence pessimism
                                 -0.032440    0.243281   library hold time
                                              0.243281   data required time
---------------------------------------------------------------------------------------------
                                              0.243281   data required time
                                             -0.500665   data arrival time
---------------------------------------------------------------------------------------------
                                              0.257384   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023901    0.000861    0.058128 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022551    0.024454    0.066688    0.124817 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024465    0.000904    0.125720 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.008814    0.035891    0.176031    0.301751 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.035894    0.000361    0.302112 v fanout55/A (sg13g2_buf_8)
     6    0.034506    0.028128    0.082745    0.384858 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028137    0.000674    0.385531 v _213_/A (sg13g2_nand3_1)
     2    0.010637    0.055510    0.056634    0.442166 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.055523    0.000664    0.442829 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002590    0.031644    0.061018    0.503847 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.031644    0.000183    0.504030 v _300_/D (sg13g2_dfrbpq_1)
                                              0.504030   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023901    0.000861    0.058128 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022551    0.024454    0.066688    0.124817 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024464    0.000869    0.125686 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275686   clock uncertainty
                                  0.000000    0.275686   clock reconvergence pessimism
                                 -0.037144    0.238543   library hold time
                                              0.238543   data required time
---------------------------------------------------------------------------------------------
                                              0.238543   data required time
                                             -0.504030   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265487   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023901    0.000861    0.058128 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022551    0.024454    0.066688    0.124817 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024464    0.000869    0.125686 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009980    0.039228    0.178790    0.304476 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039237    0.000572    0.305048 v output2/A (sg13g2_buf_2)
     1    0.050813    0.086553    0.135489    0.440537 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086670    0.002241    0.442778 v sign (out)
                                              0.442778   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.442778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.292778   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018987    0.041772    0.193395    0.318713 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.041783    0.000661    0.319374 v fanout58/A (sg13g2_buf_8)
     7    0.043992    0.031491    0.087894    0.407268 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031688    0.001565    0.408833 v _210_/B (sg13g2_xnor2_1)
     1    0.005468    0.044930    0.065320    0.474154 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.044931    0.000219    0.474373 v _211_/B (sg13g2_xnor2_1)
     1    0.002585    0.030651    0.057409    0.531782 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.030651    0.000095    0.531877 v _299_/D (sg13g2_dfrbpq_2)
                                              0.531877   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.275318   clock uncertainty
                                  0.000000    0.275318   clock reconvergence pessimism
                                 -0.037043    0.238276   library hold time
                                              0.238276   data required time
---------------------------------------------------------------------------------------------
                                              0.238276   data required time
                                             -0.531877   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293601   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023901    0.000861    0.058128 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022551    0.024454    0.066688    0.124817 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024454    0.000453    0.125270 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009333    0.037407    0.177278    0.302548 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.037411    0.000392    0.302940 v fanout73/A (sg13g2_buf_8)
     8    0.049357    0.033486    0.087465    0.390404 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.033857    0.002604    0.393008 v _195_/A (sg13g2_xor2_1)
     2    0.010299    0.047354    0.089747    0.482755 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.047355    0.000330    0.483085 v _196_/B (sg13g2_xor2_1)
     1    0.002640    0.026953    0.057142    0.540226 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.026953    0.000179    0.540406 v _295_/D (sg13g2_dfrbpq_1)
                                              0.540406   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023901    0.000861    0.058128 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022551    0.024454    0.066688    0.124817 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024454    0.000453    0.125270 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275270   clock uncertainty
                                  0.000000    0.275270   clock reconvergence pessimism
                                 -0.035659    0.239611   library hold time
                                              0.239611   data required time
---------------------------------------------------------------------------------------------
                                              0.239611   data required time
                                             -0.540406   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300795   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023723    0.001112    0.125238 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.175174    0.300412 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.035293    0.000350    0.300762 v fanout71/A (sg13g2_buf_8)
     5    0.032067    0.027314    0.081161    0.381923 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.027518    0.002383    0.384306 v _199_/A (sg13g2_xnor2_1)
     2    0.011958    0.080375    0.098364    0.482670 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.080384    0.000713    0.483383 v _200_/B (sg13g2_xor2_1)
     1    0.002367    0.025885    0.068698    0.552081 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025885    0.000150    0.552231 v _296_/D (sg13g2_dfrbpq_1)
                                              0.552231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023723    0.001112    0.125238 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275238   clock uncertainty
                                  0.000000    0.275238   clock reconvergence pessimism
                                 -0.035473    0.239765   library hold time
                                              0.239765   data required time
---------------------------------------------------------------------------------------------
                                              0.239765   data required time
                                             -0.552231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312466   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023901    0.000861    0.058128 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022551    0.024454    0.066688    0.124817 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024465    0.000904    0.125720 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.008814    0.035891    0.176031    0.301751 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.035894    0.000361    0.302112 v fanout55/A (sg13g2_buf_8)
     6    0.034506    0.028128    0.082745    0.384858 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028148    0.001198    0.386055 v _191_/B (sg13g2_xnor2_1)
     2    0.011743    0.078919    0.090946    0.477001 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.078922    0.000429    0.477431 v _192_/B (sg13g2_xnor2_1)
     1    0.003488    0.035851    0.073131    0.550561 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.035851    0.000217    0.550778 v _294_/D (sg13g2_dfrbpq_1)
                                              0.550778   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023901    0.000861    0.058128 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022551    0.024454    0.066688    0.124817 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024454    0.000414    0.125231 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275231   clock uncertainty
                                  0.000000    0.275231   clock reconvergence pessimism
                                 -0.038479    0.236752   library hold time
                                              0.236752   data required time
---------------------------------------------------------------------------------------------
                                              0.236752   data required time
                                             -0.550778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314027   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023723    0.001112    0.125238 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.175174    0.300412 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.035293    0.000350    0.300762 v fanout71/A (sg13g2_buf_8)
     5    0.032067    0.027314    0.081161    0.381923 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.027381    0.001547    0.383470 v _198_/A (sg13g2_nand2_1)
     1    0.006380    0.036035    0.040955    0.424425 ^ _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.036051    0.000273    0.424698 ^ _203_/B1 (sg13g2_o21ai_1)
     2    0.011546    0.078418    0.081392    0.506089 v _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.078427    0.000709    0.506798 v _204_/B (sg13g2_xor2_1)
     1    0.002362    0.025974    0.067929    0.574727 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.025974    0.000090    0.574816 v _297_/D (sg13g2_dfrbpq_1)
                                              0.574816   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023724    0.001155    0.125281 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275281   clock uncertainty
                                  0.000000    0.275281   clock reconvergence pessimism
                                 -0.035501    0.239780   library hold time
                                              0.239780   data required time
---------------------------------------------------------------------------------------------
                                              0.239780   data required time
                                             -0.574816   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335036   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023901    0.000861    0.058128 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022551    0.024454    0.066688    0.124817 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024464    0.000869    0.125686 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010134    0.050503    0.185470    0.311156 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.050509    0.000567    0.311723 ^ _127_/A (sg13g2_inv_1)
     1    0.009971    0.041982    0.052453    0.364176 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.042042    0.001297    0.365473 v output3/A (sg13g2_buf_2)
     1    0.050630    0.086298    0.136667    0.502140 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.086411    0.002194    0.504334 v signB (out)
                                              0.504334   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.504334   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354334   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001181    0.125308 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.008430    0.034766    0.174776    0.300084 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.034770    0.000420    0.300504 v fanout64/A (sg13g2_buf_1)
     4    0.029716    0.097988    0.128077    0.428581 v fanout64/X (sg13g2_buf_1)
                                                         net64 (net)
                      0.098048    0.001447    0.430027 v _206_/A (sg13g2_xnor2_1)
     2    0.013590    0.089402    0.135360    0.565388 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.089412    0.000805    0.566193 v _208_/A (sg13g2_xor2_1)
     1    0.003757    0.029781    0.083159    0.649352 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.029781    0.000249    0.649601 v _298_/D (sg13g2_dfrbpq_1)
                                              0.649601   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001181    0.125308 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275308   clock uncertainty
                                  0.000000    0.275308   clock reconvergence pessimism
                                 -0.036707    0.238601   library hold time
                                              0.238601   data required time
---------------------------------------------------------------------------------------------
                                              0.238601   data required time
                                             -0.649601   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411000   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051974    0.000682    0.324676 ^ fanout58/A (sg13g2_buf_8)
     7    0.044561    0.035274    0.087760    0.412436 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.036292    0.004626    0.417062 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.002967    0.020185    0.031636    0.448698 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.020185    0.000116    0.448814 v output11/A (sg13g2_buf_2)
     1    0.052167    0.088408    0.128343    0.577157 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.088478    0.001563    0.578720 v sine_out[16] (out)
                                              0.578720   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.578720   data arrival time
---------------------------------------------------------------------------------------------
                                              0.428720   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051974    0.000682    0.324676 ^ fanout58/A (sg13g2_buf_8)
     7    0.044561    0.035274    0.087760    0.412436 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.036155    0.004241    0.416676 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004702    0.027895    0.039535    0.456211 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.027896    0.000310    0.456522 v output12/A (sg13g2_buf_2)
     1    0.052141    0.088423    0.132027    0.588548 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088493    0.001568    0.590116 v sine_out[17] (out)
                                              0.590116   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.590116   data arrival time
---------------------------------------------------------------------------------------------
                                              0.440116   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051974    0.000682    0.324676 ^ fanout58/A (sg13g2_buf_8)
     7    0.044561    0.035274    0.087760    0.412436 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.036392    0.004890    0.417326 ^ _160_/A (sg13g2_nor2_1)
     1    0.006967    0.033919    0.045846    0.463171 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.033941    0.000680    0.463851 v output14/A (sg13g2_buf_2)
     1    0.051832    0.088005    0.134606    0.598458 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088036    0.001545    0.600003 v sine_out[19] (out)
                                              0.600003   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.600003   data arrival time
---------------------------------------------------------------------------------------------
                                              0.450003   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051974    0.000682    0.324676 ^ fanout58/A (sg13g2_buf_8)
     7    0.044561    0.035274    0.087760    0.412436 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.035413    0.001374    0.413810 ^ _281_/A (sg13g2_nor2_1)
     1    0.012182    0.049005    0.058181    0.471991 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.049040    0.001087    0.473078 v output35/A (sg13g2_buf_2)
     1    0.052743    0.089472    0.142816    0.615894 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.089508    0.001688    0.617582 v sine_out[8] (out)
                                              0.617582   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.617582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.467582   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051972    0.000600    0.324594 ^ fanout59/A (sg13g2_buf_8)
     8    0.043450    0.034842    0.086884    0.411477 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036323    0.005494    0.416972 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.006290    0.052112    0.062720    0.479692 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.052137    0.000421    0.480113 v output15/A (sg13g2_buf_2)
     1    0.053863    0.091163    0.145476    0.625589 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.091205    0.001817    0.627406 v sine_out[1] (out)
                                              0.627406   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.627406   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477406   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051974    0.000682    0.324676 ^ fanout58/A (sg13g2_buf_8)
     7    0.044561    0.035274    0.087760    0.412436 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.035918    0.003502    0.415938 ^ fanout56/A (sg13g2_buf_8)
     8    0.035585    0.030477    0.076609    0.492547 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.031095    0.003270    0.495817 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.003227    0.019885    0.030715    0.526532 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.019885    0.000126    0.526658 v output18/A (sg13g2_buf_2)
     1    0.053176    0.090533    0.127808    0.654466 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.090762    0.003738    0.658203 v sine_out[22] (out)
                                              0.658203   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.658203   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508204   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051974    0.000682    0.324676 ^ fanout58/A (sg13g2_buf_8)
     7    0.044561    0.035274    0.087760    0.412436 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.035918    0.003502    0.415938 ^ fanout56/A (sg13g2_buf_8)
     8    0.035585    0.030477    0.076609    0.492547 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030954    0.002765    0.495312 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004858    0.024239    0.034684    0.529996 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.024244    0.000310    0.530306 v output17/A (sg13g2_buf_2)
     1    0.052125    0.088377    0.130200    0.660506 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088450    0.001636    0.662142 v sine_out[21] (out)
                                              0.662142   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.662142   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512142   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051974    0.000682    0.324676 ^ fanout58/A (sg13g2_buf_8)
     7    0.044561    0.035274    0.087760    0.412436 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.035918    0.003502    0.415938 ^ fanout56/A (sg13g2_buf_8)
     8    0.035585    0.030477    0.076609    0.492547 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.031127    0.003376    0.495923 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.005034    0.024757    0.035123    0.531047 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.024778    0.000393    0.531440 v output16/A (sg13g2_buf_2)
     1    0.052147    0.089019    0.129056    0.660496 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.089242    0.003655    0.664151 v sine_out[20] (out)
                                              0.664151   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.664151   data arrival time
---------------------------------------------------------------------------------------------
                                              0.514151   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051974    0.000682    0.324676 ^ fanout58/A (sg13g2_buf_8)
     7    0.044561    0.035274    0.087760    0.412436 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.035918    0.003502    0.415938 ^ fanout56/A (sg13g2_buf_8)
     8    0.035585    0.030477    0.076609    0.492547 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030702    0.001654    0.494201 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006895    0.029996    0.039613    0.533814 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.030006    0.000430    0.534244 v output13/A (sg13g2_buf_2)
     1    0.051803    0.087934    0.132687    0.666931 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.087964    0.001531    0.668462 v sine_out[18] (out)
                                              0.668462   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.668462   data arrival time
---------------------------------------------------------------------------------------------
                                              0.518462   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018987    0.041772    0.193395    0.318713 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.041783    0.000661    0.319374 v fanout58/A (sg13g2_buf_8)
     7    0.043992    0.031491    0.087894    0.407268 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032185    0.003436    0.410704 v fanout56/A (sg13g2_buf_8)
     8    0.034828    0.028066    0.080314    0.491018 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028725    0.003618    0.494636 v _172_/A (sg13g2_nand2_1)
     1    0.004830    0.030455    0.036647    0.531283 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.030506    0.000671    0.531954 ^ output21/A (sg13g2_buf_2)
     1    0.052496    0.113790    0.137568    0.669522 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.113974    0.003739    0.673261 ^ sine_out[25] (out)
                                              0.673261   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.673261   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523261   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051974    0.000682    0.324676 ^ fanout58/A (sg13g2_buf_8)
     7    0.044561    0.035274    0.087760    0.412436 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.035918    0.003502    0.415938 ^ fanout56/A (sg13g2_buf_8)
     8    0.035585    0.030477    0.076609    0.492547 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.031340    0.004029    0.496576 ^ _167_/A (sg13g2_nor2_1)
     1    0.005576    0.029363    0.040383    0.536959 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.029403    0.000746    0.537706 v output19/A (sg13g2_buf_2)
     1    0.053171    0.090581    0.132522    0.670228 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.090787    0.003543    0.673772 v sine_out[23] (out)
                                              0.673772   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.673772   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523772   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018987    0.041772    0.193395    0.318713 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.041783    0.000661    0.319374 v fanout58/A (sg13g2_buf_8)
     7    0.043992    0.031491    0.087894    0.407268 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032185    0.003436    0.410704 v fanout56/A (sg13g2_buf_8)
     8    0.034828    0.028066    0.080314    0.491018 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028225    0.001693    0.492711 v _175_/A (sg13g2_nand2_1)
     1    0.006827    0.037911    0.042452    0.535163 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.037928    0.000622    0.535784 ^ output22/A (sg13g2_buf_2)
     1    0.053690    0.115606    0.144249    0.680033 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.115648    0.001819    0.681852 ^ sine_out[26] (out)
                                              0.681852   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.681852   data arrival time
---------------------------------------------------------------------------------------------
                                              0.531852   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051972    0.000600    0.324594 ^ fanout59/A (sg13g2_buf_8)
     8    0.043450    0.034842    0.086884    0.411477 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.035776    0.004151    0.415628 ^ _130_/B (sg13g2_nor2_1)
     2    0.010433    0.041258    0.050491    0.466119 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041259    0.000139    0.466259 v _284_/A (sg13g2_and2_1)
     1    0.006789    0.031063    0.080303    0.546562 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.031096    0.000891    0.547453 v output7/A (sg13g2_buf_2)
     1    0.052345    0.089347    0.132469    0.679922 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.089545    0.003452    0.683374 v sine_out[12] (out)
                                              0.683374   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.683374   data arrival time
---------------------------------------------------------------------------------------------
                                              0.533374   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051972    0.000600    0.324594 ^ fanout59/A (sg13g2_buf_8)
     8    0.043450    0.034842    0.086884    0.411477 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.035776    0.004151    0.415628 ^ _130_/B (sg13g2_nor2_1)
     2    0.010433    0.041258    0.050491    0.466119 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041268    0.000522    0.466641 v _136_/B (sg13g2_nand2b_2)
     4    0.014308    0.041174    0.046579    0.513221 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041191    0.000647    0.513868 ^ _278_/A (sg13g2_nor2_1)
     1    0.003558    0.025929    0.039253    0.553121 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.025930    0.000251    0.553372 v output33/A (sg13g2_buf_2)
     1    0.053004    0.089695    0.132062    0.685433 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.089764    0.001554    0.686987 v sine_out[6] (out)
                                              0.686987   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686987   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536987   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051972    0.000600    0.324594 ^ fanout59/A (sg13g2_buf_8)
     8    0.043450    0.034842    0.086884    0.411477 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.035776    0.004151    0.415628 ^ _130_/B (sg13g2_nor2_1)
     2    0.010433    0.041258    0.050491    0.466119 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041268    0.000522    0.466641 v _136_/B (sg13g2_nand2b_2)
     4    0.014308    0.041174    0.046579    0.513221 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041179    0.000359    0.513580 ^ _276_/A (sg13g2_nor2_1)
     1    0.003433    0.025597    0.038928    0.552508 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.025598    0.000252    0.552760 v output31/A (sg13g2_buf_2)
     1    0.053522    0.091089    0.130983    0.683743 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.091313    0.003700    0.687442 v sine_out[4] (out)
                                              0.687442   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.687442   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537442   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018987    0.041772    0.193395    0.318713 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.041783    0.000661    0.319374 v fanout58/A (sg13g2_buf_8)
     7    0.043992    0.031491    0.087894    0.407268 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032185    0.003436    0.410704 v fanout56/A (sg13g2_buf_8)
     8    0.034828    0.028066    0.080314    0.491018 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028765    0.003736    0.494754 v _170_/A (sg13g2_nand2_1)
     1    0.007708    0.041388    0.045230    0.539984 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.041401    0.000578    0.540562 ^ output20/A (sg13g2_buf_2)
     1    0.053055    0.114959    0.143664    0.684226 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.115146    0.003798    0.688024 ^ sine_out[24] (out)
                                              0.688024   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.688024   data arrival time
---------------------------------------------------------------------------------------------
                                              0.538024   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051972    0.000600    0.324594 ^ fanout59/A (sg13g2_buf_8)
     8    0.043450    0.034842    0.086884    0.411477 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.035776    0.004151    0.415628 ^ _130_/B (sg13g2_nor2_1)
     2    0.010433    0.041258    0.050491    0.466119 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041268    0.000522    0.466641 v _136_/B (sg13g2_nand2b_2)
     4    0.014308    0.041174    0.046579    0.513221 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041195    0.000733    0.513954 ^ _277_/A (sg13g2_nor2_1)
     1    0.005001    0.029747    0.042931    0.556885 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.029748    0.000307    0.557191 v output32/A (sg13g2_buf_2)
     1    0.052408    0.089429    0.131920    0.689111 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.089622    0.003413    0.692524 v sine_out[5] (out)
                                              0.692524   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692524   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542524   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051972    0.000600    0.324594 ^ fanout59/A (sg13g2_buf_8)
     8    0.043450    0.034842    0.086884    0.411477 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.035776    0.004151    0.415628 ^ _130_/B (sg13g2_nor2_1)
     2    0.010433    0.041258    0.050491    0.466119 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041268    0.000522    0.466641 v _136_/B (sg13g2_nand2b_2)
     4    0.014308    0.041174    0.046579    0.513221 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.041196    0.000750    0.513971 ^ _279_/A (sg13g2_nor2_1)
     1    0.005238    0.030370    0.043512    0.557483 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.030371    0.000359    0.557842 v output34/A (sg13g2_buf_2)
     1    0.052110    0.089003    0.131708    0.689550 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.089228    0.003663    0.693213 v sine_out[7] (out)
                                              0.693213   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.693213   data arrival time
---------------------------------------------------------------------------------------------
                                              0.543213   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023901    0.000861    0.058128 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022551    0.024454    0.066688    0.124817 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024454    0.000453    0.125270 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009619    0.048556    0.184042    0.309312 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048559    0.000405    0.309717 ^ fanout73/A (sg13g2_buf_8)
     8    0.050689    0.038151    0.088257    0.397973 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.038871    0.004025    0.401998 ^ fanout72/A (sg13g2_buf_8)
     8    0.041845    0.033581    0.080396    0.482394 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.034240    0.003596    0.485991 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003819    0.043085    0.063834    0.549824 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.043085    0.000257    0.550082 v output28/A (sg13g2_buf_2)
     1    0.056853    0.096265    0.142519    0.692601 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.096594    0.004610    0.697210 v sine_out[31] (out)
                                              0.697210   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697210   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547210   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018987    0.041772    0.193395    0.318713 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.041783    0.000661    0.319374 v fanout58/A (sg13g2_buf_8)
     7    0.043992    0.031491    0.087894    0.407268 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031646    0.001349    0.408617 v fanout57/A (sg13g2_buf_1)
     4    0.016316    0.058929    0.095048    0.503665 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.059012    0.001611    0.505276 v _176_/B1 (sg13g2_o21ai_1)
     1    0.002772    0.032804    0.045451    0.550727 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.032804    0.000110    0.550837 ^ output23/A (sg13g2_buf_2)
     1    0.054812    0.118917    0.138685    0.689522 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.119821    0.008387    0.697909 ^ sine_out[27] (out)
                                              0.697909   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.697909   data arrival time
---------------------------------------------------------------------------------------------
                                              0.547909   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051972    0.000600    0.324594 ^ fanout59/A (sg13g2_buf_8)
     8    0.043450    0.034842    0.086884    0.411477 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.035280    0.002586    0.414064 ^ _255_/A (sg13g2_nor4_1)
     1    0.003497    0.033187    0.043218    0.457282 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.033187    0.000262    0.457544 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006143    0.075208    0.075133    0.532677 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.075246    0.000787    0.533464 ^ output4/A (sg13g2_buf_2)
     1    0.054473    0.117786    0.162383    0.695847 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.117986    0.003966    0.699813 ^ sine_out[0] (out)
                                              0.699813   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.699813   data arrival time
---------------------------------------------------------------------------------------------
                                              0.549813   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018987    0.041772    0.193395    0.318713 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.041783    0.000661    0.319374 v fanout58/A (sg13g2_buf_8)
     7    0.043992    0.031491    0.087894    0.407268 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031646    0.001349    0.408617 v fanout57/A (sg13g2_buf_1)
     4    0.016316    0.058929    0.095048    0.503665 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.058950    0.001051    0.504716 v _180_/A (sg13g2_nand2_1)
     1    0.005631    0.039376    0.049042    0.553759 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.039381    0.000342    0.554101 ^ output24/A (sg13g2_buf_2)
     1    0.054684    0.118236    0.144828    0.698929 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.118451    0.004119    0.703047 ^ sine_out[28] (out)
                                              0.703047   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.703047   data arrival time
---------------------------------------------------------------------------------------------
                                              0.553047   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051972    0.000600    0.324594 ^ fanout59/A (sg13g2_buf_8)
     8    0.043450    0.034842    0.086884    0.411477 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036115    0.005018    0.416495 ^ _143_/A (sg13g2_nor2_1)
     2    0.010199    0.043441    0.053877    0.470372 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.043450    0.000507    0.470880 v _147_/A (sg13g2_nand2_1)
     2    0.007257    0.042407    0.048976    0.519855 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.042422    0.000633    0.520489 ^ _275_/B (sg13g2_nor2_1)
     1    0.007308    0.033156    0.044933    0.565422 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.033168    0.000510    0.565932 v output30/A (sg13g2_buf_2)
     1    0.053307    0.090197    0.135886    0.701818 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.090227    0.001561    0.703379 v sine_out[3] (out)
                                              0.703379   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.703379   data arrival time
---------------------------------------------------------------------------------------------
                                              0.553379   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023724    0.001155    0.125281 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003453    0.025812    0.165856    0.291137 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025910    0.000254    0.291391 ^ fanout69/A (sg13g2_buf_2)
     4    0.036049    0.082835    0.110800    0.402191 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.083194    0.004447    0.406638 ^ fanout65/A (sg13g2_buf_8)
     8    0.038454    0.033873    0.100937    0.507575 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.034436    0.003636    0.511211 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003395    0.036814    0.055785    0.566996 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.036814    0.000133    0.567129 v output5/A (sg13g2_buf_2)
     1    0.052453    0.089518    0.135283    0.702411 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.089762    0.003527    0.705938 v sine_out[10] (out)
                                              0.705938   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.705938   data arrival time
---------------------------------------------------------------------------------------------
                                              0.555938   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023724    0.001155    0.125281 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003453    0.025812    0.165856    0.291137 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025910    0.000254    0.291391 ^ fanout69/A (sg13g2_buf_2)
     4    0.036049    0.082835    0.110800    0.402191 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.083194    0.004447    0.406638 ^ fanout65/A (sg13g2_buf_8)
     8    0.038454    0.033873    0.100937    0.507575 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.034322    0.003197    0.510772 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.003849    0.037989    0.057678    0.568450 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.037990    0.000259    0.568709 v output8/A (sg13g2_buf_2)
     1    0.052055    0.088368    0.136766    0.705475 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088401    0.001610    0.707084 v sine_out[13] (out)
                                              0.707084   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.707084   data arrival time
---------------------------------------------------------------------------------------------
                                              0.557084   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051972    0.000600    0.324594 ^ fanout59/A (sg13g2_buf_8)
     8    0.043450    0.034842    0.086884    0.411477 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036115    0.005018    0.416495 ^ _143_/A (sg13g2_nor2_1)
     2    0.010199    0.043441    0.053877    0.470372 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.043445    0.000355    0.470727 v _144_/B (sg13g2_nand2_1)
     2    0.007818    0.045630    0.055682    0.526409 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045648    0.000249    0.526657 ^ _212_/B (sg13g2_nor2_1)
     2    0.009917    0.041690    0.052839    0.579496 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.041714    0.000825    0.580321 v output26/A (sg13g2_buf_2)
     1    0.052521    0.089087    0.139115    0.719436 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.089118    0.001568    0.721004 v sine_out[2] (out)
                                              0.721004   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.721004   data arrival time
---------------------------------------------------------------------------------------------
                                              0.571004   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023724    0.001155    0.125281 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003453    0.025812    0.165856    0.291137 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025910    0.000254    0.291391 ^ fanout69/A (sg13g2_buf_2)
     4    0.036049    0.082835    0.110800    0.402191 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.083194    0.004447    0.406638 ^ fanout65/A (sg13g2_buf_8)
     8    0.038454    0.033873    0.100937    0.507575 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.034112    0.002224    0.509798 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.006701    0.045760    0.069870    0.579668 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.045765    0.000487    0.580155 v output6/A (sg13g2_buf_2)
     1    0.052735    0.090013    0.139820    0.719975 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.090277    0.003698    0.723674 v sine_out[11] (out)
                                              0.723674   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.723674   data arrival time
---------------------------------------------------------------------------------------------
                                              0.573674   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023901    0.000861    0.058128 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022551    0.024454    0.066688    0.124817 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024463    0.000817    0.125634 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001899    0.020378    0.161742    0.287376 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020378    0.000071    0.287447 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009896    0.059321    0.376689    0.664136 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.059321    0.000422    0.664558 ^ fanout78/A (sg13g2_buf_8)
     7    0.048440    0.037447    0.092938    0.757496 ^ fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.038138    0.003877    0.761372 ^ _128_/A (sg13g2_inv_2)
     5    0.022546    0.043149    0.049814    0.811187 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.043150    0.000192    0.811379 v _293_/D (sg13g2_dfrbpq_1)
                                              0.811379   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023901    0.000861    0.058128 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022551    0.024454    0.066688    0.124817 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024463    0.000817    0.125634 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275634   clock uncertainty
                                  0.000000    0.275634   clock reconvergence pessimism
                                 -0.040791    0.234843   library hold time
                                              0.234843   data required time
---------------------------------------------------------------------------------------------
                                              0.234843   data required time
                                             -0.811379   data arrival time
---------------------------------------------------------------------------------------------
                                              0.576536   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023724    0.001155    0.125281 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003453    0.025812    0.165856    0.291137 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025910    0.000254    0.291391 ^ fanout69/A (sg13g2_buf_2)
     4    0.036049    0.082835    0.110800    0.402191 ^ fanout69/X (sg13g2_buf_2)
                                                         net69 (net)
                      0.083194    0.004447    0.406638 ^ fanout65/A (sg13g2_buf_8)
     8    0.038454    0.033873    0.100937    0.507575 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.033957    0.001234    0.508809 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.008472    0.051398    0.077454    0.586263 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.051428    0.000593    0.586856 v output36/A (sg13g2_buf_2)
     1    0.053201    0.090756    0.143014    0.729870 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.091028    0.003774    0.733644 v sine_out[9] (out)
                                              0.733644   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.733644   data arrival time
---------------------------------------------------------------------------------------------
                                              0.583644   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051972    0.000600    0.324594 ^ fanout59/A (sg13g2_buf_8)
     8    0.043450    0.034842    0.086884    0.411477 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036115    0.005018    0.416495 ^ _143_/A (sg13g2_nor2_1)
     2    0.010199    0.043441    0.053877    0.470372 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.043445    0.000355    0.470727 v _144_/B (sg13g2_nand2_1)
     2    0.007818    0.045630    0.055682    0.526409 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045648    0.000251    0.526659 ^ _145_/B (sg13g2_nand2_1)
     1    0.007451    0.054432    0.071222    0.597881 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.054457    0.000922    0.598803 v output9/A (sg13g2_buf_2)
     1    0.051964    0.088347    0.144611    0.743414 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088380    0.001595    0.745010 v sine_out[14] (out)
                                              0.745010   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.745010   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595010   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019559    0.051965    0.198676    0.323994 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051972    0.000600    0.324594 ^ fanout59/A (sg13g2_buf_8)
     8    0.043450    0.034842    0.086884    0.411477 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036115    0.005018    0.416495 ^ _143_/A (sg13g2_nor2_1)
     2    0.010199    0.043441    0.053877    0.470372 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.043450    0.000507    0.470880 v _147_/A (sg13g2_nand2_1)
     2    0.007257    0.042407    0.048976    0.519855 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.042416    0.000497    0.520353 ^ _149_/B (sg13g2_nand2_1)
     1    0.011416    0.075831    0.086797    0.607150 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.075871    0.001433    0.608583 v output10/A (sg13g2_buf_2)
     1    0.051930    0.088446    0.154905    0.763488 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088478    0.001583    0.765070 v sine_out[15] (out)
                                              0.765070   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.765070   data arrival time
---------------------------------------------------------------------------------------------
                                              0.615070   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018987    0.041772    0.193395    0.318713 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.041783    0.000661    0.319374 v fanout58/A (sg13g2_buf_8)
     7    0.043992    0.031491    0.087894    0.407268 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031646    0.001349    0.408617 v fanout57/A (sg13g2_buf_1)
     4    0.016316    0.058929    0.095048    0.503665 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.059012    0.001617    0.505282 v _181_/B (sg13g2_and2_1)
     4    0.015221    0.056791    0.115587    0.620869 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056801    0.000753    0.621622 v _189_/B1 (sg13g2_o21ai_1)
     1    0.005235    0.042585    0.054243    0.675865 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.042590    0.000335    0.676200 ^ output29/A (sg13g2_buf_2)
     1    0.057527    0.124016    0.150012    0.826212 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.124272    0.004615    0.830827 ^ sine_out[32] (out)
                                              0.830827   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.830827   data arrival time
---------------------------------------------------------------------------------------------
                                              0.680827   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018987    0.041772    0.193395    0.318713 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.041783    0.000661    0.319374 v fanout58/A (sg13g2_buf_8)
     7    0.043992    0.031491    0.087894    0.407268 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031646    0.001349    0.408617 v fanout57/A (sg13g2_buf_1)
     4    0.016316    0.058929    0.095048    0.503665 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.059012    0.001617    0.505282 v _181_/B (sg13g2_and2_1)
     4    0.015221    0.056791    0.115587    0.620869 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056817    0.001124    0.621993 v _184_/B1 (sg13g2_a21oi_1)
     1    0.004528    0.047797    0.056468    0.678461 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.047798    0.000296    0.678757 ^ output25/A (sg13g2_buf_2)
     1    0.054028    0.117151    0.146723    0.825479 ^ output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.117624    0.006049    0.831529 ^ sine_out[29] (out)
                                              0.831529   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.831529   data arrival time
---------------------------------------------------------------------------------------------
                                              0.681529   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.016716    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001886    0.000943    0.000943 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023596    0.023890    0.056324    0.057267 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023902    0.000935    0.058202 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020894    0.023707    0.065924    0.124126 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023725    0.001192    0.125318 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018987    0.041772    0.193395    0.318713 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.041783    0.000661    0.319374 v fanout58/A (sg13g2_buf_8)
     7    0.043992    0.031491    0.087894    0.407268 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.031646    0.001349    0.408617 v fanout57/A (sg13g2_buf_1)
     4    0.016316    0.058929    0.095048    0.503665 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.059015    0.001652    0.505317 v _183_/B (sg13g2_and2_1)
     2    0.007696    0.033375    0.096848    0.602165 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.033384    0.000522    0.602687 v _186_/A1 (sg13g2_a21oi_1)
     1    0.006542    0.058763    0.084429    0.687116 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.058775    0.000657    0.687772 ^ output27/A (sg13g2_buf_2)
     1    0.056258    0.121719    0.154866    0.842639 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.122261    0.006600    0.849238 ^ sine_out[30] (out)
                                              0.849238   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.849238   data arrival time
---------------------------------------------------------------------------------------------
                                              0.699238   slack (MET)



