

================================================================
== Vivado HLS Report for 'sha256d'
================================================================
* Date:           Sat Jul 27 18:09:13 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        sha256d
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.796 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      971|      971| 9.710 us | 9.710 us |  971|  971|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Transfrom                  |      616|      616|       308|          -|          -|     2|    no    |
        | + Load_Message_Schedule     |       32|       32|         2|          -|          -|    16|    no    |
        | + Extend_Message_Schedule   |      144|      144|         3|          -|          -|    48|    no    |
        | + Updates                   |      128|      128|         2|          -|          -|    64|    no    |
        |- Load_Message_Schedule_2    |       48|       48|         3|          -|          -|    16|    no    |
        |- Extend_Message_Schedule_2  |      144|      144|         3|          -|          -|    48|    no    |
        |- Updates_2                  |      128|      128|         2|          -|          -|    64|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 41 
34 --> 35 36 
35 --> 34 
36 --> 37 39 
37 --> 38 
38 --> 36 
39 --> 40 33 
40 --> 39 
41 --> 42 44 
42 --> 43 
43 --> 41 
44 --> 45 47 
45 --> 46 
46 --> 44 
47 --> 48 
48 --> 47 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_0_V = alloca [64 x i8], align 1" [sha256d/sha256d.cpp:63]   --->   Operation 49 'alloca' 'data_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_1_V = alloca [64 x i8], align 1" [sha256d/sha256d.cpp:63]   --->   Operation 50 'alloca' 'data_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%m_V = alloca [64 x i32], align 4" [sha256d/sha256d.cpp:73]   --->   Operation 51 'alloca' 'm_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%input_0_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_0_V)" [sha256d/sha256d.cpp:50]   --->   Operation 52 'read' 'input_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%input_1_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_1_V)" [sha256d/sha256d.cpp:50]   --->   Operation 53 'read' 'input_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%input_64_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_64_V)" [sha256d/sha256d.cpp:50]   --->   Operation 54 'read' 'input_64_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%input_65_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_65_V)" [sha256d/sha256d.cpp:50]   --->   Operation 55 'read' 'input_65_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%data_0_V_addr = getelementptr [64 x i8]* %data_0_V, i64 0, i64 0" [sha256d/sha256d.cpp:65]   --->   Operation 56 'getelementptr' 'data_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "store i8 %input_0_V_read, i8* %data_0_V_addr, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_0_V_addr_1 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 1" [sha256d/sha256d.cpp:65]   --->   Operation 58 'getelementptr' 'data_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.79ns)   --->   "store i8 %input_1_V_read, i8* %data_0_V_addr_1, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 59 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%data_1_V_addr = getelementptr [64 x i8]* %data_1_V, i64 0, i64 0" [sha256d/sha256d.cpp:68]   --->   Operation 60 'getelementptr' 'data_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.79ns)   --->   "store i8 %input_64_V_read, i8* %data_1_V_addr, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 61 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_1_V_addr_1 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 1" [sha256d/sha256d.cpp:68]   --->   Operation 62 'getelementptr' 'data_1_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.79ns)   --->   "store i8 %input_65_V_read, i8* %data_1_V_addr_1, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 0.79>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%input_2_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_2_V)" [sha256d/sha256d.cpp:50]   --->   Operation 64 'read' 'input_2_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%input_3_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_3_V)" [sha256d/sha256d.cpp:50]   --->   Operation 65 'read' 'input_3_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%input_66_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_66_V)" [sha256d/sha256d.cpp:50]   --->   Operation 66 'read' 'input_66_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%input_67_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_67_V)" [sha256d/sha256d.cpp:50]   --->   Operation 67 'read' 'input_67_V_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%data_0_V_addr_2 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 2" [sha256d/sha256d.cpp:65]   --->   Operation 68 'getelementptr' 'data_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.79ns)   --->   "store i8 %input_2_V_read, i8* %data_0_V_addr_2, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 69 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%data_0_V_addr_3 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 3" [sha256d/sha256d.cpp:65]   --->   Operation 70 'getelementptr' 'data_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.79ns)   --->   "store i8 %input_3_V_read, i8* %data_0_V_addr_3, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%data_1_V_addr_2 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 2" [sha256d/sha256d.cpp:68]   --->   Operation 72 'getelementptr' 'data_1_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.79ns)   --->   "store i8 %input_66_V_read, i8* %data_1_V_addr_2, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 73 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%data_1_V_addr_3 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 3" [sha256d/sha256d.cpp:68]   --->   Operation 74 'getelementptr' 'data_1_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.79ns)   --->   "store i8 %input_67_V_read, i8* %data_1_V_addr_3, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 75 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%input_4_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_4_V)" [sha256d/sha256d.cpp:50]   --->   Operation 76 'read' 'input_4_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%input_5_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_5_V)" [sha256d/sha256d.cpp:50]   --->   Operation 77 'read' 'input_5_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%input_68_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_68_V)" [sha256d/sha256d.cpp:50]   --->   Operation 78 'read' 'input_68_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%input_69_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_69_V)" [sha256d/sha256d.cpp:50]   --->   Operation 79 'read' 'input_69_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%data_0_V_addr_4 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 4" [sha256d/sha256d.cpp:65]   --->   Operation 80 'getelementptr' 'data_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.79ns)   --->   "store i8 %input_4_V_read, i8* %data_0_V_addr_4, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 81 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%data_0_V_addr_5 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 5" [sha256d/sha256d.cpp:65]   --->   Operation 82 'getelementptr' 'data_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.79ns)   --->   "store i8 %input_5_V_read, i8* %data_0_V_addr_5, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 83 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%data_1_V_addr_4 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 4" [sha256d/sha256d.cpp:68]   --->   Operation 84 'getelementptr' 'data_1_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.79ns)   --->   "store i8 %input_68_V_read, i8* %data_1_V_addr_4, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 85 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%data_1_V_addr_5 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 5" [sha256d/sha256d.cpp:68]   --->   Operation 86 'getelementptr' 'data_1_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.79ns)   --->   "store i8 %input_69_V_read, i8* %data_1_V_addr_5, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 87 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%input_6_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_6_V)" [sha256d/sha256d.cpp:50]   --->   Operation 88 'read' 'input_6_V_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%input_7_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_7_V)" [sha256d/sha256d.cpp:50]   --->   Operation 89 'read' 'input_7_V_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%input_70_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_70_V)" [sha256d/sha256d.cpp:50]   --->   Operation 90 'read' 'input_70_V_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%input_71_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_71_V)" [sha256d/sha256d.cpp:50]   --->   Operation 91 'read' 'input_71_V_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%data_0_V_addr_6 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 6" [sha256d/sha256d.cpp:65]   --->   Operation 92 'getelementptr' 'data_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.79ns)   --->   "store i8 %input_6_V_read, i8* %data_0_V_addr_6, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 93 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%data_0_V_addr_7 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 7" [sha256d/sha256d.cpp:65]   --->   Operation 94 'getelementptr' 'data_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.79ns)   --->   "store i8 %input_7_V_read, i8* %data_0_V_addr_7, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 95 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%data_1_V_addr_6 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 6" [sha256d/sha256d.cpp:68]   --->   Operation 96 'getelementptr' 'data_1_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.79ns)   --->   "store i8 %input_70_V_read, i8* %data_1_V_addr_6, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 97 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%data_1_V_addr_7 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 7" [sha256d/sha256d.cpp:68]   --->   Operation 98 'getelementptr' 'data_1_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.79ns)   --->   "store i8 %input_71_V_read, i8* %data_1_V_addr_7, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 99 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 0.79>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%input_8_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_8_V)" [sha256d/sha256d.cpp:50]   --->   Operation 100 'read' 'input_8_V_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%input_9_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_9_V)" [sha256d/sha256d.cpp:50]   --->   Operation 101 'read' 'input_9_V_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%input_72_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_72_V)" [sha256d/sha256d.cpp:50]   --->   Operation 102 'read' 'input_72_V_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%input_73_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_73_V)" [sha256d/sha256d.cpp:50]   --->   Operation 103 'read' 'input_73_V_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%data_0_V_addr_8 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 8" [sha256d/sha256d.cpp:65]   --->   Operation 104 'getelementptr' 'data_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.79ns)   --->   "store i8 %input_8_V_read, i8* %data_0_V_addr_8, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 105 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%data_0_V_addr_9 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 9" [sha256d/sha256d.cpp:65]   --->   Operation 106 'getelementptr' 'data_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.79ns)   --->   "store i8 %input_9_V_read, i8* %data_0_V_addr_9, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 107 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%data_1_V_addr_8 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 8" [sha256d/sha256d.cpp:68]   --->   Operation 108 'getelementptr' 'data_1_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.79ns)   --->   "store i8 %input_72_V_read, i8* %data_1_V_addr_8, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 109 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%data_1_V_addr_9 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 9" [sha256d/sha256d.cpp:68]   --->   Operation 110 'getelementptr' 'data_1_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.79ns)   --->   "store i8 %input_73_V_read, i8* %data_1_V_addr_9, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 111 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 0.79>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%input_10_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_10_V)" [sha256d/sha256d.cpp:50]   --->   Operation 112 'read' 'input_10_V_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%input_11_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_11_V)" [sha256d/sha256d.cpp:50]   --->   Operation 113 'read' 'input_11_V_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%input_74_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_74_V)" [sha256d/sha256d.cpp:50]   --->   Operation 114 'read' 'input_74_V_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%input_75_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_75_V)" [sha256d/sha256d.cpp:50]   --->   Operation 115 'read' 'input_75_V_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%data_0_V_addr_10 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 10" [sha256d/sha256d.cpp:65]   --->   Operation 116 'getelementptr' 'data_0_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.79ns)   --->   "store i8 %input_10_V_read, i8* %data_0_V_addr_10, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 117 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%data_0_V_addr_11 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 11" [sha256d/sha256d.cpp:65]   --->   Operation 118 'getelementptr' 'data_0_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.79ns)   --->   "store i8 %input_11_V_read, i8* %data_0_V_addr_11, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 119 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%data_1_V_addr_10 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 10" [sha256d/sha256d.cpp:68]   --->   Operation 120 'getelementptr' 'data_1_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.79ns)   --->   "store i8 %input_74_V_read, i8* %data_1_V_addr_10, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 121 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%data_1_V_addr_11 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 11" [sha256d/sha256d.cpp:68]   --->   Operation 122 'getelementptr' 'data_1_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.79ns)   --->   "store i8 %input_75_V_read, i8* %data_1_V_addr_11, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 123 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 0.79>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%input_12_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_12_V)" [sha256d/sha256d.cpp:50]   --->   Operation 124 'read' 'input_12_V_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%input_13_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_13_V)" [sha256d/sha256d.cpp:50]   --->   Operation 125 'read' 'input_13_V_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%input_76_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_76_V)" [sha256d/sha256d.cpp:50]   --->   Operation 126 'read' 'input_76_V_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%input_77_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_77_V)" [sha256d/sha256d.cpp:50]   --->   Operation 127 'read' 'input_77_V_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%data_0_V_addr_12 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 12" [sha256d/sha256d.cpp:65]   --->   Operation 128 'getelementptr' 'data_0_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.79ns)   --->   "store i8 %input_12_V_read, i8* %data_0_V_addr_12, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 129 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%data_0_V_addr_13 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 13" [sha256d/sha256d.cpp:65]   --->   Operation 130 'getelementptr' 'data_0_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.79ns)   --->   "store i8 %input_13_V_read, i8* %data_0_V_addr_13, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 131 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%data_1_V_addr_12 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 12" [sha256d/sha256d.cpp:68]   --->   Operation 132 'getelementptr' 'data_1_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.79ns)   --->   "store i8 %input_76_V_read, i8* %data_1_V_addr_12, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 133 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%data_1_V_addr_13 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 13" [sha256d/sha256d.cpp:68]   --->   Operation 134 'getelementptr' 'data_1_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.79ns)   --->   "store i8 %input_77_V_read, i8* %data_1_V_addr_13, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 135 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 0.79>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%input_14_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_14_V)" [sha256d/sha256d.cpp:50]   --->   Operation 136 'read' 'input_14_V_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%input_15_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_15_V)" [sha256d/sha256d.cpp:50]   --->   Operation 137 'read' 'input_15_V_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%input_78_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_78_V)" [sha256d/sha256d.cpp:50]   --->   Operation 138 'read' 'input_78_V_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%input_79_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_79_V)" [sha256d/sha256d.cpp:50]   --->   Operation 139 'read' 'input_79_V_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%data_0_V_addr_14 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 14" [sha256d/sha256d.cpp:65]   --->   Operation 140 'getelementptr' 'data_0_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.79ns)   --->   "store i8 %input_14_V_read, i8* %data_0_V_addr_14, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 141 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%data_0_V_addr_15 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 15" [sha256d/sha256d.cpp:65]   --->   Operation 142 'getelementptr' 'data_0_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.79ns)   --->   "store i8 %input_15_V_read, i8* %data_0_V_addr_15, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 143 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%data_1_V_addr_14 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 14" [sha256d/sha256d.cpp:68]   --->   Operation 144 'getelementptr' 'data_1_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.79ns)   --->   "store i8 %input_78_V_read, i8* %data_1_V_addr_14, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 145 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%data_1_V_addr_15 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 15" [sha256d/sha256d.cpp:68]   --->   Operation 146 'getelementptr' 'data_1_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.79ns)   --->   "store i8 %input_79_V_read, i8* %data_1_V_addr_15, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 147 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 0.79>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%input_16_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_16_V)" [sha256d/sha256d.cpp:50]   --->   Operation 148 'read' 'input_16_V_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%input_17_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_17_V)" [sha256d/sha256d.cpp:50]   --->   Operation 149 'read' 'input_17_V_read' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%data_0_V_addr_16 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 16" [sha256d/sha256d.cpp:65]   --->   Operation 150 'getelementptr' 'data_0_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.79ns)   --->   "store i8 %input_16_V_read, i8* %data_0_V_addr_16, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 151 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%data_0_V_addr_17 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 17" [sha256d/sha256d.cpp:65]   --->   Operation 152 'getelementptr' 'data_0_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.79ns)   --->   "store i8 %input_17_V_read, i8* %data_0_V_addr_17, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 153 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%data_1_V_addr_16 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 16" [sha256d/sha256d.cpp:68]   --->   Operation 154 'getelementptr' 'data_1_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.79ns)   --->   "store i8 -128, i8* %data_1_V_addr_16, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 155 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "%data_1_V_addr_17 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 17" [sha256d/sha256d.cpp:68]   --->   Operation 156 'getelementptr' 'data_1_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_17, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 157 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 0.79>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%input_18_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_18_V)" [sha256d/sha256d.cpp:50]   --->   Operation 158 'read' 'input_18_V_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%input_19_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_19_V)" [sha256d/sha256d.cpp:50]   --->   Operation 159 'read' 'input_19_V_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%data_0_V_addr_18 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 18" [sha256d/sha256d.cpp:65]   --->   Operation 160 'getelementptr' 'data_0_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.79ns)   --->   "store i8 %input_18_V_read, i8* %data_0_V_addr_18, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 161 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%data_0_V_addr_19 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 19" [sha256d/sha256d.cpp:65]   --->   Operation 162 'getelementptr' 'data_0_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.79ns)   --->   "store i8 %input_19_V_read, i8* %data_0_V_addr_19, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 163 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%data_1_V_addr_18 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 18" [sha256d/sha256d.cpp:68]   --->   Operation 164 'getelementptr' 'data_1_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_18, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 165 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%data_1_V_addr_19 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 19" [sha256d/sha256d.cpp:68]   --->   Operation 166 'getelementptr' 'data_1_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_19, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 167 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 0.79>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%input_20_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_20_V)" [sha256d/sha256d.cpp:50]   --->   Operation 168 'read' 'input_20_V_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%input_21_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_21_V)" [sha256d/sha256d.cpp:50]   --->   Operation 169 'read' 'input_21_V_read' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%data_0_V_addr_20 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 20" [sha256d/sha256d.cpp:65]   --->   Operation 170 'getelementptr' 'data_0_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.79ns)   --->   "store i8 %input_20_V_read, i8* %data_0_V_addr_20, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 171 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%data_0_V_addr_21 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 21" [sha256d/sha256d.cpp:65]   --->   Operation 172 'getelementptr' 'data_0_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.79ns)   --->   "store i8 %input_21_V_read, i8* %data_0_V_addr_21, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 173 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%data_1_V_addr_20 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 20" [sha256d/sha256d.cpp:68]   --->   Operation 174 'getelementptr' 'data_1_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_20, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 175 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%data_1_V_addr_21 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 21" [sha256d/sha256d.cpp:68]   --->   Operation 176 'getelementptr' 'data_1_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_21, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 177 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 0.79>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%input_22_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_22_V)" [sha256d/sha256d.cpp:50]   --->   Operation 178 'read' 'input_22_V_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%input_23_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_23_V)" [sha256d/sha256d.cpp:50]   --->   Operation 179 'read' 'input_23_V_read' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%data_0_V_addr_22 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 22" [sha256d/sha256d.cpp:65]   --->   Operation 180 'getelementptr' 'data_0_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.79ns)   --->   "store i8 %input_22_V_read, i8* %data_0_V_addr_22, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 181 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%data_0_V_addr_23 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 23" [sha256d/sha256d.cpp:65]   --->   Operation 182 'getelementptr' 'data_0_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.79ns)   --->   "store i8 %input_23_V_read, i8* %data_0_V_addr_23, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 183 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%data_1_V_addr_22 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 22" [sha256d/sha256d.cpp:68]   --->   Operation 184 'getelementptr' 'data_1_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_22, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 185 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%data_1_V_addr_23 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 23" [sha256d/sha256d.cpp:68]   --->   Operation 186 'getelementptr' 'data_1_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_23, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 187 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 0.79>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%input_24_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_24_V)" [sha256d/sha256d.cpp:50]   --->   Operation 188 'read' 'input_24_V_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%input_25_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_25_V)" [sha256d/sha256d.cpp:50]   --->   Operation 189 'read' 'input_25_V_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%data_0_V_addr_24 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 24" [sha256d/sha256d.cpp:65]   --->   Operation 190 'getelementptr' 'data_0_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.79ns)   --->   "store i8 %input_24_V_read, i8* %data_0_V_addr_24, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 191 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 192 [1/1] (0.00ns)   --->   "%data_0_V_addr_25 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 25" [sha256d/sha256d.cpp:65]   --->   Operation 192 'getelementptr' 'data_0_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.79ns)   --->   "store i8 %input_25_V_read, i8* %data_0_V_addr_25, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 193 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 194 [1/1] (0.00ns)   --->   "%data_1_V_addr_24 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 24" [sha256d/sha256d.cpp:68]   --->   Operation 194 'getelementptr' 'data_1_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 195 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_24, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 195 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%data_1_V_addr_25 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 25" [sha256d/sha256d.cpp:68]   --->   Operation 196 'getelementptr' 'data_1_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_25, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 197 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 0.79>
ST_14 : Operation 198 [1/1] (0.00ns)   --->   "%input_26_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_26_V)" [sha256d/sha256d.cpp:50]   --->   Operation 198 'read' 'input_26_V_read' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%input_27_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_27_V)" [sha256d/sha256d.cpp:50]   --->   Operation 199 'read' 'input_27_V_read' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%data_0_V_addr_26 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 26" [sha256d/sha256d.cpp:65]   --->   Operation 200 'getelementptr' 'data_0_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.79ns)   --->   "store i8 %input_26_V_read, i8* %data_0_V_addr_26, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 201 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%data_0_V_addr_27 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 27" [sha256d/sha256d.cpp:65]   --->   Operation 202 'getelementptr' 'data_0_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.79ns)   --->   "store i8 %input_27_V_read, i8* %data_0_V_addr_27, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 203 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%data_1_V_addr_26 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 26" [sha256d/sha256d.cpp:68]   --->   Operation 204 'getelementptr' 'data_1_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_26, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 205 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%data_1_V_addr_27 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 27" [sha256d/sha256d.cpp:68]   --->   Operation 206 'getelementptr' 'data_1_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_27, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 207 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 0.79>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%input_28_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_28_V)" [sha256d/sha256d.cpp:50]   --->   Operation 208 'read' 'input_28_V_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%input_29_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_29_V)" [sha256d/sha256d.cpp:50]   --->   Operation 209 'read' 'input_29_V_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 210 [1/1] (0.00ns)   --->   "%data_0_V_addr_28 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 28" [sha256d/sha256d.cpp:65]   --->   Operation 210 'getelementptr' 'data_0_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 211 [1/1] (0.79ns)   --->   "store i8 %input_28_V_read, i8* %data_0_V_addr_28, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 211 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%data_0_V_addr_29 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 29" [sha256d/sha256d.cpp:65]   --->   Operation 212 'getelementptr' 'data_0_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 213 [1/1] (0.79ns)   --->   "store i8 %input_29_V_read, i8* %data_0_V_addr_29, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 213 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%data_1_V_addr_28 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 28" [sha256d/sha256d.cpp:68]   --->   Operation 214 'getelementptr' 'data_1_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_28, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 215 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%data_1_V_addr_29 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 29" [sha256d/sha256d.cpp:68]   --->   Operation 216 'getelementptr' 'data_1_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_29, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 217 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 0.79>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%input_30_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_30_V)" [sha256d/sha256d.cpp:50]   --->   Operation 218 'read' 'input_30_V_read' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%input_31_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_31_V)" [sha256d/sha256d.cpp:50]   --->   Operation 219 'read' 'input_31_V_read' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%data_0_V_addr_30 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 30" [sha256d/sha256d.cpp:65]   --->   Operation 220 'getelementptr' 'data_0_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.79ns)   --->   "store i8 %input_30_V_read, i8* %data_0_V_addr_30, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 221 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%data_0_V_addr_31 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 31" [sha256d/sha256d.cpp:65]   --->   Operation 222 'getelementptr' 'data_0_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.79ns)   --->   "store i8 %input_31_V_read, i8* %data_0_V_addr_31, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 223 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 224 [1/1] (0.00ns)   --->   "%data_1_V_addr_30 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 30" [sha256d/sha256d.cpp:68]   --->   Operation 224 'getelementptr' 'data_1_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 225 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_30, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 225 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 226 [1/1] (0.00ns)   --->   "%data_1_V_addr_31 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 31" [sha256d/sha256d.cpp:68]   --->   Operation 226 'getelementptr' 'data_1_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 227 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_31, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 227 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 0.79>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%input_32_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_32_V)" [sha256d/sha256d.cpp:50]   --->   Operation 228 'read' 'input_32_V_read' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%input_33_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_33_V)" [sha256d/sha256d.cpp:50]   --->   Operation 229 'read' 'input_33_V_read' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%data_0_V_addr_32 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 32" [sha256d/sha256d.cpp:65]   --->   Operation 230 'getelementptr' 'data_0_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.79ns)   --->   "store i8 %input_32_V_read, i8* %data_0_V_addr_32, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 231 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%data_0_V_addr_33 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 33" [sha256d/sha256d.cpp:65]   --->   Operation 232 'getelementptr' 'data_0_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (0.79ns)   --->   "store i8 %input_33_V_read, i8* %data_0_V_addr_33, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 233 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%data_1_V_addr_32 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 32" [sha256d/sha256d.cpp:68]   --->   Operation 234 'getelementptr' 'data_1_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_32, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 235 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%data_1_V_addr_33 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 33" [sha256d/sha256d.cpp:68]   --->   Operation 236 'getelementptr' 'data_1_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_33, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 237 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 0.79>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%input_34_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_34_V)" [sha256d/sha256d.cpp:50]   --->   Operation 238 'read' 'input_34_V_read' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%input_35_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_35_V)" [sha256d/sha256d.cpp:50]   --->   Operation 239 'read' 'input_35_V_read' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%data_0_V_addr_34 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 34" [sha256d/sha256d.cpp:65]   --->   Operation 240 'getelementptr' 'data_0_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.79ns)   --->   "store i8 %input_34_V_read, i8* %data_0_V_addr_34, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 241 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%data_0_V_addr_35 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 35" [sha256d/sha256d.cpp:65]   --->   Operation 242 'getelementptr' 'data_0_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (0.79ns)   --->   "store i8 %input_35_V_read, i8* %data_0_V_addr_35, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 243 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 244 [1/1] (0.00ns)   --->   "%data_1_V_addr_34 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 34" [sha256d/sha256d.cpp:68]   --->   Operation 244 'getelementptr' 'data_1_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 245 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_34, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 245 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 246 [1/1] (0.00ns)   --->   "%data_1_V_addr_35 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 35" [sha256d/sha256d.cpp:68]   --->   Operation 246 'getelementptr' 'data_1_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 247 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_35, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 247 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 0.79>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%input_36_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_36_V)" [sha256d/sha256d.cpp:50]   --->   Operation 248 'read' 'input_36_V_read' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 249 [1/1] (0.00ns)   --->   "%input_37_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_37_V)" [sha256d/sha256d.cpp:50]   --->   Operation 249 'read' 'input_37_V_read' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 250 [1/1] (0.00ns)   --->   "%data_0_V_addr_36 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 36" [sha256d/sha256d.cpp:65]   --->   Operation 250 'getelementptr' 'data_0_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 251 [1/1] (0.79ns)   --->   "store i8 %input_36_V_read, i8* %data_0_V_addr_36, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 251 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 252 [1/1] (0.00ns)   --->   "%data_0_V_addr_37 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 37" [sha256d/sha256d.cpp:65]   --->   Operation 252 'getelementptr' 'data_0_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 253 [1/1] (0.79ns)   --->   "store i8 %input_37_V_read, i8* %data_0_V_addr_37, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 253 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 254 [1/1] (0.00ns)   --->   "%data_1_V_addr_36 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 36" [sha256d/sha256d.cpp:68]   --->   Operation 254 'getelementptr' 'data_1_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 255 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_36, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 255 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "%data_1_V_addr_37 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 37" [sha256d/sha256d.cpp:68]   --->   Operation 256 'getelementptr' 'data_1_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 257 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_37, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 257 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 0.79>
ST_20 : Operation 258 [1/1] (0.00ns)   --->   "%input_38_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_38_V)" [sha256d/sha256d.cpp:50]   --->   Operation 258 'read' 'input_38_V_read' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 259 [1/1] (0.00ns)   --->   "%input_39_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_39_V)" [sha256d/sha256d.cpp:50]   --->   Operation 259 'read' 'input_39_V_read' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "%data_0_V_addr_38 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 38" [sha256d/sha256d.cpp:65]   --->   Operation 260 'getelementptr' 'data_0_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 261 [1/1] (0.79ns)   --->   "store i8 %input_38_V_read, i8* %data_0_V_addr_38, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 261 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 262 [1/1] (0.00ns)   --->   "%data_0_V_addr_39 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 39" [sha256d/sha256d.cpp:65]   --->   Operation 262 'getelementptr' 'data_0_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 263 [1/1] (0.79ns)   --->   "store i8 %input_39_V_read, i8* %data_0_V_addr_39, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 263 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%data_1_V_addr_38 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 38" [sha256d/sha256d.cpp:68]   --->   Operation 264 'getelementptr' 'data_1_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_38, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 265 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 266 [1/1] (0.00ns)   --->   "%data_1_V_addr_39 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 39" [sha256d/sha256d.cpp:68]   --->   Operation 266 'getelementptr' 'data_1_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 267 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_39, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 267 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 0.79>
ST_21 : Operation 268 [1/1] (0.00ns)   --->   "%input_40_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_40_V)" [sha256d/sha256d.cpp:50]   --->   Operation 268 'read' 'input_40_V_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%input_41_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_41_V)" [sha256d/sha256d.cpp:50]   --->   Operation 269 'read' 'input_41_V_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 270 [1/1] (0.00ns)   --->   "%data_0_V_addr_40 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 40" [sha256d/sha256d.cpp:65]   --->   Operation 270 'getelementptr' 'data_0_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 271 [1/1] (0.79ns)   --->   "store i8 %input_40_V_read, i8* %data_0_V_addr_40, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 271 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%data_0_V_addr_41 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 41" [sha256d/sha256d.cpp:65]   --->   Operation 272 'getelementptr' 'data_0_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 273 [1/1] (0.79ns)   --->   "store i8 %input_41_V_read, i8* %data_0_V_addr_41, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 273 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 274 [1/1] (0.00ns)   --->   "%data_1_V_addr_40 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 40" [sha256d/sha256d.cpp:68]   --->   Operation 274 'getelementptr' 'data_1_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 275 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_40, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 275 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%data_1_V_addr_41 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 41" [sha256d/sha256d.cpp:68]   --->   Operation 276 'getelementptr' 'data_1_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 277 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_41, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 277 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 0.79>
ST_22 : Operation 278 [1/1] (0.00ns)   --->   "%input_42_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_42_V)" [sha256d/sha256d.cpp:50]   --->   Operation 278 'read' 'input_42_V_read' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 279 [1/1] (0.00ns)   --->   "%input_43_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_43_V)" [sha256d/sha256d.cpp:50]   --->   Operation 279 'read' 'input_43_V_read' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 280 [1/1] (0.00ns)   --->   "%data_0_V_addr_42 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 42" [sha256d/sha256d.cpp:65]   --->   Operation 280 'getelementptr' 'data_0_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 281 [1/1] (0.79ns)   --->   "store i8 %input_42_V_read, i8* %data_0_V_addr_42, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 281 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 282 [1/1] (0.00ns)   --->   "%data_0_V_addr_43 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 43" [sha256d/sha256d.cpp:65]   --->   Operation 282 'getelementptr' 'data_0_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 283 [1/1] (0.79ns)   --->   "store i8 %input_43_V_read, i8* %data_0_V_addr_43, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 283 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%data_1_V_addr_42 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 42" [sha256d/sha256d.cpp:68]   --->   Operation 284 'getelementptr' 'data_1_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 285 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_42, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 285 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%data_1_V_addr_43 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 43" [sha256d/sha256d.cpp:68]   --->   Operation 286 'getelementptr' 'data_1_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 287 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_43, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 287 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 0.79>
ST_23 : Operation 288 [1/1] (0.00ns)   --->   "%input_44_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_44_V)" [sha256d/sha256d.cpp:50]   --->   Operation 288 'read' 'input_44_V_read' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 289 [1/1] (0.00ns)   --->   "%input_45_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_45_V)" [sha256d/sha256d.cpp:50]   --->   Operation 289 'read' 'input_45_V_read' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%data_0_V_addr_44 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 44" [sha256d/sha256d.cpp:65]   --->   Operation 290 'getelementptr' 'data_0_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 291 [1/1] (0.79ns)   --->   "store i8 %input_44_V_read, i8* %data_0_V_addr_44, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 291 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 292 [1/1] (0.00ns)   --->   "%data_0_V_addr_45 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 45" [sha256d/sha256d.cpp:65]   --->   Operation 292 'getelementptr' 'data_0_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 293 [1/1] (0.79ns)   --->   "store i8 %input_45_V_read, i8* %data_0_V_addr_45, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 293 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 294 [1/1] (0.00ns)   --->   "%data_1_V_addr_44 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 44" [sha256d/sha256d.cpp:68]   --->   Operation 294 'getelementptr' 'data_1_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 295 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_44, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 295 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 296 [1/1] (0.00ns)   --->   "%data_1_V_addr_45 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 45" [sha256d/sha256d.cpp:68]   --->   Operation 296 'getelementptr' 'data_1_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 297 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_45, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 297 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 0.79>
ST_24 : Operation 298 [1/1] (0.00ns)   --->   "%input_46_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_46_V)" [sha256d/sha256d.cpp:50]   --->   Operation 298 'read' 'input_46_V_read' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 299 [1/1] (0.00ns)   --->   "%input_47_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_47_V)" [sha256d/sha256d.cpp:50]   --->   Operation 299 'read' 'input_47_V_read' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 300 [1/1] (0.00ns)   --->   "%data_0_V_addr_46 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 46" [sha256d/sha256d.cpp:65]   --->   Operation 300 'getelementptr' 'data_0_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 301 [1/1] (0.79ns)   --->   "store i8 %input_46_V_read, i8* %data_0_V_addr_46, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 301 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 302 [1/1] (0.00ns)   --->   "%data_0_V_addr_47 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 47" [sha256d/sha256d.cpp:65]   --->   Operation 302 'getelementptr' 'data_0_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 303 [1/1] (0.79ns)   --->   "store i8 %input_47_V_read, i8* %data_0_V_addr_47, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 303 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 304 [1/1] (0.00ns)   --->   "%data_1_V_addr_46 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 46" [sha256d/sha256d.cpp:68]   --->   Operation 304 'getelementptr' 'data_1_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 305 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_46, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 305 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 306 [1/1] (0.00ns)   --->   "%data_1_V_addr_47 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 47" [sha256d/sha256d.cpp:68]   --->   Operation 306 'getelementptr' 'data_1_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 307 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_47, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 307 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 0.79>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "%input_48_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_48_V)" [sha256d/sha256d.cpp:50]   --->   Operation 308 'read' 'input_48_V_read' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 309 [1/1] (0.00ns)   --->   "%input_49_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_49_V)" [sha256d/sha256d.cpp:50]   --->   Operation 309 'read' 'input_49_V_read' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 310 [1/1] (0.00ns)   --->   "%data_0_V_addr_48 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 48" [sha256d/sha256d.cpp:65]   --->   Operation 310 'getelementptr' 'data_0_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 311 [1/1] (0.79ns)   --->   "store i8 %input_48_V_read, i8* %data_0_V_addr_48, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 311 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 312 [1/1] (0.00ns)   --->   "%data_0_V_addr_49 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 49" [sha256d/sha256d.cpp:65]   --->   Operation 312 'getelementptr' 'data_0_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 313 [1/1] (0.79ns)   --->   "store i8 %input_49_V_read, i8* %data_0_V_addr_49, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 313 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 314 [1/1] (0.00ns)   --->   "%data_1_V_addr_48 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 48" [sha256d/sha256d.cpp:68]   --->   Operation 314 'getelementptr' 'data_1_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 315 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_48, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 315 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 316 [1/1] (0.00ns)   --->   "%data_1_V_addr_49 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 49" [sha256d/sha256d.cpp:68]   --->   Operation 316 'getelementptr' 'data_1_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 317 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_49, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 317 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 0.79>
ST_26 : Operation 318 [1/1] (0.00ns)   --->   "%input_50_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_50_V)" [sha256d/sha256d.cpp:50]   --->   Operation 318 'read' 'input_50_V_read' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 319 [1/1] (0.00ns)   --->   "%input_51_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_51_V)" [sha256d/sha256d.cpp:50]   --->   Operation 319 'read' 'input_51_V_read' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "%data_0_V_addr_50 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 50" [sha256d/sha256d.cpp:65]   --->   Operation 320 'getelementptr' 'data_0_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 321 [1/1] (0.79ns)   --->   "store i8 %input_50_V_read, i8* %data_0_V_addr_50, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 321 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 322 [1/1] (0.00ns)   --->   "%data_0_V_addr_51 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 51" [sha256d/sha256d.cpp:65]   --->   Operation 322 'getelementptr' 'data_0_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 323 [1/1] (0.79ns)   --->   "store i8 %input_51_V_read, i8* %data_0_V_addr_51, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 323 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 324 [1/1] (0.00ns)   --->   "%data_1_V_addr_50 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 50" [sha256d/sha256d.cpp:68]   --->   Operation 324 'getelementptr' 'data_1_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 325 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_50, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 325 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 326 [1/1] (0.00ns)   --->   "%data_1_V_addr_51 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 51" [sha256d/sha256d.cpp:68]   --->   Operation 326 'getelementptr' 'data_1_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 327 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_51, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 327 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 0.79>
ST_27 : Operation 328 [1/1] (0.00ns)   --->   "%input_52_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_52_V)" [sha256d/sha256d.cpp:50]   --->   Operation 328 'read' 'input_52_V_read' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 329 [1/1] (0.00ns)   --->   "%input_53_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_53_V)" [sha256d/sha256d.cpp:50]   --->   Operation 329 'read' 'input_53_V_read' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 330 [1/1] (0.00ns)   --->   "%data_0_V_addr_52 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 52" [sha256d/sha256d.cpp:65]   --->   Operation 330 'getelementptr' 'data_0_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 331 [1/1] (0.79ns)   --->   "store i8 %input_52_V_read, i8* %data_0_V_addr_52, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 331 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 332 [1/1] (0.00ns)   --->   "%data_0_V_addr_53 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 53" [sha256d/sha256d.cpp:65]   --->   Operation 332 'getelementptr' 'data_0_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 333 [1/1] (0.79ns)   --->   "store i8 %input_53_V_read, i8* %data_0_V_addr_53, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 333 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 334 [1/1] (0.00ns)   --->   "%data_1_V_addr_52 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 52" [sha256d/sha256d.cpp:68]   --->   Operation 334 'getelementptr' 'data_1_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 335 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_52, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 335 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 336 [1/1] (0.00ns)   --->   "%data_1_V_addr_53 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 53" [sha256d/sha256d.cpp:68]   --->   Operation 336 'getelementptr' 'data_1_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 337 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_53, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 337 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 0.79>
ST_28 : Operation 338 [1/1] (0.00ns)   --->   "%input_54_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_54_V)" [sha256d/sha256d.cpp:50]   --->   Operation 338 'read' 'input_54_V_read' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 339 [1/1] (0.00ns)   --->   "%input_55_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_55_V)" [sha256d/sha256d.cpp:50]   --->   Operation 339 'read' 'input_55_V_read' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 340 [1/1] (0.00ns)   --->   "%data_0_V_addr_54 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 54" [sha256d/sha256d.cpp:65]   --->   Operation 340 'getelementptr' 'data_0_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 341 [1/1] (0.79ns)   --->   "store i8 %input_54_V_read, i8* %data_0_V_addr_54, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 341 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 342 [1/1] (0.00ns)   --->   "%data_0_V_addr_55 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 55" [sha256d/sha256d.cpp:65]   --->   Operation 342 'getelementptr' 'data_0_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 343 [1/1] (0.79ns)   --->   "store i8 %input_55_V_read, i8* %data_0_V_addr_55, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 343 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 344 [1/1] (0.00ns)   --->   "%data_1_V_addr_54 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 54" [sha256d/sha256d.cpp:68]   --->   Operation 344 'getelementptr' 'data_1_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 345 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_54, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 345 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 346 [1/1] (0.00ns)   --->   "%data_1_V_addr_55 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 55" [sha256d/sha256d.cpp:68]   --->   Operation 346 'getelementptr' 'data_1_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 347 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_55, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 347 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 28> <Delay = 0.79>
ST_29 : Operation 348 [1/1] (0.00ns)   --->   "%input_56_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_56_V)" [sha256d/sha256d.cpp:50]   --->   Operation 348 'read' 'input_56_V_read' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 349 [1/1] (0.00ns)   --->   "%input_57_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_57_V)" [sha256d/sha256d.cpp:50]   --->   Operation 349 'read' 'input_57_V_read' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 350 [1/1] (0.00ns)   --->   "%data_0_V_addr_56 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 56" [sha256d/sha256d.cpp:65]   --->   Operation 350 'getelementptr' 'data_0_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 351 [1/1] (0.79ns)   --->   "store i8 %input_56_V_read, i8* %data_0_V_addr_56, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 351 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 352 [1/1] (0.00ns)   --->   "%data_0_V_addr_57 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 57" [sha256d/sha256d.cpp:65]   --->   Operation 352 'getelementptr' 'data_0_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 353 [1/1] (0.79ns)   --->   "store i8 %input_57_V_read, i8* %data_0_V_addr_57, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 353 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 354 [1/1] (0.00ns)   --->   "%data_1_V_addr_56 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 56" [sha256d/sha256d.cpp:68]   --->   Operation 354 'getelementptr' 'data_1_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 355 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_56, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 355 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 356 [1/1] (0.00ns)   --->   "%data_1_V_addr_57 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 57" [sha256d/sha256d.cpp:68]   --->   Operation 356 'getelementptr' 'data_1_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 357 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_57, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 357 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 0.79>
ST_30 : Operation 358 [1/1] (0.00ns)   --->   "%input_58_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_58_V)" [sha256d/sha256d.cpp:50]   --->   Operation 358 'read' 'input_58_V_read' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 359 [1/1] (0.00ns)   --->   "%input_59_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_59_V)" [sha256d/sha256d.cpp:50]   --->   Operation 359 'read' 'input_59_V_read' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 360 [1/1] (0.00ns)   --->   "%data_0_V_addr_58 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 58" [sha256d/sha256d.cpp:65]   --->   Operation 360 'getelementptr' 'data_0_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 361 [1/1] (0.79ns)   --->   "store i8 %input_58_V_read, i8* %data_0_V_addr_58, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 361 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 362 [1/1] (0.00ns)   --->   "%data_0_V_addr_59 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 59" [sha256d/sha256d.cpp:65]   --->   Operation 362 'getelementptr' 'data_0_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 363 [1/1] (0.79ns)   --->   "store i8 %input_59_V_read, i8* %data_0_V_addr_59, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 363 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 364 [1/1] (0.00ns)   --->   "%data_1_V_addr_58 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 58" [sha256d/sha256d.cpp:68]   --->   Operation 364 'getelementptr' 'data_1_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 365 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_58, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 365 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 366 [1/1] (0.00ns)   --->   "%data_1_V_addr_59 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 59" [sha256d/sha256d.cpp:68]   --->   Operation 366 'getelementptr' 'data_1_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 367 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_59, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 367 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 30> <Delay = 0.79>
ST_31 : Operation 368 [1/1] (0.00ns)   --->   "%input_60_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_60_V)" [sha256d/sha256d.cpp:50]   --->   Operation 368 'read' 'input_60_V_read' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 369 [1/1] (0.00ns)   --->   "%input_61_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_61_V)" [sha256d/sha256d.cpp:50]   --->   Operation 369 'read' 'input_61_V_read' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 370 [1/1] (0.00ns)   --->   "%data_0_V_addr_60 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 60" [sha256d/sha256d.cpp:65]   --->   Operation 370 'getelementptr' 'data_0_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 371 [1/1] (0.79ns)   --->   "store i8 %input_60_V_read, i8* %data_0_V_addr_60, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 371 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 372 [1/1] (0.00ns)   --->   "%data_0_V_addr_61 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 61" [sha256d/sha256d.cpp:65]   --->   Operation 372 'getelementptr' 'data_0_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 373 [1/1] (0.79ns)   --->   "store i8 %input_61_V_read, i8* %data_0_V_addr_61, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 373 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 374 [1/1] (0.00ns)   --->   "%data_1_V_addr_60 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 60" [sha256d/sha256d.cpp:68]   --->   Operation 374 'getelementptr' 'data_1_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 375 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_60, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 375 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 376 [1/1] (0.00ns)   --->   "%data_1_V_addr_61 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 61" [sha256d/sha256d.cpp:68]   --->   Operation 376 'getelementptr' 'data_1_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 377 [1/1] (0.79ns)   --->   "store i8 0, i8* %data_1_V_addr_61, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 377 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 31> <Delay = 0.79>
ST_32 : Operation 378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_7_V), !map !109"   --->   Operation 378 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 379 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_6_V), !map !115"   --->   Operation 379 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 380 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_5_V), !map !121"   --->   Operation 380 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 381 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_4_V), !map !127"   --->   Operation 381 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 382 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_3_V), !map !133"   --->   Operation 382 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 383 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_2_V), !map !139"   --->   Operation 383 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 384 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_1_V), !map !145"   --->   Operation 384 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 385 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_0_V), !map !151"   --->   Operation 385 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 386 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_79_V), !map !157"   --->   Operation 386 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_78_V), !map !163"   --->   Operation 387 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_77_V), !map !169"   --->   Operation 388 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 389 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_76_V), !map !175"   --->   Operation 389 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 390 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_75_V), !map !181"   --->   Operation 390 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 391 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_74_V), !map !187"   --->   Operation 391 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 392 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_73_V), !map !193"   --->   Operation 392 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 393 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_72_V), !map !199"   --->   Operation 393 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 394 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_71_V), !map !205"   --->   Operation 394 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 395 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_70_V), !map !211"   --->   Operation 395 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 396 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_69_V), !map !217"   --->   Operation 396 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 397 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_68_V), !map !223"   --->   Operation 397 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 398 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_67_V), !map !229"   --->   Operation 398 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 399 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_66_V), !map !235"   --->   Operation 399 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 400 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_65_V), !map !241"   --->   Operation 400 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 401 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_64_V), !map !247"   --->   Operation 401 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 402 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_63_V), !map !253"   --->   Operation 402 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 403 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_62_V), !map !259"   --->   Operation 403 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 404 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_61_V), !map !265"   --->   Operation 404 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_60_V), !map !271"   --->   Operation 405 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 406 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_59_V), !map !277"   --->   Operation 406 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 407 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_58_V), !map !283"   --->   Operation 407 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 408 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_57_V), !map !289"   --->   Operation 408 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 409 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_56_V), !map !295"   --->   Operation 409 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 410 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_55_V), !map !301"   --->   Operation 410 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_54_V), !map !307"   --->   Operation 411 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 412 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_53_V), !map !313"   --->   Operation 412 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 413 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_52_V), !map !319"   --->   Operation 413 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_51_V), !map !325"   --->   Operation 414 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 415 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_50_V), !map !331"   --->   Operation 415 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 416 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_49_V), !map !337"   --->   Operation 416 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 417 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_48_V), !map !343"   --->   Operation 417 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 418 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_47_V), !map !349"   --->   Operation 418 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 419 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_46_V), !map !355"   --->   Operation 419 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 420 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_45_V), !map !361"   --->   Operation 420 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 421 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_44_V), !map !367"   --->   Operation 421 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_43_V), !map !373"   --->   Operation 422 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 423 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_42_V), !map !379"   --->   Operation 423 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 424 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_41_V), !map !385"   --->   Operation 424 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 425 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_40_V), !map !391"   --->   Operation 425 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 426 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_39_V), !map !397"   --->   Operation 426 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 427 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_38_V), !map !403"   --->   Operation 427 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 428 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_37_V), !map !409"   --->   Operation 428 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 429 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_36_V), !map !415"   --->   Operation 429 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 430 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_35_V), !map !421"   --->   Operation 430 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 431 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_34_V), !map !427"   --->   Operation 431 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 432 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_33_V), !map !433"   --->   Operation 432 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 433 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_32_V), !map !439"   --->   Operation 433 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 434 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_31_V), !map !445"   --->   Operation 434 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 435 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_30_V), !map !451"   --->   Operation 435 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 436 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_29_V), !map !457"   --->   Operation 436 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_28_V), !map !463"   --->   Operation 437 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 438 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_27_V), !map !469"   --->   Operation 438 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 439 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_26_V), !map !475"   --->   Operation 439 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 440 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_25_V), !map !481"   --->   Operation 440 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 441 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_24_V), !map !487"   --->   Operation 441 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 442 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_23_V), !map !493"   --->   Operation 442 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 443 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_22_V), !map !499"   --->   Operation 443 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 444 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_21_V), !map !505"   --->   Operation 444 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 445 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_20_V), !map !511"   --->   Operation 445 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 446 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_19_V), !map !517"   --->   Operation 446 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 447 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_18_V), !map !523"   --->   Operation 447 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 448 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_17_V), !map !529"   --->   Operation 448 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 449 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_16_V), !map !535"   --->   Operation 449 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 450 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_15_V), !map !541"   --->   Operation 450 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 451 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_14_V), !map !547"   --->   Operation 451 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 452 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_13_V), !map !553"   --->   Operation 452 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 453 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_12_V), !map !559"   --->   Operation 453 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 454 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_11_V), !map !565"   --->   Operation 454 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 455 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_10_V), !map !571"   --->   Operation 455 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 456 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_9_V), !map !577"   --->   Operation 456 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 457 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_8_V), !map !583"   --->   Operation 457 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 458 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_7_V), !map !589"   --->   Operation 458 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 459 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_6_V), !map !593"   --->   Operation 459 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 460 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_5_V), !map !597"   --->   Operation 460 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 461 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_4_V), !map !601"   --->   Operation 461 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 462 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_3_V), !map !605"   --->   Operation 462 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 463 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_2_V), !map !609"   --->   Operation 463 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 464 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_1_V), !map !613"   --->   Operation 464 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 465 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %input_0_V), !map !617"   --->   Operation 465 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 466 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @sha256d_str) nounwind"   --->   Operation 466 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 467 [1/1] (0.00ns)   --->   "%input_62_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_62_V)" [sha256d/sha256d.cpp:50]   --->   Operation 467 'read' 'input_62_V_read' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 468 [1/1] (0.00ns)   --->   "%input_63_V_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %input_63_V)" [sha256d/sha256d.cpp:50]   --->   Operation 468 'read' 'input_63_V_read' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 469 [1/1] (0.00ns)   --->   "%data_0_V_addr_62 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 62" [sha256d/sha256d.cpp:65]   --->   Operation 469 'getelementptr' 'data_0_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 470 [1/1] (0.79ns)   --->   "store i8 %input_62_V_read, i8* %data_0_V_addr_62, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 470 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 471 [1/1] (0.00ns)   --->   "%data_0_V_addr_63 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 63" [sha256d/sha256d.cpp:65]   --->   Operation 471 'getelementptr' 'data_0_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 472 [1/1] (0.79ns)   --->   "store i8 %input_63_V_read, i8* %data_0_V_addr_63, align 1" [sha256d/sha256d.cpp:65]   --->   Operation 472 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 473 [1/1] (0.00ns)   --->   "%data_1_V_addr_62 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 62" [sha256d/sha256d.cpp:68]   --->   Operation 473 'getelementptr' 'data_1_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 474 [1/1] (0.79ns)   --->   "store i8 2, i8* %data_1_V_addr_62, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 474 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 475 [1/1] (0.00ns)   --->   "%data_1_V_addr_63 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 63" [sha256d/sha256d.cpp:68]   --->   Operation 475 'getelementptr' 'data_1_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 476 [1/1] (0.79ns)   --->   "store i8 -128, i8* %data_1_V_addr_63, align 1" [sha256d/sha256d.cpp:68]   --->   Operation 476 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 477 [1/1] (0.75ns)   --->   "br label %.preheader5522" [sha256d/sha256d.cpp:72]   --->   Operation 477 'br' <Predicate = true> <Delay = 0.75>

State 33 <SV = 32> <Delay = 0.75>
ST_33 : Operation 478 [1/1] (0.00ns)   --->   "%h_V = phi i32 [ 1541459225, %.preheader5524.preheader ], [ %state_7_V, %Transfrom_end ]"   --->   Operation 478 'phi' 'h_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 479 [1/1] (0.00ns)   --->   "%g_V = phi i32 [ 528734635, %.preheader5524.preheader ], [ %state_6_V, %Transfrom_end ]"   --->   Operation 479 'phi' 'g_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 480 [1/1] (0.00ns)   --->   "%f_V = phi i32 [ -1694144372, %.preheader5524.preheader ], [ %state_5_V, %Transfrom_end ]"   --->   Operation 480 'phi' 'f_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 481 [1/1] (0.00ns)   --->   "%e_V = phi i32 [ 1359893119, %.preheader5524.preheader ], [ %state_4_V, %Transfrom_end ]"   --->   Operation 481 'phi' 'e_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 482 [1/1] (0.00ns)   --->   "%d_V = phi i32 [ -1521486534, %.preheader5524.preheader ], [ %state_3_V, %Transfrom_end ]"   --->   Operation 482 'phi' 'd_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 483 [1/1] (0.00ns)   --->   "%c_V = phi i32 [ 1013904242, %.preheader5524.preheader ], [ %state_2_V, %Transfrom_end ]"   --->   Operation 483 'phi' 'c_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 484 [1/1] (0.00ns)   --->   "%b_V = phi i32 [ -1150833019, %.preheader5524.preheader ], [ %state_1_V, %Transfrom_end ]"   --->   Operation 484 'phi' 'b_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 485 [1/1] (0.00ns)   --->   "%a_V = phi i32 [ 1779033703, %.preheader5524.preheader ], [ %state_0_V, %Transfrom_end ]"   --->   Operation 485 'phi' 'a_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 486 [1/1] (0.00ns)   --->   "%data2_31_V = phi i8 [ 25, %.preheader5524.preheader ], [ %add_ln72_7, %Transfrom_end ]" [sha256d/sha256d.cpp:120]   --->   Operation 486 'phi' 'data2_31_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 487 [1/1] (0.00ns)   --->   "%data2_27_V = phi i8 [ -85, %.preheader5524.preheader ], [ %add_ln72_6, %Transfrom_end ]" [sha256d/sha256d.cpp:120]   --->   Operation 487 'phi' 'data2_27_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 488 [1/1] (0.00ns)   --->   "%data2_23_V = phi i8 [ -116, %.preheader5524.preheader ], [ %add_ln72_5, %Transfrom_end ]" [sha256d/sha256d.cpp:120]   --->   Operation 488 'phi' 'data2_23_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 489 [1/1] (0.00ns)   --->   "%data2_19_V = phi i8 [ 127, %.preheader5524.preheader ], [ %add_ln72_4, %Transfrom_end ]" [sha256d/sha256d.cpp:120]   --->   Operation 489 'phi' 'data2_19_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 490 [1/1] (0.00ns)   --->   "%data2_15_V = phi i8 [ 58, %.preheader5524.preheader ], [ %add_ln72_3, %Transfrom_end ]" [sha256d/sha256d.cpp:120]   --->   Operation 490 'phi' 'data2_15_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 491 [1/1] (0.00ns)   --->   "%data2_11_V = phi i8 [ 114, %.preheader5524.preheader ], [ %add_ln72_2, %Transfrom_end ]" [sha256d/sha256d.cpp:120]   --->   Operation 491 'phi' 'data2_11_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 492 [1/1] (0.00ns)   --->   "%data2_7_V = phi i8 [ -123, %.preheader5524.preheader ], [ %add_ln72_1, %Transfrom_end ]" [sha256d/sha256d.cpp:120]   --->   Operation 492 'phi' 'data2_7_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 493 [1/1] (0.00ns)   --->   "%data2_3_V = phi i8 [ 103, %.preheader5524.preheader ], [ %add_ln72, %Transfrom_end ]" [sha256d/sha256d.cpp:120]   --->   Operation 493 'phi' 'data2_3_V' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 494 [1/1] (0.00ns)   --->   "%t_0 = phi i2 [ 0, %.preheader5524.preheader ], [ %t, %Transfrom_end ]"   --->   Operation 494 'phi' 't_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 495 [1/1] (0.51ns)   --->   "%icmp_ln72 = icmp eq i2 %t_0, -2" [sha256d/sha256d.cpp:72]   --->   Operation 495 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 496 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 496 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 497 [1/1] (0.62ns)   --->   "%t = add i2 %t_0, 1" [sha256d/sha256d.cpp:72]   --->   Operation 497 'add' 't' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 498 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %arrayctor.loop12.preheader.preheader, label %Transfrom_begin" [sha256d/sha256d.cpp:72]   --->   Operation 498 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 499 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str7) nounwind" [sha256d/sha256d.cpp:72]   --->   Operation 499 'specloopname' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 500 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str7)" [sha256d/sha256d.cpp:72]   --->   Operation 500 'specregionbegin' 'tmp' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln1356 = trunc i2 %t_0 to i1" [sha256d/sha256d.cpp:76]   --->   Operation 501 'trunc' 'trunc_ln1356' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 502 [1/1] (0.75ns)   --->   "br label %.preheader5521" [sha256d/sha256d.cpp:75]   --->   Operation 502 'br' <Predicate = (!icmp_ln72)> <Delay = 0.75>
ST_33 : Operation 503 [1/1] (0.00ns)   --->   "%m_15_V = alloca i32"   --->   Operation 503 'alloca' 'm_15_V' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 504 [1/1] (0.00ns)   --->   "%m_15_V_1 = alloca i32"   --->   Operation 504 'alloca' 'm_15_V_1' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 505 [1/1] (0.00ns)   --->   "%m_15_V_2 = alloca i32"   --->   Operation 505 'alloca' 'm_15_V_2' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 506 [1/1] (0.00ns)   --->   "%m_15_V_3 = alloca i32"   --->   Operation 506 'alloca' 'm_15_V_3' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 507 [1/1] (0.00ns)   --->   "%m_15_V_4 = alloca i32"   --->   Operation 507 'alloca' 'm_15_V_4' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 508 [1/1] (0.00ns)   --->   "%m_15_V_5 = alloca i32"   --->   Operation 508 'alloca' 'm_15_V_5' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 509 [1/1] (0.00ns)   --->   "%m_15_V_6 = alloca i32"   --->   Operation 509 'alloca' 'm_15_V_6' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 510 [1/1] (0.00ns)   --->   "%m_15_V_7 = alloca i32"   --->   Operation 510 'alloca' 'm_15_V_7' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 511 [1/1] (0.00ns)   --->   "%m_15_V_8 = alloca i32"   --->   Operation 511 'alloca' 'm_15_V_8' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 512 [1/1] (0.00ns)   --->   "%m_15_V_9 = alloca i32"   --->   Operation 512 'alloca' 'm_15_V_9' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 513 [1/1] (0.00ns)   --->   "%m_15_V_10 = alloca i32"   --->   Operation 513 'alloca' 'm_15_V_10' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 514 [1/1] (0.00ns)   --->   "%m_15_V_11 = alloca i32"   --->   Operation 514 'alloca' 'm_15_V_11' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 515 [1/1] (0.00ns)   --->   "%m_15_V_12 = alloca i32"   --->   Operation 515 'alloca' 'm_15_V_12' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 516 [1/1] (0.00ns)   --->   "%m_15_V_13 = alloca i32"   --->   Operation 516 'alloca' 'm_15_V_13' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 517 [1/1] (0.00ns)   --->   "%m_15_V_14 = alloca i32"   --->   Operation 517 'alloca' 'm_15_V_14' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 518 [1/1] (0.00ns)   --->   "%m_15_V_15 = alloca i32"   --->   Operation 518 'alloca' 'm_15_V_15' <Predicate = (icmp_ln72)> <Delay = 0.00>
ST_33 : Operation 519 [1/1] (0.75ns)   --->   "br label %arrayctor.loop12.preheader" [sha256d/sha256d.cpp:146]   --->   Operation 519 'br' <Predicate = (icmp_ln72)> <Delay = 0.75>

State 34 <SV = 33> <Delay = 0.89>
ST_34 : Operation 520 [1/1] (0.00ns)   --->   "%p_0689_0 = phi i7 [ %j_V, %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit425_ifconv ], [ 0, %Transfrom_begin ]"   --->   Operation 520 'phi' 'p_0689_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 521 [1/1] (0.00ns)   --->   "%p_01375_0 = phi i5 [ %add_ln700, %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit425_ifconv ], [ 0, %Transfrom_begin ]" [sha256d/sha256d.cpp:75]   --->   Operation 521 'phi' 'p_01375_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 522 [1/1] (0.87ns)   --->   "%icmp_ln887 = icmp eq i5 %p_01375_0, -16" [sha256d/sha256d.cpp:75]   --->   Operation 522 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 523 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 523 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 524 [1/1] (0.87ns)   --->   "%add_ln700 = add i5 %p_01375_0, 1" [sha256d/sha256d.cpp:75]   --->   Operation 524 'add' 'add_ln700' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 525 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader5520.preheader, label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit425_ifconv" [sha256d/sha256d.cpp:75]   --->   Operation 525 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i7 %p_0689_0 to i6" [sha256d/sha256d.cpp:76]   --->   Operation 526 'trunc' 'trunc_ln215' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_34 : Operation 527 [1/1] (0.00ns)   --->   "%ret_V = or i6 %trunc_ln215, 3" [sha256d/sha256d.cpp:76]   --->   Operation 527 'or' 'ret_V' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_34 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i6 %ret_V to i64" [sha256d/sha256d.cpp:76]   --->   Operation 528 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_34 : Operation 529 [1/1] (0.00ns)   --->   "%data_0_V_addr_64 = getelementptr [64 x i8]* %data_0_V, i64 0, i64 %zext_ln544_1" [sha256d/sha256d.cpp:76]   --->   Operation 529 'getelementptr' 'data_0_V_addr_64' <Predicate = (!icmp_ln887 & !trunc_ln1356)> <Delay = 0.00>
ST_34 : Operation 530 [1/1] (0.00ns)   --->   "%data_1_V_addr_64 = getelementptr [64 x i8]* %data_1_V, i64 0, i64 %zext_ln544_1" [sha256d/sha256d.cpp:76]   --->   Operation 530 'getelementptr' 'data_1_V_addr_64' <Predicate = (!icmp_ln887 & trunc_ln1356)> <Delay = 0.00>
ST_34 : Operation 531 [2/2] (0.79ns)   --->   "%data_1_V_load = load i8* %data_1_V_addr_64, align 1" [sha256d/sha256d.cpp:76]   --->   Operation 531 'load' 'data_1_V_load' <Predicate = (!icmp_ln887 & trunc_ln1356)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 532 [2/2] (0.79ns)   --->   "%data_0_V_load = load i8* %data_0_V_addr_64, align 1" [sha256d/sha256d.cpp:76]   --->   Operation 532 'load' 'data_0_V_load' <Predicate = (!icmp_ln887 & !trunc_ln1356)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 533 [1/1] (0.89ns)   --->   "%j_V = add i7 4, %p_0689_0" [sha256d/sha256d.cpp:75]   --->   Operation 533 'add' 'j_V' <Predicate = (!icmp_ln887)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 534 [1/1] (0.75ns)   --->   "br label %.preheader5520" [sha256d/sha256d.cpp:77]   --->   Operation 534 'br' <Predicate = (icmp_ln887)> <Delay = 0.75>

State 35 <SV = 34> <Delay = 2.58>
ST_35 : Operation 535 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str8) nounwind" [sha256d/sha256d.cpp:76]   --->   Operation 535 'specloopname' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i5 %p_01375_0 to i64" [sha256d/sha256d.cpp:76]   --->   Operation 536 'zext' 'zext_ln544' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 537 [1/2] (0.79ns)   --->   "%data_1_V_load = load i8* %data_1_V_addr_64, align 1" [sha256d/sha256d.cpp:76]   --->   Operation 537 'load' 'data_1_V_load' <Predicate = (trunc_ln1356)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 538 [1/2] (0.79ns)   --->   "%data_0_V_load = load i8* %data_0_V_addr_64, align 1" [sha256d/sha256d.cpp:76]   --->   Operation 538 'load' 'data_0_V_load' <Predicate = (!trunc_ln1356)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 539 [1/1] (0.44ns)   --->   "%rhs_V_29 = select i1 %trunc_ln1356, i8 %data_1_V_load, i8 %data_0_V_load" [sha256d/sha256d.cpp:76]   --->   Operation 539 'select' 'rhs_V_29' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i8 %rhs_V_29 to i32" [sha256d/sha256d.cpp:76]   --->   Operation 540 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 541 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544" [sha256d/sha256d.cpp:76]   --->   Operation 541 'getelementptr' 'm_V_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 542 [1/1] (1.35ns)   --->   "store i32 %zext_ln209, i32* %m_V_addr, align 4" [sha256d/sha256d.cpp:76]   --->   Operation 542 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 543 [1/1] (0.00ns)   --->   "br label %.preheader5521" [sha256d/sha256d.cpp:75]   --->   Operation 543 'br' <Predicate = true> <Delay = 0.00>

State 36 <SV = 34> <Delay = 2.23>
ST_36 : Operation 544 [1/1] (0.00ns)   --->   "%p_01375_1 = phi i7 [ %i_V, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit398 ], [ 16, %.preheader5520.preheader ]"   --->   Operation 544 'phi' 'p_01375_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 545 [1/1] (0.86ns)   --->   "%icmp_ln77 = icmp eq i7 %p_01375_1, -64" [sha256d/sha256d.cpp:77]   --->   Operation 545 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 546 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 546 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 547 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %.preheader28939.preheader, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit398" [sha256d/sha256d.cpp:77]   --->   Operation 547 'br' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln215_1 = trunc i7 %p_01375_1 to i6" [sha256d/sha256d.cpp:78]   --->   Operation 548 'trunc' 'trunc_ln215_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_36 : Operation 549 [1/1] (0.88ns)   --->   "%ret_V_3 = add i6 -2, %trunc_ln215_1" [sha256d/sha256d.cpp:78]   --->   Operation 549 'add' 'ret_V_3' <Predicate = (!icmp_ln77)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i6 %ret_V_3 to i64" [sha256d/sha256d.cpp:78]   --->   Operation 550 'zext' 'zext_ln544_4' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_36 : Operation 551 [1/1] (0.00ns)   --->   "%m_V_addr_1 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_4" [sha256d/sha256d.cpp:78]   --->   Operation 551 'getelementptr' 'm_V_addr_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_36 : Operation 552 [2/2] (1.35ns)   --->   "%m_V_load = load i32* %m_V_addr_1, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 552 'load' 'm_V_load' <Predicate = (!icmp_ln77)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 553 [1/1] (0.88ns)   --->   "%ret_V_7 = add i6 -7, %trunc_ln215_1" [sha256d/sha256d.cpp:78]   --->   Operation 553 'add' 'ret_V_7' <Predicate = (!icmp_ln77)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i6 %ret_V_7 to i64" [sha256d/sha256d.cpp:78]   --->   Operation 554 'zext' 'zext_ln544_5' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_36 : Operation 555 [1/1] (0.00ns)   --->   "%m_V_addr_2 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_5" [sha256d/sha256d.cpp:78]   --->   Operation 555 'getelementptr' 'm_V_addr_2' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_36 : Operation 556 [2/2] (1.35ns)   --->   "%m_V_load_1 = load i32* %m_V_addr_2, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 556 'load' 'm_V_load_1' <Predicate = (!icmp_ln77)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 557 [1/1] (0.75ns)   --->   "br label %.preheader28939" [sha256d/sha256d.cpp:89]   --->   Operation 557 'br' <Predicate = (icmp_ln77)> <Delay = 0.75>

State 37 <SV = 35> <Delay = 2.23>
ST_37 : Operation 558 [1/2] (1.35ns)   --->   "%m_V_load = load i32* %m_V_addr_1, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 558 'load' 'm_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 559 [1/2] (1.35ns)   --->   "%m_V_load_1 = load i32* %m_V_addr_2, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 559 'load' 'm_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 560 [1/1] (0.88ns)   --->   "%ret_V_8 = add i6 -15, %trunc_ln215_1" [sha256d/sha256d.cpp:78]   --->   Operation 560 'add' 'ret_V_8' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln544_7 = zext i6 %ret_V_8 to i64" [sha256d/sha256d.cpp:78]   --->   Operation 561 'zext' 'zext_ln544_7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 562 [1/1] (0.00ns)   --->   "%m_V_addr_3 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_7" [sha256d/sha256d.cpp:78]   --->   Operation 562 'getelementptr' 'm_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 563 [2/2] (1.35ns)   --->   "%m_V_load_2 = load i32* %m_V_addr_3, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 563 'load' 'm_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 564 [1/1] (0.88ns)   --->   "%ret_V_12 = add i6 -16, %trunc_ln215_1" [sha256d/sha256d.cpp:78]   --->   Operation 564 'add' 'ret_V_12' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln544_8 = zext i6 %ret_V_12 to i64" [sha256d/sha256d.cpp:78]   --->   Operation 565 'zext' 'zext_ln544_8' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 566 [1/1] (0.00ns)   --->   "%m_V_addr_4 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_8" [sha256d/sha256d.cpp:78]   --->   Operation 566 'getelementptr' 'm_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 567 [2/2] (1.35ns)   --->   "%m_V_load_3 = load i32* %m_V_addr_4, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 567 'load' 'm_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 38 <SV = 36> <Delay = 4.79>
ST_38 : Operation 568 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str9) nounwind" [sha256d/sha256d.cpp:78]   --->   Operation 568 'specloopname' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i7 %p_01375_1 to i64" [sha256d/sha256d.cpp:78]   --->   Operation 569 'zext' 'zext_ln544_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_V_load, i32 17, i32 31)" [sha256d/sha256d.cpp:78]   --->   Operation 570 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%trunc_ln1503 = trunc i32 %m_V_load to i17" [sha256d/sha256d.cpp:78]   --->   Operation 571 'trunc' 'trunc_ln1503' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_47 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln1503, i15 %r_V)" [sha256d/sha256d.cpp:78]   --->   Operation 572 'bitconcatenate' 'ret_V_47' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_s = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_V_load, i32 19, i32 31)" [sha256d/sha256d.cpp:78]   --->   Operation 573 'partselect' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%trunc_ln1503_1 = trunc i32 %m_V_load to i19" [sha256d/sha256d.cpp:78]   --->   Operation 574 'trunc' 'trunc_ln1503_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_48 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln1503_1, i13 %r_V_s)" [sha256d/sha256d.cpp:78]   --->   Operation 575 'bitconcatenate' 'ret_V_48' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_1 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_V_load, i32 10, i32 31)" [sha256d/sha256d.cpp:78]   --->   Operation 576 'partselect' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_32 = zext i22 %r_V_1 to i32" [sha256d/sha256d.cpp:78]   --->   Operation 577 'zext' 'r_V_32' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%xor_ln1357 = xor i32 %r_V_32, %ret_V_48" [sha256d/sha256d.cpp:78]   --->   Operation 578 'xor' 'xor_ln1357' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_6 = xor i32 %xor_ln1357, %ret_V_47" [sha256d/sha256d.cpp:78]   --->   Operation 579 'xor' 'ret_V_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 580 [1/2] (1.35ns)   --->   "%m_V_load_2 = load i32* %m_V_addr_3, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 580 'load' 'm_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_2 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_V_load_2, i32 7, i32 31)" [sha256d/sha256d.cpp:78]   --->   Operation 581 'partselect' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%trunc_ln1503_2 = trunc i32 %m_V_load_2 to i7" [sha256d/sha256d.cpp:78]   --->   Operation 582 'trunc' 'trunc_ln1503_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_49 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln1503_2, i25 %r_V_2)" [sha256d/sha256d.cpp:78]   --->   Operation 583 'bitconcatenate' 'ret_V_49' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_3 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_V_load_2, i32 18, i32 31)" [sha256d/sha256d.cpp:78]   --->   Operation 584 'partselect' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%trunc_ln1503_3 = trunc i32 %m_V_load_2 to i18" [sha256d/sha256d.cpp:78]   --->   Operation 585 'trunc' 'trunc_ln1503_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_50 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln1503_3, i14 %r_V_3)" [sha256d/sha256d.cpp:78]   --->   Operation 586 'bitconcatenate' 'ret_V_50' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_4 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_V_load_2, i32 3, i32 31)" [sha256d/sha256d.cpp:78]   --->   Operation 587 'partselect' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%r_V_33 = zext i29 %r_V_4 to i32" [sha256d/sha256d.cpp:78]   --->   Operation 588 'zext' 'r_V_33' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%xor_ln1357_2 = xor i32 %r_V_33, %ret_V_50" [sha256d/sha256d.cpp:78]   --->   Operation 589 'xor' 'xor_ln1357_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_1)   --->   "%ret_V_11 = xor i32 %xor_ln1357_2, %ret_V_49" [sha256d/sha256d.cpp:78]   --->   Operation 590 'xor' 'ret_V_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 591 [1/2] (1.35ns)   --->   "%m_V_load_3 = load i32* %m_V_addr_4, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 591 'load' 'm_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209 = add i32 %m_V_load_1, %m_V_load_3" [sha256d/sha256d.cpp:78]   --->   Operation 592 'add' 'add_ln209' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 593 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln209_1 = add i32 %ret_V_6, %ret_V_11" [sha256d/sha256d.cpp:78]   --->   Operation 593 'add' 'add_ln209_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 594 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i32 %add_ln209_1, %add_ln209" [sha256d/sha256d.cpp:78]   --->   Operation 594 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 595 [1/1] (0.00ns)   --->   "%m_V_addr_5 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_3" [sha256d/sha256d.cpp:78]   --->   Operation 595 'getelementptr' 'm_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 596 [1/1] (1.35ns)   --->   "store i32 %add_ln209_2, i32* %m_V_addr_5, align 4" [sha256d/sha256d.cpp:78]   --->   Operation 596 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 597 [1/1] (0.89ns)   --->   "%i_V = add i7 1, %p_01375_1" [sha256d/sha256d.cpp:77]   --->   Operation 597 'add' 'i_V' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 598 [1/1] (0.00ns)   --->   "br label %.preheader5520" [sha256d/sha256d.cpp:77]   --->   Operation 598 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 35> <Delay = 1.35>
ST_39 : Operation 599 [1/1] (0.00ns)   --->   "%p_01375_2 = phi i7 [ %i_V_2, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ], [ 0, %.preheader28939.preheader ]"   --->   Operation 599 'phi' 'p_01375_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 600 [1/1] (0.00ns)   --->   "%lhs_V_20 = phi i32 [ %a_V_2, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ], [ %a_V, %.preheader28939.preheader ]"   --->   Operation 600 'phi' 'lhs_V_20' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 601 [1/1] (0.00ns)   --->   "%rhs_V_32 = phi i32 [ %lhs_V_20, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ], [ %b_V, %.preheader28939.preheader ]"   --->   Operation 601 'phi' 'rhs_V_32' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 602 [1/1] (0.00ns)   --->   "%rhs_V_33 = phi i32 [ %rhs_V_32, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ], [ %c_V, %.preheader28939.preheader ]"   --->   Operation 602 'phi' 'rhs_V_33' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 603 [1/1] (0.00ns)   --->   "%p_01859_0 = phi i32 [ %rhs_V_33, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ], [ %d_V, %.preheader28939.preheader ]"   --->   Operation 603 'phi' 'p_01859_0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 604 [1/1] (0.00ns)   --->   "%lhs_V = phi i32 [ %e_V_2, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ], [ %e_V, %.preheader28939.preheader ]"   --->   Operation 604 'phi' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 605 [1/1] (0.00ns)   --->   "%rhs_V_30 = phi i32 [ %lhs_V, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ], [ %f_V, %.preheader28939.preheader ]"   --->   Operation 605 'phi' 'rhs_V_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 606 [1/1] (0.00ns)   --->   "%rhs_V_31 = phi i32 [ %rhs_V_30, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ], [ %g_V, %.preheader28939.preheader ]"   --->   Operation 606 'phi' 'rhs_V_31' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 607 [1/1] (0.00ns)   --->   "%p_01894_0 = phi i32 [ %rhs_V_31, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312 ], [ %h_V, %.preheader28939.preheader ]"   --->   Operation 607 'phi' 'p_01894_0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 608 [1/1] (0.86ns)   --->   "%icmp_ln887_1 = icmp eq i7 %p_01375_2, -64" [sha256d/sha256d.cpp:89]   --->   Operation 608 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 609 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 609 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 610 [1/1] (0.89ns)   --->   "%i_V_2 = add i7 %p_01375_2, 1" [sha256d/sha256d.cpp:89]   --->   Operation 610 'add' 'i_V_2' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 611 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %Transfrom_end, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit312" [sha256d/sha256d.cpp:89]   --->   Operation 611 'br' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node ret_V_36)   --->   "%r_V_17 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %lhs_V, i32 6, i32 31)" [sha256d/sha256d.cpp:90]   --->   Operation 612 'partselect' 'r_V_17' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node ret_V_36)   --->   "%trunc_ln1503_14 = trunc i32 %lhs_V to i6" [sha256d/sha256d.cpp:90]   --->   Operation 613 'trunc' 'trunc_ln1503_14' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node ret_V_36)   --->   "%ret_V_51 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %trunc_ln1503_14, i26 %r_V_17)" [sha256d/sha256d.cpp:90]   --->   Operation 614 'bitconcatenate' 'ret_V_51' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node ret_V_36)   --->   "%r_V_18 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %lhs_V, i32 11, i32 31)" [sha256d/sha256d.cpp:90]   --->   Operation 615 'partselect' 'r_V_18' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node ret_V_36)   --->   "%trunc_ln1503_15 = trunc i32 %lhs_V to i11" [sha256d/sha256d.cpp:90]   --->   Operation 616 'trunc' 'trunc_ln1503_15' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node ret_V_36)   --->   "%ret_V_52 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 %trunc_ln1503_15, i21 %r_V_18)" [sha256d/sha256d.cpp:90]   --->   Operation 617 'bitconcatenate' 'ret_V_52' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node ret_V_36)   --->   "%r_V_19 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %lhs_V, i32 25, i32 31)" [sha256d/sha256d.cpp:90]   --->   Operation 618 'partselect' 'r_V_19' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node ret_V_36)   --->   "%trunc_ln1503_16 = trunc i32 %lhs_V to i25" [sha256d/sha256d.cpp:90]   --->   Operation 619 'trunc' 'trunc_ln1503_16' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node ret_V_36)   --->   "%ret_V_53 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %trunc_ln1503_16, i7 %r_V_19)" [sha256d/sha256d.cpp:90]   --->   Operation 620 'bitconcatenate' 'ret_V_53' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node ret_V_36)   --->   "%xor_ln1357_16 = xor i32 %ret_V_51, %ret_V_52" [sha256d/sha256d.cpp:90]   --->   Operation 621 'xor' 'xor_ln1357_16' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 622 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_36 = xor i32 %xor_ln1357_16, %ret_V_53" [sha256d/sha256d.cpp:90]   --->   Operation 622 'xor' 'ret_V_36' <Predicate = (!icmp_ln887_1)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node ret_V_39)   --->   "%ret_V_54 = and i32 %rhs_V_30, %lhs_V" [sha256d/sha256d.cpp:90]   --->   Operation 623 'and' 'ret_V_54' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node ret_V_39)   --->   "%r_V_34 = xor i32 %lhs_V, -1" [sha256d/sha256d.cpp:90]   --->   Operation 624 'xor' 'r_V_34' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node ret_V_39)   --->   "%ret_V_55 = and i32 %rhs_V_31, %r_V_34" [sha256d/sha256d.cpp:90]   --->   Operation 625 'and' 'ret_V_55' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 626 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_39 = xor i32 %ret_V_55, %ret_V_54" [sha256d/sha256d.cpp:90]   --->   Operation 626 'xor' 'ret_V_39' <Predicate = (!icmp_ln887_1)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i7 %p_01375_2 to i64" [sha256d/sha256d.cpp:90]   --->   Operation 627 'zext' 'zext_ln544_6' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 628 [1/1] (0.00ns)   --->   "%K_V_addr = getelementptr [64 x i32]* @K_V, i64 0, i64 %zext_ln544_6" [sha256d/sha256d.cpp:90]   --->   Operation 628 'getelementptr' 'K_V_addr' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 629 [2/2] (1.35ns)   --->   "%K_V_load = load i32* %K_V_addr, align 4" [sha256d/sha256d.cpp:90]   --->   Operation 629 'load' 'K_V_load' <Predicate = (!icmp_ln887_1)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_39 : Operation 630 [1/1] (0.00ns)   --->   "%m_V_addr_6 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_6" [sha256d/sha256d.cpp:90]   --->   Operation 630 'getelementptr' 'm_V_addr_6' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 631 [2/2] (1.35ns)   --->   "%m_V_load_4 = load i32* %m_V_addr_6, align 4" [sha256d/sha256d.cpp:90]   --->   Operation 631 'load' 'm_V_load_4' <Predicate = (!icmp_ln887_1)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_14 = add i32 %ret_V_39, %ret_V_36" [sha256d/sha256d.cpp:90]   --->   Operation 632 'add' 'add_ln209_14' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 633 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln209_15 = add i32 %add_ln209_14, %p_01894_0" [sha256d/sha256d.cpp:90]   --->   Operation 633 'add' 'add_ln209_15' <Predicate = (!icmp_ln887_1)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node ret_V_46)   --->   "%xor_ln1357_9 = xor i32 %rhs_V_33, %rhs_V_32" [sha256d/sha256d.cpp:91]   --->   Operation 634 'xor' 'xor_ln1357_9' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node ret_V_46)   --->   "%ret_V_59 = and i32 %xor_ln1357_9, %lhs_V_20" [sha256d/sha256d.cpp:91]   --->   Operation 635 'and' 'ret_V_59' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node ret_V_46)   --->   "%ret_V_60 = and i32 %rhs_V_33, %rhs_V_32" [sha256d/sha256d.cpp:91]   --->   Operation 636 'and' 'ret_V_60' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 637 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_46 = xor i32 %ret_V_59, %ret_V_60" [sha256d/sha256d.cpp:91]   --->   Operation 637 'xor' 'ret_V_46' <Predicate = (!icmp_ln887_1)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln700 = trunc i32 %a_V to i8" [sha256d/sha256d.cpp:102]   --->   Operation 638 'trunc' 'trunc_ln700' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln700_1 = trunc i32 %lhs_V_20 to i8" [sha256d/sha256d.cpp:102]   --->   Operation 639 'trunc' 'trunc_ln700_1' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 640 [1/1] (1.20ns)   --->   "%state_0_V = add i32 %lhs_V_20, %a_V" [sha256d/sha256d.cpp:102]   --->   Operation 640 'add' 'state_0_V' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln700_2 = trunc i32 %b_V to i8" [sha256d/sha256d.cpp:103]   --->   Operation 641 'trunc' 'trunc_ln700_2' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln700_3 = trunc i32 %rhs_V_32 to i8" [sha256d/sha256d.cpp:103]   --->   Operation 642 'trunc' 'trunc_ln700_3' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 643 [1/1] (1.20ns)   --->   "%state_1_V = add i32 %rhs_V_32, %b_V" [sha256d/sha256d.cpp:103]   --->   Operation 643 'add' 'state_1_V' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln700_4 = trunc i32 %c_V to i8" [sha256d/sha256d.cpp:104]   --->   Operation 644 'trunc' 'trunc_ln700_4' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln700_5 = trunc i32 %rhs_V_33 to i8" [sha256d/sha256d.cpp:104]   --->   Operation 645 'trunc' 'trunc_ln700_5' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 646 [1/1] (1.20ns)   --->   "%state_2_V = add i32 %rhs_V_33, %c_V" [sha256d/sha256d.cpp:104]   --->   Operation 646 'add' 'state_2_V' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln700_6 = trunc i32 %d_V to i8" [sha256d/sha256d.cpp:105]   --->   Operation 647 'trunc' 'trunc_ln700_6' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 648 [1/1] (0.00ns)   --->   "%trunc_ln700_7 = trunc i32 %p_01859_0 to i8" [sha256d/sha256d.cpp:105]   --->   Operation 648 'trunc' 'trunc_ln700_7' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 649 [1/1] (1.20ns)   --->   "%state_3_V = add i32 %p_01859_0, %d_V" [sha256d/sha256d.cpp:105]   --->   Operation 649 'add' 'state_3_V' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln700_8 = trunc i32 %e_V to i8" [sha256d/sha256d.cpp:106]   --->   Operation 650 'trunc' 'trunc_ln700_8' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln700_9 = trunc i32 %lhs_V to i8" [sha256d/sha256d.cpp:106]   --->   Operation 651 'trunc' 'trunc_ln700_9' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 652 [1/1] (1.20ns)   --->   "%state_4_V = add i32 %lhs_V, %e_V" [sha256d/sha256d.cpp:106]   --->   Operation 652 'add' 'state_4_V' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln700_10 = trunc i32 %f_V to i8" [sha256d/sha256d.cpp:107]   --->   Operation 653 'trunc' 'trunc_ln700_10' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 654 [1/1] (0.00ns)   --->   "%trunc_ln700_11 = trunc i32 %rhs_V_30 to i8" [sha256d/sha256d.cpp:107]   --->   Operation 654 'trunc' 'trunc_ln700_11' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 655 [1/1] (1.20ns)   --->   "%state_5_V = add i32 %rhs_V_30, %f_V" [sha256d/sha256d.cpp:107]   --->   Operation 655 'add' 'state_5_V' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln700_12 = trunc i32 %g_V to i8" [sha256d/sha256d.cpp:108]   --->   Operation 656 'trunc' 'trunc_ln700_12' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 657 [1/1] (0.00ns)   --->   "%trunc_ln700_13 = trunc i32 %rhs_V_31 to i8" [sha256d/sha256d.cpp:108]   --->   Operation 657 'trunc' 'trunc_ln700_13' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 658 [1/1] (1.20ns)   --->   "%state_6_V = add i32 %rhs_V_31, %g_V" [sha256d/sha256d.cpp:108]   --->   Operation 658 'add' 'state_6_V' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln700_14 = trunc i32 %h_V to i8" [sha256d/sha256d.cpp:109]   --->   Operation 659 'trunc' 'trunc_ln700_14' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln700_15 = trunc i32 %p_01894_0 to i8" [sha256d/sha256d.cpp:109]   --->   Operation 660 'trunc' 'trunc_ln700_15' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 661 [1/1] (1.20ns)   --->   "%state_7_V = add i32 %p_01894_0, %h_V" [sha256d/sha256d.cpp:109]   --->   Operation 661 'add' 'state_7_V' <Predicate = (icmp_ln887_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 662 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str7, i32 %tmp)" [sha256d/sha256d.cpp:110]   --->   Operation 662 'specregionend' 'empty_8' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_39 : Operation 663 [1/1] (0.90ns)   --->   "%add_ln72 = add i8 %trunc_ln700_1, %trunc_ln700" [sha256d/sha256d.cpp:72]   --->   Operation 663 'add' 'add_ln72' <Predicate = (icmp_ln887_1)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 664 [1/1] (0.90ns)   --->   "%add_ln72_1 = add i8 %trunc_ln700_3, %trunc_ln700_2" [sha256d/sha256d.cpp:72]   --->   Operation 664 'add' 'add_ln72_1' <Predicate = (icmp_ln887_1)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 665 [1/1] (0.90ns)   --->   "%add_ln72_2 = add i8 %trunc_ln700_5, %trunc_ln700_4" [sha256d/sha256d.cpp:72]   --->   Operation 665 'add' 'add_ln72_2' <Predicate = (icmp_ln887_1)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 666 [1/1] (0.90ns)   --->   "%add_ln72_3 = add i8 %trunc_ln700_7, %trunc_ln700_6" [sha256d/sha256d.cpp:72]   --->   Operation 666 'add' 'add_ln72_3' <Predicate = (icmp_ln887_1)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 667 [1/1] (0.90ns)   --->   "%add_ln72_4 = add i8 %trunc_ln700_9, %trunc_ln700_8" [sha256d/sha256d.cpp:72]   --->   Operation 667 'add' 'add_ln72_4' <Predicate = (icmp_ln887_1)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 668 [1/1] (0.90ns)   --->   "%add_ln72_5 = add i8 %trunc_ln700_11, %trunc_ln700_10" [sha256d/sha256d.cpp:72]   --->   Operation 668 'add' 'add_ln72_5' <Predicate = (icmp_ln887_1)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 669 [1/1] (0.90ns)   --->   "%add_ln72_6 = add i8 %trunc_ln700_13, %trunc_ln700_12" [sha256d/sha256d.cpp:72]   --->   Operation 669 'add' 'add_ln72_6' <Predicate = (icmp_ln887_1)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 670 [1/1] (0.90ns)   --->   "%add_ln72_7 = add i8 %trunc_ln700_15, %trunc_ln700_14" [sha256d/sha256d.cpp:72]   --->   Operation 670 'add' 'add_ln72_7' <Predicate = (icmp_ln887_1)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 671 [1/1] (0.00ns)   --->   "br label %.preheader5522" [sha256d/sha256d.cpp:72]   --->   Operation 671 'br' <Predicate = (icmp_ln887_1)> <Delay = 0.00>

State 40 <SV = 36> <Delay = 3.44>
ST_40 : Operation 672 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str10) nounwind" [sha256d/sha256d.cpp:89]   --->   Operation 672 'specloopname' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 673 [1/2] (1.35ns)   --->   "%K_V_load = load i32* %K_V_addr, align 4" [sha256d/sha256d.cpp:90]   --->   Operation 673 'load' 'K_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_40 : Operation 674 [1/2] (1.35ns)   --->   "%m_V_load_4 = load i32* %m_V_addr_6, align 4" [sha256d/sha256d.cpp:90]   --->   Operation 674 'load' 'm_V_load_4' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_13 = add i32 %K_V_load, %m_V_load_4" [sha256d/sha256d.cpp:90]   --->   Operation 675 'add' 'add_ln209_13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 676 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%t1_V = add i32 %add_ln209_15, %add_ln209_13" [sha256d/sha256d.cpp:90]   --->   Operation 676 'add' 't1_V' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node ret_V_43)   --->   "%r_V_20 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %lhs_V_20, i32 2, i32 31)" [sha256d/sha256d.cpp:91]   --->   Operation 677 'partselect' 'r_V_20' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node ret_V_43)   --->   "%trunc_ln1503_17 = trunc i32 %lhs_V_20 to i2" [sha256d/sha256d.cpp:91]   --->   Operation 678 'trunc' 'trunc_ln1503_17' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node ret_V_43)   --->   "%ret_V_56 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln1503_17, i30 %r_V_20)" [sha256d/sha256d.cpp:91]   --->   Operation 679 'bitconcatenate' 'ret_V_56' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node ret_V_43)   --->   "%r_V_21 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %lhs_V_20, i32 13, i32 31)" [sha256d/sha256d.cpp:91]   --->   Operation 680 'partselect' 'r_V_21' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node ret_V_43)   --->   "%trunc_ln1503_18 = trunc i32 %lhs_V_20 to i13" [sha256d/sha256d.cpp:91]   --->   Operation 681 'trunc' 'trunc_ln1503_18' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node ret_V_43)   --->   "%ret_V_57 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %trunc_ln1503_18, i19 %r_V_21)" [sha256d/sha256d.cpp:91]   --->   Operation 682 'bitconcatenate' 'ret_V_57' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node ret_V_43)   --->   "%r_V_22 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %lhs_V_20, i32 22, i32 31)" [sha256d/sha256d.cpp:91]   --->   Operation 683 'partselect' 'r_V_22' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node ret_V_43)   --->   "%trunc_ln1503_19 = trunc i32 %lhs_V_20 to i22" [sha256d/sha256d.cpp:91]   --->   Operation 684 'trunc' 'trunc_ln1503_19' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node ret_V_43)   --->   "%ret_V_58 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %trunc_ln1503_19, i10 %r_V_22)" [sha256d/sha256d.cpp:91]   --->   Operation 685 'bitconcatenate' 'ret_V_58' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node ret_V_43)   --->   "%xor_ln1357_19 = xor i32 %ret_V_56, %ret_V_57" [sha256d/sha256d.cpp:91]   --->   Operation 686 'xor' 'xor_ln1357_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 687 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_43 = xor i32 %xor_ln1357_19, %ret_V_58" [sha256d/sha256d.cpp:91]   --->   Operation 687 'xor' 'ret_V_43' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 688 [1/1] (1.20ns)   --->   "%e_V_2 = add i32 %t1_V, %p_01859_0" [sha256d/sha256d.cpp:95]   --->   Operation 688 'add' 'e_V_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_18 = add i32 %ret_V_43, %t1_V" [sha256d/sha256d.cpp:99]   --->   Operation 689 'add' 'add_ln209_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 690 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%a_V_2 = add i32 %add_ln209_18, %ret_V_46" [sha256d/sha256d.cpp:99]   --->   Operation 690 'add' 'a_V_2' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 691 [1/1] (0.00ns)   --->   "br label %.preheader28939" [sha256d/sha256d.cpp:89]   --->   Operation 691 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 33> <Delay = 2.10>
ST_41 : Operation 692 [1/1] (0.00ns)   --->   "%p_02150_0 = phi i7 [ %j_V_1, %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928 ], [ 0, %arrayctor.loop12.preheader.preheader ]"   --->   Operation 692 'phi' 'p_02150_0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 693 [1/1] (0.00ns)   --->   "%p_03004_0 = phi i5 [ %add_ln700_3, %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928 ], [ 0, %arrayctor.loop12.preheader.preheader ]" [sha256d/sha256d.cpp:146]   --->   Operation 693 'phi' 'p_03004_0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 694 [1/1] (0.00ns)   --->   "%m_15_V_load = load i32* %m_15_V" [sha256d/sha256d.cpp:149]   --->   Operation 694 'load' 'm_15_V_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 695 [1/1] (0.00ns)   --->   "%m_15_V_1_load = load i32* %m_15_V_1" [sha256d/sha256d.cpp:149]   --->   Operation 695 'load' 'm_15_V_1_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 696 [1/1] (0.87ns)   --->   "%icmp_ln887_2 = icmp eq i5 %p_03004_0, -16" [sha256d/sha256d.cpp:146]   --->   Operation 696 'icmp' 'icmp_ln887_2' <Predicate = true> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 697 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 697 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 698 [1/1] (0.87ns)   --->   "%add_ln700_3 = add i5 %p_03004_0, 1" [sha256d/sha256d.cpp:146]   --->   Operation 698 'add' 'add_ln700_3' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 699 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_2, label %.preheader.preheader, label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203" [sha256d/sha256d.cpp:146]   --->   Operation 699 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 700 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str14) nounwind" [sha256d/sha256d.cpp:147]   --->   Operation 700 'specloopname' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln1353 = trunc i7 %p_02150_0 to i6" [sha256d/sha256d.cpp:147]   --->   Operation 701 'trunc' 'trunc_ln1353' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 702 [1/1] (0.00ns)   --->   "%or_ln1356 = or i6 %trunc_ln1353, 3" [sha256d/sha256d.cpp:147]   --->   Operation 702 'or' 'or_ln1356' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 703 [1/1] (2.10ns)   --->   "switch i6 %or_ln1356, label %branch71 [
    i6 3, label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702
    i6 7, label %branch15
    i6 11, label %branch19
    i6 15, label %branch23
    i6 19, label %branch27
    i6 23, label %branch31
    i6 27, label %branch35
    i6 31, label %branch39
    i6 -29, label %branch43
    i6 -25, label %branch47
    i6 -21, label %branch51
    i6 -17, label %branch55
    i6 -13, label %branch59
    i6 -9, label %branch63
    i6 -5, label %branch67
  ]" [sha256d/sha256d.cpp:147]   --->   Operation 703 'switch' <Predicate = (!icmp_ln887_2)> <Delay = 2.10>
ST_41 : Operation 704 [1/1] (2.10ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702" [sha256d/sha256d.cpp:147]   --->   Operation 704 'br' <Predicate = (!icmp_ln887_2 & or_ln1356 == 59)> <Delay = 2.10>
ST_41 : Operation 705 [1/1] (2.10ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702" [sha256d/sha256d.cpp:147]   --->   Operation 705 'br' <Predicate = (!icmp_ln887_2 & or_ln1356 == 55)> <Delay = 2.10>
ST_41 : Operation 706 [1/1] (2.10ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702" [sha256d/sha256d.cpp:147]   --->   Operation 706 'br' <Predicate = (!icmp_ln887_2 & or_ln1356 == 51)> <Delay = 2.10>
ST_41 : Operation 707 [1/1] (2.10ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702" [sha256d/sha256d.cpp:147]   --->   Operation 707 'br' <Predicate = (!icmp_ln887_2 & or_ln1356 == 47)> <Delay = 2.10>
ST_41 : Operation 708 [1/1] (2.10ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702" [sha256d/sha256d.cpp:147]   --->   Operation 708 'br' <Predicate = (!icmp_ln887_2 & or_ln1356 == 43)> <Delay = 2.10>
ST_41 : Operation 709 [1/1] (2.10ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702" [sha256d/sha256d.cpp:147]   --->   Operation 709 'br' <Predicate = (!icmp_ln887_2 & or_ln1356 == 39)> <Delay = 2.10>
ST_41 : Operation 710 [1/1] (2.10ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702" [sha256d/sha256d.cpp:147]   --->   Operation 710 'br' <Predicate = (!icmp_ln887_2 & or_ln1356 == 35)> <Delay = 2.10>
ST_41 : Operation 711 [1/1] (2.10ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702" [sha256d/sha256d.cpp:147]   --->   Operation 711 'br' <Predicate = (!icmp_ln887_2 & or_ln1356 == 31)> <Delay = 2.10>
ST_41 : Operation 712 [1/1] (2.10ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702" [sha256d/sha256d.cpp:147]   --->   Operation 712 'br' <Predicate = (!icmp_ln887_2 & or_ln1356 == 27)> <Delay = 2.10>
ST_41 : Operation 713 [1/1] (2.10ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702" [sha256d/sha256d.cpp:147]   --->   Operation 713 'br' <Predicate = (!icmp_ln887_2 & or_ln1356 == 23)> <Delay = 2.10>
ST_41 : Operation 714 [1/1] (2.10ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702" [sha256d/sha256d.cpp:147]   --->   Operation 714 'br' <Predicate = (!icmp_ln887_2 & or_ln1356 == 19)> <Delay = 2.10>
ST_41 : Operation 715 [1/1] (2.10ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702" [sha256d/sha256d.cpp:147]   --->   Operation 715 'br' <Predicate = (!icmp_ln887_2 & or_ln1356 == 15)> <Delay = 2.10>
ST_41 : Operation 716 [1/1] (2.10ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702" [sha256d/sha256d.cpp:147]   --->   Operation 716 'br' <Predicate = (!icmp_ln887_2 & or_ln1356 == 11)> <Delay = 2.10>
ST_41 : Operation 717 [1/1] (2.10ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702" [sha256d/sha256d.cpp:147]   --->   Operation 717 'br' <Predicate = (!icmp_ln887_2 & or_ln1356 == 7)> <Delay = 2.10>
ST_41 : Operation 718 [1/1] (2.10ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702" [sha256d/sha256d.cpp:147]   --->   Operation 718 'br' <Predicate = (!icmp_ln887_2 & or_ln1356 != 3 & or_ln1356 != 7 & or_ln1356 != 11 & or_ln1356 != 15 & or_ln1356 != 19 & or_ln1356 != 23 & or_ln1356 != 27 & or_ln1356 != 31 & or_ln1356 != 35 & or_ln1356 != 39 & or_ln1356 != 43 & or_ln1356 != 47 & or_ln1356 != 51 & or_ln1356 != 55 & or_ln1356 != 59)> <Delay = 2.10>
ST_41 : Operation 719 [1/1] (0.00ns)   --->   "%m_63_V = alloca i32"   --->   Operation 719 'alloca' 'm_63_V' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 720 [1/1] (0.00ns)   --->   "%m_63_V_1 = alloca i32"   --->   Operation 720 'alloca' 'm_63_V_1' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 721 [1/1] (0.00ns)   --->   "%m_63_V_2 = alloca i32"   --->   Operation 721 'alloca' 'm_63_V_2' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 722 [1/1] (0.00ns)   --->   "%m_63_V_3 = alloca i32"   --->   Operation 722 'alloca' 'm_63_V_3' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 723 [1/1] (0.00ns)   --->   "%m_63_V_4 = alloca i32"   --->   Operation 723 'alloca' 'm_63_V_4' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 724 [1/1] (0.00ns)   --->   "%m_63_V_5 = alloca i32"   --->   Operation 724 'alloca' 'm_63_V_5' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 725 [1/1] (0.00ns)   --->   "%m_63_V_6 = alloca i32"   --->   Operation 725 'alloca' 'm_63_V_6' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 726 [1/1] (0.00ns)   --->   "%m_63_V_7 = alloca i32"   --->   Operation 726 'alloca' 'm_63_V_7' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 727 [1/1] (0.00ns)   --->   "%m_63_V_8 = alloca i32"   --->   Operation 727 'alloca' 'm_63_V_8' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 728 [1/1] (0.00ns)   --->   "%m_63_V_9 = alloca i32"   --->   Operation 728 'alloca' 'm_63_V_9' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 729 [1/1] (0.00ns)   --->   "%m_63_V_10 = alloca i32"   --->   Operation 729 'alloca' 'm_63_V_10' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 730 [1/1] (0.00ns)   --->   "%m_63_V_11 = alloca i32"   --->   Operation 730 'alloca' 'm_63_V_11' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 731 [1/1] (0.00ns)   --->   "%m_63_V_12 = alloca i32"   --->   Operation 731 'alloca' 'm_63_V_12' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 732 [1/1] (0.00ns)   --->   "%m_63_V_13 = alloca i32"   --->   Operation 732 'alloca' 'm_63_V_13' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 733 [1/1] (0.00ns)   --->   "%m_63_V_14 = alloca i32"   --->   Operation 733 'alloca' 'm_63_V_14' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 734 [1/1] (0.00ns)   --->   "%m_63_V_15 = alloca i32"   --->   Operation 734 'alloca' 'm_63_V_15' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 735 [1/1] (0.00ns)   --->   "%m_63_V_16 = alloca i32"   --->   Operation 735 'alloca' 'm_63_V_16' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 736 [1/1] (0.00ns)   --->   "%m_63_V_17 = alloca i32"   --->   Operation 736 'alloca' 'm_63_V_17' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 737 [1/1] (0.00ns)   --->   "%m_63_V_18 = alloca i32"   --->   Operation 737 'alloca' 'm_63_V_18' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 738 [1/1] (0.00ns)   --->   "%m_63_V_19 = alloca i32"   --->   Operation 738 'alloca' 'm_63_V_19' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 739 [1/1] (0.00ns)   --->   "%m_63_V_20 = alloca i32"   --->   Operation 739 'alloca' 'm_63_V_20' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 740 [1/1] (0.00ns)   --->   "%m_63_V_21 = alloca i32"   --->   Operation 740 'alloca' 'm_63_V_21' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 741 [1/1] (0.00ns)   --->   "%m_63_V_22 = alloca i32"   --->   Operation 741 'alloca' 'm_63_V_22' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 742 [1/1] (0.00ns)   --->   "%m_63_V_23 = alloca i32"   --->   Operation 742 'alloca' 'm_63_V_23' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 743 [1/1] (0.00ns)   --->   "%m_63_V_24 = alloca i32"   --->   Operation 743 'alloca' 'm_63_V_24' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 744 [1/1] (0.00ns)   --->   "%m_63_V_25 = alloca i32"   --->   Operation 744 'alloca' 'm_63_V_25' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 745 [1/1] (0.00ns)   --->   "%m_63_V_26 = alloca i32"   --->   Operation 745 'alloca' 'm_63_V_26' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 746 [1/1] (0.00ns)   --->   "%m_63_V_27 = alloca i32"   --->   Operation 746 'alloca' 'm_63_V_27' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 747 [1/1] (0.00ns)   --->   "%m_63_V_28 = alloca i32"   --->   Operation 747 'alloca' 'm_63_V_28' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 748 [1/1] (0.00ns)   --->   "%m_63_V_29 = alloca i32"   --->   Operation 748 'alloca' 'm_63_V_29' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 749 [1/1] (0.00ns)   --->   "%m_63_V_30 = alloca i32"   --->   Operation 749 'alloca' 'm_63_V_30' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 750 [1/1] (0.00ns)   --->   "%m_63_V_31 = alloca i32"   --->   Operation 750 'alloca' 'm_63_V_31' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 751 [1/1] (0.00ns)   --->   "%m_63_V_32 = alloca i32"   --->   Operation 751 'alloca' 'm_63_V_32' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 752 [1/1] (0.00ns)   --->   "%m_63_V_33 = alloca i32"   --->   Operation 752 'alloca' 'm_63_V_33' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 753 [1/1] (0.00ns)   --->   "%m_63_V_34 = alloca i32"   --->   Operation 753 'alloca' 'm_63_V_34' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 754 [1/1] (0.00ns)   --->   "%m_63_V_35 = alloca i32"   --->   Operation 754 'alloca' 'm_63_V_35' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 755 [1/1] (0.00ns)   --->   "%m_63_V_36 = alloca i32"   --->   Operation 755 'alloca' 'm_63_V_36' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 756 [1/1] (0.00ns)   --->   "%m_63_V_37 = alloca i32"   --->   Operation 756 'alloca' 'm_63_V_37' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 757 [1/1] (0.00ns)   --->   "%m_63_V_38 = alloca i32"   --->   Operation 757 'alloca' 'm_63_V_38' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 758 [1/1] (0.00ns)   --->   "%m_63_V_39 = alloca i32"   --->   Operation 758 'alloca' 'm_63_V_39' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 759 [1/1] (0.00ns)   --->   "%m_63_V_40 = alloca i32"   --->   Operation 759 'alloca' 'm_63_V_40' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 760 [1/1] (0.00ns)   --->   "%m_63_V_41 = alloca i32"   --->   Operation 760 'alloca' 'm_63_V_41' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 761 [1/1] (0.00ns)   --->   "%m_63_V_42 = alloca i32"   --->   Operation 761 'alloca' 'm_63_V_42' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 762 [1/1] (0.00ns)   --->   "%m_63_V_43 = alloca i32"   --->   Operation 762 'alloca' 'm_63_V_43' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 763 [1/1] (0.00ns)   --->   "%m_63_V_44 = alloca i32"   --->   Operation 763 'alloca' 'm_63_V_44' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 764 [1/1] (0.00ns)   --->   "%m_63_V_45 = alloca i32"   --->   Operation 764 'alloca' 'm_63_V_45' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 765 [1/1] (0.00ns)   --->   "%m_63_V_46 = alloca i32"   --->   Operation 765 'alloca' 'm_63_V_46' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 766 [1/1] (0.00ns)   --->   "%m_63_V_47 = alloca i32"   --->   Operation 766 'alloca' 'm_63_V_47' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_41 : Operation 767 [1/1] (0.75ns)   --->   "br label %.preheader" [sha256d/sha256d.cpp:148]   --->   Operation 767 'br' <Predicate = (icmp_ln887_2)> <Delay = 0.75>

State 42 <SV = 34> <Delay = 0.87>
ST_42 : Operation 768 [1/1] (0.00ns)   --->   "%rhs_V_34 = phi i8 [ %data2_7_V, %branch15 ], [ %data2_11_V, %branch19 ], [ %data2_15_V, %branch23 ], [ %data2_19_V, %branch27 ], [ %data2_23_V, %branch31 ], [ %data2_27_V, %branch35 ], [ %data2_31_V, %branch39 ], [ 0, %branch43 ], [ 0, %branch47 ], [ 0, %branch51 ], [ 0, %branch55 ], [ 0, %branch59 ], [ 0, %branch63 ], [ 0, %branch67 ], [ 0, %branch71 ], [ %data2_3_V, %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203 ]"   --->   Operation 768 'phi' 'rhs_V_34' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 769 [1/1] (0.00ns)   --->   "%m_0_V = zext i8 %rhs_V_34 to i32" [sha256d/sha256d.cpp:147]   --->   Operation 769 'zext' 'm_0_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 770 [1/1] (0.87ns)   --->   "switch i5 %p_03004_0, label %branch599 [
    i5 0, label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit20327702._ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928_crit_edge
    i5 1, label %branch585
    i5 2, label %branch586
    i5 3, label %branch587
    i5 4, label %branch588
    i5 5, label %branch589
    i5 6, label %branch590
    i5 7, label %branch591
    i5 8, label %branch592
    i5 9, label %branch593
    i5 10, label %branch594
    i5 11, label %branch595
    i5 12, label %branch596
    i5 13, label %branch597
    i5 14, label %branch598
  ]" [sha256d/sha256d.cpp:147]   --->   Operation 770 'switch' <Predicate = true> <Delay = 0.87>
ST_42 : Operation 771 [1/1] (0.00ns)   --->   "store i32 %m_0_V, i32* %m_15_V" [sha256d/sha256d.cpp:147]   --->   Operation 771 'store' <Predicate = (p_03004_0 == 14)> <Delay = 0.00>
ST_42 : Operation 772 [1/1] (0.00ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928" [sha256d/sha256d.cpp:147]   --->   Operation 772 'br' <Predicate = (p_03004_0 == 14)> <Delay = 0.00>
ST_42 : Operation 773 [1/1] (0.00ns)   --->   "store i32 %m_0_V, i32* %m_15_V_15" [sha256d/sha256d.cpp:147]   --->   Operation 773 'store' <Predicate = (p_03004_0 == 13)> <Delay = 0.00>
ST_42 : Operation 774 [1/1] (0.00ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928" [sha256d/sha256d.cpp:147]   --->   Operation 774 'br' <Predicate = (p_03004_0 == 13)> <Delay = 0.00>
ST_42 : Operation 775 [1/1] (0.00ns)   --->   "store i32 %m_0_V, i32* %m_15_V_14" [sha256d/sha256d.cpp:147]   --->   Operation 775 'store' <Predicate = (p_03004_0 == 12)> <Delay = 0.00>
ST_42 : Operation 776 [1/1] (0.00ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928" [sha256d/sha256d.cpp:147]   --->   Operation 776 'br' <Predicate = (p_03004_0 == 12)> <Delay = 0.00>
ST_42 : Operation 777 [1/1] (0.00ns)   --->   "store i32 %m_0_V, i32* %m_15_V_13" [sha256d/sha256d.cpp:147]   --->   Operation 777 'store' <Predicate = (p_03004_0 == 11)> <Delay = 0.00>
ST_42 : Operation 778 [1/1] (0.00ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928" [sha256d/sha256d.cpp:147]   --->   Operation 778 'br' <Predicate = (p_03004_0 == 11)> <Delay = 0.00>
ST_42 : Operation 779 [1/1] (0.00ns)   --->   "store i32 %m_0_V, i32* %m_15_V_12" [sha256d/sha256d.cpp:147]   --->   Operation 779 'store' <Predicate = (p_03004_0 == 10)> <Delay = 0.00>
ST_42 : Operation 780 [1/1] (0.00ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928" [sha256d/sha256d.cpp:147]   --->   Operation 780 'br' <Predicate = (p_03004_0 == 10)> <Delay = 0.00>
ST_42 : Operation 781 [1/1] (0.00ns)   --->   "store i32 %m_0_V, i32* %m_15_V_11" [sha256d/sha256d.cpp:147]   --->   Operation 781 'store' <Predicate = (p_03004_0 == 9)> <Delay = 0.00>
ST_42 : Operation 782 [1/1] (0.00ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928" [sha256d/sha256d.cpp:147]   --->   Operation 782 'br' <Predicate = (p_03004_0 == 9)> <Delay = 0.00>
ST_42 : Operation 783 [1/1] (0.00ns)   --->   "store i32 %m_0_V, i32* %m_15_V_10" [sha256d/sha256d.cpp:147]   --->   Operation 783 'store' <Predicate = (p_03004_0 == 8)> <Delay = 0.00>
ST_42 : Operation 784 [1/1] (0.00ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928" [sha256d/sha256d.cpp:147]   --->   Operation 784 'br' <Predicate = (p_03004_0 == 8)> <Delay = 0.00>
ST_42 : Operation 785 [1/1] (0.00ns)   --->   "store i32 %m_0_V, i32* %m_15_V_9" [sha256d/sha256d.cpp:147]   --->   Operation 785 'store' <Predicate = (p_03004_0 == 7)> <Delay = 0.00>
ST_42 : Operation 786 [1/1] (0.00ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928" [sha256d/sha256d.cpp:147]   --->   Operation 786 'br' <Predicate = (p_03004_0 == 7)> <Delay = 0.00>
ST_42 : Operation 787 [1/1] (0.00ns)   --->   "store i32 %m_0_V, i32* %m_15_V_8" [sha256d/sha256d.cpp:147]   --->   Operation 787 'store' <Predicate = (p_03004_0 == 6)> <Delay = 0.00>
ST_42 : Operation 788 [1/1] (0.00ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928" [sha256d/sha256d.cpp:147]   --->   Operation 788 'br' <Predicate = (p_03004_0 == 6)> <Delay = 0.00>
ST_42 : Operation 789 [1/1] (0.00ns)   --->   "store i32 %m_0_V, i32* %m_15_V_7" [sha256d/sha256d.cpp:147]   --->   Operation 789 'store' <Predicate = (p_03004_0 == 5)> <Delay = 0.00>
ST_42 : Operation 790 [1/1] (0.00ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928" [sha256d/sha256d.cpp:147]   --->   Operation 790 'br' <Predicate = (p_03004_0 == 5)> <Delay = 0.00>
ST_42 : Operation 791 [1/1] (0.00ns)   --->   "store i32 %m_0_V, i32* %m_15_V_6" [sha256d/sha256d.cpp:147]   --->   Operation 791 'store' <Predicate = (p_03004_0 == 4)> <Delay = 0.00>
ST_42 : Operation 792 [1/1] (0.00ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928" [sha256d/sha256d.cpp:147]   --->   Operation 792 'br' <Predicate = (p_03004_0 == 4)> <Delay = 0.00>
ST_42 : Operation 793 [1/1] (0.00ns)   --->   "store i32 %m_0_V, i32* %m_15_V_5" [sha256d/sha256d.cpp:147]   --->   Operation 793 'store' <Predicate = (p_03004_0 == 3)> <Delay = 0.00>
ST_42 : Operation 794 [1/1] (0.00ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928" [sha256d/sha256d.cpp:147]   --->   Operation 794 'br' <Predicate = (p_03004_0 == 3)> <Delay = 0.00>
ST_42 : Operation 795 [1/1] (0.00ns)   --->   "store i32 %m_0_V, i32* %m_15_V_4" [sha256d/sha256d.cpp:147]   --->   Operation 795 'store' <Predicate = (p_03004_0 == 2)> <Delay = 0.00>
ST_42 : Operation 796 [1/1] (0.00ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928" [sha256d/sha256d.cpp:147]   --->   Operation 796 'br' <Predicate = (p_03004_0 == 2)> <Delay = 0.00>
ST_42 : Operation 797 [1/1] (0.00ns)   --->   "store i32 %m_0_V, i32* %m_15_V_3" [sha256d/sha256d.cpp:147]   --->   Operation 797 'store' <Predicate = (p_03004_0 == 1)> <Delay = 0.00>
ST_42 : Operation 798 [1/1] (0.00ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928" [sha256d/sha256d.cpp:147]   --->   Operation 798 'br' <Predicate = (p_03004_0 == 1)> <Delay = 0.00>
ST_42 : Operation 799 [1/1] (0.00ns)   --->   "store i32 %m_0_V, i32* %m_15_V_2" [sha256d/sha256d.cpp:147]   --->   Operation 799 'store' <Predicate = (p_03004_0 == 0)> <Delay = 0.00>
ST_42 : Operation 800 [1/1] (0.00ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928" [sha256d/sha256d.cpp:147]   --->   Operation 800 'br' <Predicate = (p_03004_0 == 0)> <Delay = 0.00>
ST_42 : Operation 801 [1/1] (0.00ns)   --->   "store i32 %m_0_V, i32* %m_15_V_1" [sha256d/sha256d.cpp:147]   --->   Operation 801 'store' <Predicate = (p_03004_0 != 0 & p_03004_0 != 1 & p_03004_0 != 2 & p_03004_0 != 3 & p_03004_0 != 4 & p_03004_0 != 5 & p_03004_0 != 6 & p_03004_0 != 7 & p_03004_0 != 8 & p_03004_0 != 9 & p_03004_0 != 10 & p_03004_0 != 11 & p_03004_0 != 12 & p_03004_0 != 13 & p_03004_0 != 14)> <Delay = 0.00>
ST_42 : Operation 802 [1/1] (0.00ns)   --->   "br label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2032770228928" [sha256d/sha256d.cpp:147]   --->   Operation 802 'br' <Predicate = (p_03004_0 != 0 & p_03004_0 != 1 & p_03004_0 != 2 & p_03004_0 != 3 & p_03004_0 != 4 & p_03004_0 != 5 & p_03004_0 != 6 & p_03004_0 != 7 & p_03004_0 != 8 & p_03004_0 != 9 & p_03004_0 != 10 & p_03004_0 != 11 & p_03004_0 != 12 & p_03004_0 != 13 & p_03004_0 != 14)> <Delay = 0.00>

State 43 <SV = 35> <Delay = 0.89>
ST_43 : Operation 803 [1/1] (0.89ns)   --->   "%j_V_1 = add i7 %p_02150_0, 4" [sha256d/sha256d.cpp:146]   --->   Operation 803 'add' 'j_V_1' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 804 [1/1] (0.00ns)   --->   "br label %arrayctor.loop12.preheader" [sha256d/sha256d.cpp:146]   --->   Operation 804 'br' <Predicate = true> <Delay = 0.00>

State 44 <SV = 34> <Delay = 2.05>
ST_44 : Operation 805 [1/1] (0.00ns)   --->   "%p_03004_1 = phi i7 [ %i_V_3, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347 ], [ 16, %.preheader.preheader ]"   --->   Operation 805 'phi' 'p_03004_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 806 [1/1] (0.00ns)   --->   "%m_63_V_load = load i32* %m_63_V" [sha256d/sha256d.cpp:161]   --->   Operation 806 'load' 'm_63_V_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 807 [1/1] (0.00ns)   --->   "%m_63_V_1_load = load i32* %m_63_V_1" [sha256d/sha256d.cpp:161]   --->   Operation 807 'load' 'm_63_V_1_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 808 [1/1] (0.00ns)   --->   "%m_63_V_2_load = load i32* %m_63_V_2" [sha256d/sha256d.cpp:161]   --->   Operation 808 'load' 'm_63_V_2_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 809 [1/1] (0.00ns)   --->   "%m_63_V_3_load = load i32* %m_63_V_3" [sha256d/sha256d.cpp:161]   --->   Operation 809 'load' 'm_63_V_3_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 810 [1/1] (0.00ns)   --->   "%m_63_V_4_load = load i32* %m_63_V_4" [sha256d/sha256d.cpp:161]   --->   Operation 810 'load' 'm_63_V_4_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 811 [1/1] (0.00ns)   --->   "%m_63_V_5_load = load i32* %m_63_V_5" [sha256d/sha256d.cpp:161]   --->   Operation 811 'load' 'm_63_V_5_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 812 [1/1] (0.00ns)   --->   "%m_63_V_6_load = load i32* %m_63_V_6" [sha256d/sha256d.cpp:161]   --->   Operation 812 'load' 'm_63_V_6_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 813 [1/1] (0.00ns)   --->   "%m_63_V_7_load = load i32* %m_63_V_7" [sha256d/sha256d.cpp:161]   --->   Operation 813 'load' 'm_63_V_7_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 814 [1/1] (0.00ns)   --->   "%m_63_V_8_load = load i32* %m_63_V_8" [sha256d/sha256d.cpp:161]   --->   Operation 814 'load' 'm_63_V_8_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 815 [1/1] (0.00ns)   --->   "%m_63_V_9_load = load i32* %m_63_V_9" [sha256d/sha256d.cpp:161]   --->   Operation 815 'load' 'm_63_V_9_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 816 [1/1] (0.00ns)   --->   "%m_63_V_10_load = load i32* %m_63_V_10" [sha256d/sha256d.cpp:161]   --->   Operation 816 'load' 'm_63_V_10_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 817 [1/1] (0.00ns)   --->   "%m_63_V_11_load = load i32* %m_63_V_11" [sha256d/sha256d.cpp:161]   --->   Operation 817 'load' 'm_63_V_11_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 818 [1/1] (0.00ns)   --->   "%m_63_V_12_load = load i32* %m_63_V_12" [sha256d/sha256d.cpp:161]   --->   Operation 818 'load' 'm_63_V_12_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 819 [1/1] (0.00ns)   --->   "%m_63_V_13_load = load i32* %m_63_V_13" [sha256d/sha256d.cpp:161]   --->   Operation 819 'load' 'm_63_V_13_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 820 [1/1] (0.00ns)   --->   "%m_63_V_14_load = load i32* %m_63_V_14" [sha256d/sha256d.cpp:161]   --->   Operation 820 'load' 'm_63_V_14_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 821 [1/1] (0.00ns)   --->   "%m_63_V_15_load = load i32* %m_63_V_15" [sha256d/sha256d.cpp:161]   --->   Operation 821 'load' 'm_63_V_15_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 822 [1/1] (0.00ns)   --->   "%m_63_V_16_load = load i32* %m_63_V_16" [sha256d/sha256d.cpp:161]   --->   Operation 822 'load' 'm_63_V_16_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 823 [1/1] (0.00ns)   --->   "%m_63_V_17_load = load i32* %m_63_V_17" [sha256d/sha256d.cpp:161]   --->   Operation 823 'load' 'm_63_V_17_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 824 [1/1] (0.00ns)   --->   "%m_63_V_18_load = load i32* %m_63_V_18" [sha256d/sha256d.cpp:161]   --->   Operation 824 'load' 'm_63_V_18_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 825 [1/1] (0.00ns)   --->   "%m_63_V_19_load = load i32* %m_63_V_19" [sha256d/sha256d.cpp:161]   --->   Operation 825 'load' 'm_63_V_19_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 826 [1/1] (0.00ns)   --->   "%m_63_V_20_load = load i32* %m_63_V_20" [sha256d/sha256d.cpp:161]   --->   Operation 826 'load' 'm_63_V_20_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 827 [1/1] (0.00ns)   --->   "%m_63_V_21_load = load i32* %m_63_V_21" [sha256d/sha256d.cpp:161]   --->   Operation 827 'load' 'm_63_V_21_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 828 [1/1] (0.00ns)   --->   "%m_63_V_22_load = load i32* %m_63_V_22" [sha256d/sha256d.cpp:161]   --->   Operation 828 'load' 'm_63_V_22_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 829 [1/1] (0.00ns)   --->   "%m_63_V_23_load = load i32* %m_63_V_23" [sha256d/sha256d.cpp:161]   --->   Operation 829 'load' 'm_63_V_23_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 830 [1/1] (0.00ns)   --->   "%m_63_V_24_load = load i32* %m_63_V_24" [sha256d/sha256d.cpp:161]   --->   Operation 830 'load' 'm_63_V_24_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 831 [1/1] (0.00ns)   --->   "%m_63_V_25_load = load i32* %m_63_V_25" [sha256d/sha256d.cpp:161]   --->   Operation 831 'load' 'm_63_V_25_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 832 [1/1] (0.00ns)   --->   "%m_63_V_26_load = load i32* %m_63_V_26" [sha256d/sha256d.cpp:161]   --->   Operation 832 'load' 'm_63_V_26_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 833 [1/1] (0.00ns)   --->   "%m_63_V_27_load = load i32* %m_63_V_27" [sha256d/sha256d.cpp:161]   --->   Operation 833 'load' 'm_63_V_27_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 834 [1/1] (0.00ns)   --->   "%m_63_V_28_load = load i32* %m_63_V_28" [sha256d/sha256d.cpp:161]   --->   Operation 834 'load' 'm_63_V_28_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 835 [1/1] (0.00ns)   --->   "%m_63_V_29_load = load i32* %m_63_V_29" [sha256d/sha256d.cpp:161]   --->   Operation 835 'load' 'm_63_V_29_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 836 [1/1] (0.00ns)   --->   "%m_63_V_30_load = load i32* %m_63_V_30" [sha256d/sha256d.cpp:161]   --->   Operation 836 'load' 'm_63_V_30_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 837 [1/1] (0.00ns)   --->   "%m_63_V_31_load = load i32* %m_63_V_31" [sha256d/sha256d.cpp:161]   --->   Operation 837 'load' 'm_63_V_31_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 838 [1/1] (0.00ns)   --->   "%m_63_V_32_load = load i32* %m_63_V_32" [sha256d/sha256d.cpp:161]   --->   Operation 838 'load' 'm_63_V_32_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 839 [1/1] (0.00ns)   --->   "%m_63_V_33_load = load i32* %m_63_V_33" [sha256d/sha256d.cpp:161]   --->   Operation 839 'load' 'm_63_V_33_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 840 [1/1] (0.00ns)   --->   "%m_63_V_34_load = load i32* %m_63_V_34" [sha256d/sha256d.cpp:161]   --->   Operation 840 'load' 'm_63_V_34_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 841 [1/1] (0.00ns)   --->   "%m_63_V_35_load = load i32* %m_63_V_35" [sha256d/sha256d.cpp:161]   --->   Operation 841 'load' 'm_63_V_35_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 842 [1/1] (0.00ns)   --->   "%m_63_V_36_load = load i32* %m_63_V_36" [sha256d/sha256d.cpp:161]   --->   Operation 842 'load' 'm_63_V_36_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 843 [1/1] (0.00ns)   --->   "%m_63_V_37_load = load i32* %m_63_V_37" [sha256d/sha256d.cpp:161]   --->   Operation 843 'load' 'm_63_V_37_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 844 [1/1] (0.00ns)   --->   "%m_63_V_38_load = load i32* %m_63_V_38" [sha256d/sha256d.cpp:161]   --->   Operation 844 'load' 'm_63_V_38_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 845 [1/1] (0.00ns)   --->   "%m_63_V_39_load = load i32* %m_63_V_39" [sha256d/sha256d.cpp:161]   --->   Operation 845 'load' 'm_63_V_39_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 846 [1/1] (0.00ns)   --->   "%m_63_V_40_load = load i32* %m_63_V_40" [sha256d/sha256d.cpp:161]   --->   Operation 846 'load' 'm_63_V_40_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 847 [1/1] (0.00ns)   --->   "%m_63_V_41_load = load i32* %m_63_V_41" [sha256d/sha256d.cpp:161]   --->   Operation 847 'load' 'm_63_V_41_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 848 [1/1] (0.00ns)   --->   "%m_63_V_42_load = load i32* %m_63_V_42" [sha256d/sha256d.cpp:161]   --->   Operation 848 'load' 'm_63_V_42_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 849 [1/1] (0.00ns)   --->   "%m_63_V_43_load = load i32* %m_63_V_43" [sha256d/sha256d.cpp:161]   --->   Operation 849 'load' 'm_63_V_43_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 850 [1/1] (0.00ns)   --->   "%m_63_V_44_load = load i32* %m_63_V_44" [sha256d/sha256d.cpp:161]   --->   Operation 850 'load' 'm_63_V_44_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 851 [1/1] (0.00ns)   --->   "%m_63_V_45_load = load i32* %m_63_V_45" [sha256d/sha256d.cpp:161]   --->   Operation 851 'load' 'm_63_V_45_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 852 [1/1] (0.86ns)   --->   "%icmp_ln148 = icmp eq i7 %p_03004_1, -64" [sha256d/sha256d.cpp:148]   --->   Operation 852 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 853 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 853 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 854 [1/1] (0.00ns)   --->   "br i1 %icmp_ln148, label %.preheader27.preheader, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177" [sha256d/sha256d.cpp:148]   --->   Operation 854 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 855 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @p_str15) nounwind" [sha256d/sha256d.cpp:149]   --->   Operation 855 'specloopname' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_44 : Operation 856 [1/1] (0.00ns)   --->   "%trunc_ln1354 = trunc i7 %p_03004_1 to i6" [sha256d/sha256d.cpp:149]   --->   Operation 856 'trunc' 'trunc_ln1354' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_44 : Operation 857 [1/1] (2.05ns)   --->   "switch i6 %trunc_ln1354, label %branch581 [
    i6 16, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799
    i6 17, label %branch535
    i6 18, label %branch536
    i6 19, label %branch537
    i6 20, label %branch538
    i6 21, label %branch539
    i6 22, label %branch540
    i6 23, label %branch541
    i6 24, label %branch542
    i6 25, label %branch543
    i6 26, label %branch544
    i6 27, label %branch545
    i6 28, label %branch546
    i6 29, label %branch547
    i6 30, label %branch548
    i6 31, label %branch549
    i6 -32, label %branch550
    i6 -31, label %branch551
    i6 -30, label %branch552
    i6 -29, label %branch553
    i6 -28, label %branch554
    i6 -27, label %branch555
    i6 -26, label %branch556
    i6 -25, label %branch557
    i6 -24, label %branch558
    i6 -23, label %branch559
    i6 -22, label %branch560
    i6 -21, label %branch561
    i6 -20, label %branch562
    i6 -19, label %branch563
    i6 -18, label %branch564
    i6 -17, label %branch565
    i6 -16, label %branch566
    i6 -15, label %branch567
    i6 -14, label %branch568
    i6 -13, label %branch569
    i6 -12, label %branch570
    i6 -11, label %branch571
    i6 -10, label %branch572
    i6 -9, label %branch573
    i6 -8, label %branch574
    i6 -7, label %branch575
    i6 -6, label %branch576
    i6 -5, label %branch577
    i6 -4, label %branch578
    i6 -3, label %branch579
    i6 -2, label %branch580
  ]" [sha256d/sha256d.cpp:149]   --->   Operation 857 'switch' <Predicate = (!icmp_ln148)> <Delay = 2.05>
ST_44 : Operation 858 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 858 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 62)> <Delay = 2.05>
ST_44 : Operation 859 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 859 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 61)> <Delay = 2.05>
ST_44 : Operation 860 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 860 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 60)> <Delay = 2.05>
ST_44 : Operation 861 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 861 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 59)> <Delay = 2.05>
ST_44 : Operation 862 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 862 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 58)> <Delay = 2.05>
ST_44 : Operation 863 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 863 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 57)> <Delay = 2.05>
ST_44 : Operation 864 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 864 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 56)> <Delay = 2.05>
ST_44 : Operation 865 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 865 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 55)> <Delay = 2.05>
ST_44 : Operation 866 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 866 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 54)> <Delay = 2.05>
ST_44 : Operation 867 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 867 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 53)> <Delay = 2.05>
ST_44 : Operation 868 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 868 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 52)> <Delay = 2.05>
ST_44 : Operation 869 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 869 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 51)> <Delay = 2.05>
ST_44 : Operation 870 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 870 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 50)> <Delay = 2.05>
ST_44 : Operation 871 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 871 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 49)> <Delay = 2.05>
ST_44 : Operation 872 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 872 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 48)> <Delay = 2.05>
ST_44 : Operation 873 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 873 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 47)> <Delay = 2.05>
ST_44 : Operation 874 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 874 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 46)> <Delay = 2.05>
ST_44 : Operation 875 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 875 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 45)> <Delay = 2.05>
ST_44 : Operation 876 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 876 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 44)> <Delay = 2.05>
ST_44 : Operation 877 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 877 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 43)> <Delay = 2.05>
ST_44 : Operation 878 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 878 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 42)> <Delay = 2.05>
ST_44 : Operation 879 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 879 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 41)> <Delay = 2.05>
ST_44 : Operation 880 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 880 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 40)> <Delay = 2.05>
ST_44 : Operation 881 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 881 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 39)> <Delay = 2.05>
ST_44 : Operation 882 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 882 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 38)> <Delay = 2.05>
ST_44 : Operation 883 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 883 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 37)> <Delay = 2.05>
ST_44 : Operation 884 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 884 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 36)> <Delay = 2.05>
ST_44 : Operation 885 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 885 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 35)> <Delay = 2.05>
ST_44 : Operation 886 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 886 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 34)> <Delay = 2.05>
ST_44 : Operation 887 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 887 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 33)> <Delay = 2.05>
ST_44 : Operation 888 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 888 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 32)> <Delay = 2.05>
ST_44 : Operation 889 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 889 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 31)> <Delay = 2.05>
ST_44 : Operation 890 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 890 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 30)> <Delay = 2.05>
ST_44 : Operation 891 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 891 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 29)> <Delay = 2.05>
ST_44 : Operation 892 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 892 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 28)> <Delay = 2.05>
ST_44 : Operation 893 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 893 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 27)> <Delay = 2.05>
ST_44 : Operation 894 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 894 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 26)> <Delay = 2.05>
ST_44 : Operation 895 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 895 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 25)> <Delay = 2.05>
ST_44 : Operation 896 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 896 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 24)> <Delay = 2.05>
ST_44 : Operation 897 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 897 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 23)> <Delay = 2.05>
ST_44 : Operation 898 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 898 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 22)> <Delay = 2.05>
ST_44 : Operation 899 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 899 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 21)> <Delay = 2.05>
ST_44 : Operation 900 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 900 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 20)> <Delay = 2.05>
ST_44 : Operation 901 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 901 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 19)> <Delay = 2.05>
ST_44 : Operation 902 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 902 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 18)> <Delay = 2.05>
ST_44 : Operation 903 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 903 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 17)> <Delay = 2.05>
ST_44 : Operation 904 [1/1] (2.05ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799" [sha256d/sha256d.cpp:149]   --->   Operation 904 'br' <Predicate = (!icmp_ln148 & trunc_ln1354 == 63) | (!icmp_ln148 & trunc_ln1354 == 15) | (!icmp_ln148 & trunc_ln1354 == 14) | (!icmp_ln148 & trunc_ln1354 == 13) | (!icmp_ln148 & trunc_ln1354 == 12) | (!icmp_ln148 & trunc_ln1354 == 11) | (!icmp_ln148 & trunc_ln1354 == 10) | (!icmp_ln148 & trunc_ln1354 == 9) | (!icmp_ln148 & trunc_ln1354 == 8) | (!icmp_ln148 & trunc_ln1354 == 7) | (!icmp_ln148 & trunc_ln1354 == 6) | (!icmp_ln148 & trunc_ln1354 == 5) | (!icmp_ln148 & trunc_ln1354 == 4) | (!icmp_ln148 & trunc_ln1354 == 3) | (!icmp_ln148 & trunc_ln1354 == 2) | (!icmp_ln148 & trunc_ln1354 == 1) | (!icmp_ln148 & trunc_ln1354 == 0)> <Delay = 2.05>
ST_44 : Operation 905 [1/1] (0.75ns)   --->   "br label %.preheader27" [sha256d/sha256d.cpp:160]   --->   Operation 905 'br' <Predicate = (icmp_ln148)> <Delay = 0.75>

State 45 <SV = 35> <Delay = 3.07>
ST_45 : Operation 906 [1/1] (0.00ns)   --->   "%phi_ln1503 = phi i32 [ %m_15_V_1_load, %branch535 ], [ %m_63_V_load, %branch536 ], [ %m_63_V_1_load, %branch537 ], [ %m_63_V_2_load, %branch538 ], [ %m_63_V_3_load, %branch539 ], [ %m_63_V_4_load, %branch540 ], [ %m_63_V_5_load, %branch541 ], [ %m_63_V_6_load, %branch542 ], [ %m_63_V_7_load, %branch543 ], [ %m_63_V_8_load, %branch544 ], [ %m_63_V_9_load, %branch545 ], [ %m_63_V_10_load, %branch546 ], [ %m_63_V_11_load, %branch547 ], [ %m_63_V_12_load, %branch548 ], [ %m_63_V_13_load, %branch549 ], [ %m_63_V_14_load, %branch550 ], [ %m_63_V_15_load, %branch551 ], [ %m_63_V_16_load, %branch552 ], [ %m_63_V_17_load, %branch553 ], [ %m_63_V_18_load, %branch554 ], [ %m_63_V_19_load, %branch555 ], [ %m_63_V_20_load, %branch556 ], [ %m_63_V_21_load, %branch557 ], [ %m_63_V_22_load, %branch558 ], [ %m_63_V_23_load, %branch559 ], [ %m_63_V_24_load, %branch560 ], [ %m_63_V_25_load, %branch561 ], [ %m_63_V_26_load, %branch562 ], [ %m_63_V_27_load, %branch563 ], [ %m_63_V_28_load, %branch564 ], [ %m_63_V_29_load, %branch565 ], [ %m_63_V_30_load, %branch566 ], [ %m_63_V_31_load, %branch567 ], [ %m_63_V_32_load, %branch568 ], [ %m_63_V_33_load, %branch569 ], [ %m_63_V_34_load, %branch570 ], [ %m_63_V_35_load, %branch571 ], [ %m_63_V_36_load, %branch572 ], [ %m_63_V_37_load, %branch573 ], [ %m_63_V_38_load, %branch574 ], [ %m_63_V_39_load, %branch575 ], [ %m_63_V_40_load, %branch576 ], [ %m_63_V_41_load, %branch577 ], [ %m_63_V_42_load, %branch578 ], [ %m_63_V_43_load, %branch579 ], [ %m_63_V_44_load, %branch580 ], [ %m_63_V_45_load, %branch581 ], [ %m_15_V_load, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177 ]" [sha256d/sha256d.cpp:149]   --->   Operation 906 'phi' 'phi_ln1503' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 907 [1/1] (0.00ns)   --->   "%m_15_V_2_load_1 = load i32* %m_15_V_2" [sha256d/sha256d.cpp:149]   --->   Operation 907 'load' 'm_15_V_2_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 908 [1/1] (0.00ns)   --->   "%m_15_V_3_load_1 = load i32* %m_15_V_3" [sha256d/sha256d.cpp:149]   --->   Operation 908 'load' 'm_15_V_3_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 909 [1/1] (0.00ns)   --->   "%m_15_V_4_load_1 = load i32* %m_15_V_4" [sha256d/sha256d.cpp:149]   --->   Operation 909 'load' 'm_15_V_4_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 910 [1/1] (0.00ns)   --->   "%m_15_V_5_load_1 = load i32* %m_15_V_5" [sha256d/sha256d.cpp:149]   --->   Operation 910 'load' 'm_15_V_5_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 911 [1/1] (0.00ns)   --->   "%m_15_V_6_load_1 = load i32* %m_15_V_6" [sha256d/sha256d.cpp:149]   --->   Operation 911 'load' 'm_15_V_6_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 912 [1/1] (0.00ns)   --->   "%m_15_V_7_load_1 = load i32* %m_15_V_7" [sha256d/sha256d.cpp:149]   --->   Operation 912 'load' 'm_15_V_7_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 913 [1/1] (0.00ns)   --->   "%m_15_V_8_load_1 = load i32* %m_15_V_8" [sha256d/sha256d.cpp:149]   --->   Operation 913 'load' 'm_15_V_8_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 914 [1/1] (0.00ns)   --->   "%m_15_V_9_load_1 = load i32* %m_15_V_9" [sha256d/sha256d.cpp:149]   --->   Operation 914 'load' 'm_15_V_9_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 915 [1/1] (0.00ns)   --->   "%m_15_V_10_load_1 = load i32* %m_15_V_10" [sha256d/sha256d.cpp:149]   --->   Operation 915 'load' 'm_15_V_10_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 916 [1/1] (0.00ns)   --->   "%m_15_V_11_load_1 = load i32* %m_15_V_11" [sha256d/sha256d.cpp:149]   --->   Operation 916 'load' 'm_15_V_11_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 917 [1/1] (0.00ns)   --->   "%m_15_V_12_load_1 = load i32* %m_15_V_12" [sha256d/sha256d.cpp:149]   --->   Operation 917 'load' 'm_15_V_12_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 918 [1/1] (0.00ns)   --->   "%m_15_V_13_load_1 = load i32* %m_15_V_13" [sha256d/sha256d.cpp:149]   --->   Operation 918 'load' 'm_15_V_13_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 919 [1/1] (0.00ns)   --->   "%m_15_V_14_load_1 = load i32* %m_15_V_14" [sha256d/sha256d.cpp:149]   --->   Operation 919 'load' 'm_15_V_14_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 920 [1/1] (0.00ns)   --->   "%m_15_V_15_load_1 = load i32* %m_15_V_15" [sha256d/sha256d.cpp:149]   --->   Operation 920 'load' 'm_15_V_15_load_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node ret_V_29)   --->   "%r_V_11 = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %phi_ln1503, i32 17, i32 31)" [sha256d/sha256d.cpp:149]   --->   Operation 921 'partselect' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node ret_V_29)   --->   "%trunc_ln1503_10 = trunc i32 %phi_ln1503 to i17" [sha256d/sha256d.cpp:149]   --->   Operation 922 'trunc' 'trunc_ln1503_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node ret_V_29)   --->   "%ret_V_61 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln1503_10, i15 %r_V_11)" [sha256d/sha256d.cpp:149]   --->   Operation 923 'bitconcatenate' 'ret_V_61' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node ret_V_29)   --->   "%r_V_12 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %phi_ln1503, i32 19, i32 31)" [sha256d/sha256d.cpp:149]   --->   Operation 924 'partselect' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node ret_V_29)   --->   "%trunc_ln1503_11 = trunc i32 %phi_ln1503 to i19" [sha256d/sha256d.cpp:149]   --->   Operation 925 'trunc' 'trunc_ln1503_11' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node ret_V_29)   --->   "%ret_V_62 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln1503_11, i13 %r_V_12)" [sha256d/sha256d.cpp:149]   --->   Operation 926 'bitconcatenate' 'ret_V_62' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node ret_V_29)   --->   "%r_V_13 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %phi_ln1503, i32 10, i32 31)" [sha256d/sha256d.cpp:149]   --->   Operation 927 'partselect' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node ret_V_29)   --->   "%r_V_35 = zext i22 %r_V_13 to i32" [sha256d/sha256d.cpp:149]   --->   Operation 928 'zext' 'r_V_35' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node ret_V_29)   --->   "%xor_ln1357_12 = xor i32 %r_V_35, %ret_V_62" [sha256d/sha256d.cpp:149]   --->   Operation 929 'xor' 'xor_ln1357_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 930 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_29 = xor i32 %xor_ln1357_12, %ret_V_61" [sha256d/sha256d.cpp:149]   --->   Operation 930 'xor' 'ret_V_29' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 931 [1/1] (0.97ns)   --->   "%phi_ln = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %m_63_V_40_load, i32 %m_63_V_40_load, i32 %m_63_V_40_load, i32 %m_63_V_40_load, i32 %m_63_V_40_load, i32 %m_63_V_40_load, i32 %m_63_V_40_load, i32 %m_63_V_40_load, i32 %m_63_V_40_load, i32 %m_63_V_40_load, i32 %m_63_V_40_load, i32 %m_63_V_40_load, i32 %m_63_V_40_load, i32 %m_63_V_40_load, i32 %m_63_V_40_load, i32 %m_63_V_40_load, i32 %m_15_V_11_load_1, i32 %m_15_V_12_load_1, i32 %m_15_V_13_load_1, i32 %m_15_V_14_load_1, i32 %m_15_V_15_load_1, i32 %m_15_V_load, i32 %m_15_V_1_load, i32 %m_63_V_load, i32 %m_63_V_1_load, i32 %m_63_V_2_load, i32 %m_63_V_3_load, i32 %m_63_V_4_load, i32 %m_63_V_5_load, i32 %m_63_V_6_load, i32 %m_63_V_7_load, i32 %m_63_V_8_load, i32 %m_63_V_9_load, i32 %m_63_V_10_load, i32 %m_63_V_11_load, i32 %m_63_V_12_load, i32 %m_63_V_13_load, i32 %m_63_V_14_load, i32 %m_63_V_15_load, i32 %m_63_V_16_load, i32 %m_63_V_17_load, i32 %m_63_V_18_load, i32 %m_63_V_19_load, i32 %m_63_V_20_load, i32 %m_63_V_21_load, i32 %m_63_V_22_load, i32 %m_63_V_23_load, i32 %m_63_V_24_load, i32 %m_63_V_25_load, i32 %m_63_V_26_load, i32 %m_63_V_27_load, i32 %m_63_V_28_load, i32 %m_63_V_29_load, i32 %m_63_V_30_load, i32 %m_63_V_31_load, i32 %m_63_V_32_load, i32 %m_63_V_33_load, i32 %m_63_V_34_load, i32 %m_63_V_35_load, i32 %m_63_V_36_load, i32 %m_63_V_37_load, i32 %m_63_V_38_load, i32 %m_63_V_39_load, i32 %m_63_V_40_load, i6 %trunc_ln1354)" [sha256d/sha256d.cpp:149]   --->   Operation 931 'mux' 'phi_ln' <Predicate = true> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 932 [1/1] (0.97ns)   --->   "%phi_ln1503_8 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %m_63_V_32_load, i32 %m_63_V_32_load, i32 %m_63_V_32_load, i32 %m_63_V_32_load, i32 %m_63_V_32_load, i32 %m_63_V_32_load, i32 %m_63_V_32_load, i32 %m_63_V_32_load, i32 %m_63_V_32_load, i32 %m_63_V_32_load, i32 %m_63_V_32_load, i32 %m_63_V_32_load, i32 %m_63_V_32_load, i32 %m_63_V_32_load, i32 %m_63_V_32_load, i32 %m_63_V_32_load, i32 %m_15_V_3_load_1, i32 %m_15_V_4_load_1, i32 %m_15_V_5_load_1, i32 %m_15_V_6_load_1, i32 %m_15_V_7_load_1, i32 %m_15_V_8_load_1, i32 %m_15_V_9_load_1, i32 %m_15_V_10_load_1, i32 %m_15_V_11_load_1, i32 %m_15_V_12_load_1, i32 %m_15_V_13_load_1, i32 %m_15_V_14_load_1, i32 %m_15_V_15_load_1, i32 %m_15_V_load, i32 %m_15_V_1_load, i32 %m_63_V_load, i32 %m_63_V_1_load, i32 %m_63_V_2_load, i32 %m_63_V_3_load, i32 %m_63_V_4_load, i32 %m_63_V_5_load, i32 %m_63_V_6_load, i32 %m_63_V_7_load, i32 %m_63_V_8_load, i32 %m_63_V_9_load, i32 %m_63_V_10_load, i32 %m_63_V_11_load, i32 %m_63_V_12_load, i32 %m_63_V_13_load, i32 %m_63_V_14_load, i32 %m_63_V_15_load, i32 %m_63_V_16_load, i32 %m_63_V_17_load, i32 %m_63_V_18_load, i32 %m_63_V_19_load, i32 %m_63_V_20_load, i32 %m_63_V_21_load, i32 %m_63_V_22_load, i32 %m_63_V_23_load, i32 %m_63_V_24_load, i32 %m_63_V_25_load, i32 %m_63_V_26_load, i32 %m_63_V_27_load, i32 %m_63_V_28_load, i32 %m_63_V_29_load, i32 %m_63_V_30_load, i32 %m_63_V_31_load, i32 %m_63_V_32_load, i6 %trunc_ln1354)" [sha256d/sha256d.cpp:149]   --->   Operation 932 'mux' 'phi_ln1503_8' <Predicate = true> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%r_V_14 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %phi_ln1503_8, i32 7, i32 31)" [sha256d/sha256d.cpp:149]   --->   Operation 933 'partselect' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%trunc_ln1503_12 = trunc i32 %phi_ln1503_8 to i7" [sha256d/sha256d.cpp:149]   --->   Operation 934 'trunc' 'trunc_ln1503_12' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%ret_V_63 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln1503_12, i25 %r_V_14)" [sha256d/sha256d.cpp:149]   --->   Operation 935 'bitconcatenate' 'ret_V_63' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%r_V_15 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %phi_ln1503_8, i32 18, i32 31)" [sha256d/sha256d.cpp:149]   --->   Operation 936 'partselect' 'r_V_15' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%trunc_ln1503_13 = trunc i32 %phi_ln1503_8 to i18" [sha256d/sha256d.cpp:149]   --->   Operation 937 'trunc' 'trunc_ln1503_13' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%ret_V_64 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln1503_13, i14 %r_V_15)" [sha256d/sha256d.cpp:149]   --->   Operation 938 'bitconcatenate' 'ret_V_64' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%r_V_16 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %phi_ln1503_8, i32 3, i32 31)" [sha256d/sha256d.cpp:149]   --->   Operation 939 'partselect' 'r_V_16' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%r_V_36 = zext i29 %r_V_16 to i32" [sha256d/sha256d.cpp:149]   --->   Operation 940 'zext' 'r_V_36' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%xor_ln1357_14 = xor i32 %r_V_36, %ret_V_64" [sha256d/sha256d.cpp:149]   --->   Operation 941 'xor' 'xor_ln1357_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node add_ln209_10)   --->   "%ret_V_32 = xor i32 %xor_ln1357_14, %ret_V_63" [sha256d/sha256d.cpp:149]   --->   Operation 942 'xor' 'ret_V_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 943 [1/1] (0.97ns)   --->   "%phi_ln215_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %m_63_V_31_load, i32 %m_63_V_31_load, i32 %m_63_V_31_load, i32 %m_63_V_31_load, i32 %m_63_V_31_load, i32 %m_63_V_31_load, i32 %m_63_V_31_load, i32 %m_63_V_31_load, i32 %m_63_V_31_load, i32 %m_63_V_31_load, i32 %m_63_V_31_load, i32 %m_63_V_31_load, i32 %m_63_V_31_load, i32 %m_63_V_31_load, i32 %m_63_V_31_load, i32 %m_63_V_31_load, i32 %m_15_V_2_load_1, i32 %m_15_V_3_load_1, i32 %m_15_V_4_load_1, i32 %m_15_V_5_load_1, i32 %m_15_V_6_load_1, i32 %m_15_V_7_load_1, i32 %m_15_V_8_load_1, i32 %m_15_V_9_load_1, i32 %m_15_V_10_load_1, i32 %m_15_V_11_load_1, i32 %m_15_V_12_load_1, i32 %m_15_V_13_load_1, i32 %m_15_V_14_load_1, i32 %m_15_V_15_load_1, i32 %m_15_V_load, i32 %m_15_V_1_load, i32 %m_63_V_load, i32 %m_63_V_1_load, i32 %m_63_V_2_load, i32 %m_63_V_3_load, i32 %m_63_V_4_load, i32 %m_63_V_5_load, i32 %m_63_V_6_load, i32 %m_63_V_7_load, i32 %m_63_V_8_load, i32 %m_63_V_9_load, i32 %m_63_V_10_load, i32 %m_63_V_11_load, i32 %m_63_V_12_load, i32 %m_63_V_13_load, i32 %m_63_V_14_load, i32 %m_63_V_15_load, i32 %m_63_V_16_load, i32 %m_63_V_17_load, i32 %m_63_V_18_load, i32 %m_63_V_19_load, i32 %m_63_V_20_load, i32 %m_63_V_21_load, i32 %m_63_V_22_load, i32 %m_63_V_23_load, i32 %m_63_V_24_load, i32 %m_63_V_25_load, i32 %m_63_V_26_load, i32 %m_63_V_27_load, i32 %m_63_V_28_load, i32 %m_63_V_29_load, i32 %m_63_V_30_load, i32 %m_63_V_31_load, i6 %trunc_ln1354)" [sha256d/sha256d.cpp:149]   --->   Operation 943 'mux' 'phi_ln215_1' <Predicate = true> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 944 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln209_10 = add i32 %ret_V_32, %phi_ln" [sha256d/sha256d.cpp:149]   --->   Operation 944 'add' 'add_ln209_10' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_11 = add i32 %phi_ln215_1, %ret_V_29" [sha256d/sha256d.cpp:149]   --->   Operation 945 'add' 'add_ln209_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 946 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%m_16_V = add i32 %add_ln209_10, %add_ln209_11" [sha256d/sha256d.cpp:149]   --->   Operation 946 'add' 'm_16_V' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 947 [1/1] (0.86ns)   --->   "switch i6 %trunc_ln1354, label %branch327 [
    i6 16, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728799._ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347_crit_edge
    i6 17, label %branch281
    i6 18, label %branch282
    i6 19, label %branch283
    i6 20, label %branch284
    i6 21, label %branch285
    i6 22, label %branch286
    i6 23, label %branch287
    i6 24, label %branch288
    i6 25, label %branch289
    i6 26, label %branch290
    i6 27, label %branch291
    i6 28, label %branch292
    i6 29, label %branch293
    i6 30, label %branch294
    i6 31, label %branch295
    i6 -32, label %branch296
    i6 -31, label %branch297
    i6 -30, label %branch298
    i6 -29, label %branch299
    i6 -28, label %branch300
    i6 -27, label %branch301
    i6 -26, label %branch302
    i6 -25, label %branch303
    i6 -24, label %branch304
    i6 -23, label %branch305
    i6 -22, label %branch306
    i6 -21, label %branch307
    i6 -20, label %branch308
    i6 -19, label %branch309
    i6 -18, label %branch310
    i6 -17, label %branch311
    i6 -16, label %branch312
    i6 -15, label %branch313
    i6 -14, label %branch314
    i6 -13, label %branch315
    i6 -12, label %branch316
    i6 -11, label %branch317
    i6 -10, label %branch318
    i6 -9, label %branch319
    i6 -8, label %branch320
    i6 -7, label %branch321
    i6 -6, label %branch322
    i6 -5, label %branch323
    i6 -4, label %branch324
    i6 -3, label %branch325
    i6 -2, label %branch326
  ]" [sha256d/sha256d.cpp:149]   --->   Operation 947 'switch' <Predicate = true> <Delay = 0.86>
ST_45 : Operation 948 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_46" [sha256d/sha256d.cpp:149]   --->   Operation 948 'store' <Predicate = (trunc_ln1354 == 62)> <Delay = 0.00>
ST_45 : Operation 949 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 949 'br' <Predicate = (trunc_ln1354 == 62)> <Delay = 0.00>
ST_45 : Operation 950 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_45" [sha256d/sha256d.cpp:149]   --->   Operation 950 'store' <Predicate = (trunc_ln1354 == 61)> <Delay = 0.00>
ST_45 : Operation 951 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 951 'br' <Predicate = (trunc_ln1354 == 61)> <Delay = 0.00>
ST_45 : Operation 952 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_44" [sha256d/sha256d.cpp:149]   --->   Operation 952 'store' <Predicate = (trunc_ln1354 == 60)> <Delay = 0.00>
ST_45 : Operation 953 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 953 'br' <Predicate = (trunc_ln1354 == 60)> <Delay = 0.00>
ST_45 : Operation 954 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_43" [sha256d/sha256d.cpp:149]   --->   Operation 954 'store' <Predicate = (trunc_ln1354 == 59)> <Delay = 0.00>
ST_45 : Operation 955 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 955 'br' <Predicate = (trunc_ln1354 == 59)> <Delay = 0.00>
ST_45 : Operation 956 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_42" [sha256d/sha256d.cpp:149]   --->   Operation 956 'store' <Predicate = (trunc_ln1354 == 58)> <Delay = 0.00>
ST_45 : Operation 957 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 957 'br' <Predicate = (trunc_ln1354 == 58)> <Delay = 0.00>
ST_45 : Operation 958 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_41" [sha256d/sha256d.cpp:149]   --->   Operation 958 'store' <Predicate = (trunc_ln1354 == 57)> <Delay = 0.00>
ST_45 : Operation 959 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 959 'br' <Predicate = (trunc_ln1354 == 57)> <Delay = 0.00>
ST_45 : Operation 960 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_40" [sha256d/sha256d.cpp:149]   --->   Operation 960 'store' <Predicate = (trunc_ln1354 == 56)> <Delay = 0.00>
ST_45 : Operation 961 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 961 'br' <Predicate = (trunc_ln1354 == 56)> <Delay = 0.00>
ST_45 : Operation 962 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_39" [sha256d/sha256d.cpp:149]   --->   Operation 962 'store' <Predicate = (trunc_ln1354 == 55)> <Delay = 0.00>
ST_45 : Operation 963 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 963 'br' <Predicate = (trunc_ln1354 == 55)> <Delay = 0.00>
ST_45 : Operation 964 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_38" [sha256d/sha256d.cpp:149]   --->   Operation 964 'store' <Predicate = (trunc_ln1354 == 54)> <Delay = 0.00>
ST_45 : Operation 965 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 965 'br' <Predicate = (trunc_ln1354 == 54)> <Delay = 0.00>
ST_45 : Operation 966 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_37" [sha256d/sha256d.cpp:149]   --->   Operation 966 'store' <Predicate = (trunc_ln1354 == 53)> <Delay = 0.00>
ST_45 : Operation 967 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 967 'br' <Predicate = (trunc_ln1354 == 53)> <Delay = 0.00>
ST_45 : Operation 968 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_36" [sha256d/sha256d.cpp:149]   --->   Operation 968 'store' <Predicate = (trunc_ln1354 == 52)> <Delay = 0.00>
ST_45 : Operation 969 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 969 'br' <Predicate = (trunc_ln1354 == 52)> <Delay = 0.00>
ST_45 : Operation 970 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_35" [sha256d/sha256d.cpp:149]   --->   Operation 970 'store' <Predicate = (trunc_ln1354 == 51)> <Delay = 0.00>
ST_45 : Operation 971 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 971 'br' <Predicate = (trunc_ln1354 == 51)> <Delay = 0.00>
ST_45 : Operation 972 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_34" [sha256d/sha256d.cpp:149]   --->   Operation 972 'store' <Predicate = (trunc_ln1354 == 50)> <Delay = 0.00>
ST_45 : Operation 973 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 973 'br' <Predicate = (trunc_ln1354 == 50)> <Delay = 0.00>
ST_45 : Operation 974 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_33" [sha256d/sha256d.cpp:149]   --->   Operation 974 'store' <Predicate = (trunc_ln1354 == 49)> <Delay = 0.00>
ST_45 : Operation 975 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 975 'br' <Predicate = (trunc_ln1354 == 49)> <Delay = 0.00>
ST_45 : Operation 976 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_32" [sha256d/sha256d.cpp:149]   --->   Operation 976 'store' <Predicate = (trunc_ln1354 == 48)> <Delay = 0.00>
ST_45 : Operation 977 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 977 'br' <Predicate = (trunc_ln1354 == 48)> <Delay = 0.00>
ST_45 : Operation 978 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_31" [sha256d/sha256d.cpp:149]   --->   Operation 978 'store' <Predicate = (trunc_ln1354 == 47)> <Delay = 0.00>
ST_45 : Operation 979 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 979 'br' <Predicate = (trunc_ln1354 == 47)> <Delay = 0.00>
ST_45 : Operation 980 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_30" [sha256d/sha256d.cpp:149]   --->   Operation 980 'store' <Predicate = (trunc_ln1354 == 46)> <Delay = 0.00>
ST_45 : Operation 981 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 981 'br' <Predicate = (trunc_ln1354 == 46)> <Delay = 0.00>
ST_45 : Operation 982 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_29" [sha256d/sha256d.cpp:149]   --->   Operation 982 'store' <Predicate = (trunc_ln1354 == 45)> <Delay = 0.00>
ST_45 : Operation 983 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 983 'br' <Predicate = (trunc_ln1354 == 45)> <Delay = 0.00>
ST_45 : Operation 984 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_28" [sha256d/sha256d.cpp:149]   --->   Operation 984 'store' <Predicate = (trunc_ln1354 == 44)> <Delay = 0.00>
ST_45 : Operation 985 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 985 'br' <Predicate = (trunc_ln1354 == 44)> <Delay = 0.00>
ST_45 : Operation 986 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_27" [sha256d/sha256d.cpp:149]   --->   Operation 986 'store' <Predicate = (trunc_ln1354 == 43)> <Delay = 0.00>
ST_45 : Operation 987 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 987 'br' <Predicate = (trunc_ln1354 == 43)> <Delay = 0.00>
ST_45 : Operation 988 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_26" [sha256d/sha256d.cpp:149]   --->   Operation 988 'store' <Predicate = (trunc_ln1354 == 42)> <Delay = 0.00>
ST_45 : Operation 989 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 989 'br' <Predicate = (trunc_ln1354 == 42)> <Delay = 0.00>
ST_45 : Operation 990 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_25" [sha256d/sha256d.cpp:149]   --->   Operation 990 'store' <Predicate = (trunc_ln1354 == 41)> <Delay = 0.00>
ST_45 : Operation 991 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 991 'br' <Predicate = (trunc_ln1354 == 41)> <Delay = 0.00>
ST_45 : Operation 992 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_24" [sha256d/sha256d.cpp:149]   --->   Operation 992 'store' <Predicate = (trunc_ln1354 == 40)> <Delay = 0.00>
ST_45 : Operation 993 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 993 'br' <Predicate = (trunc_ln1354 == 40)> <Delay = 0.00>
ST_45 : Operation 994 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_23" [sha256d/sha256d.cpp:149]   --->   Operation 994 'store' <Predicate = (trunc_ln1354 == 39)> <Delay = 0.00>
ST_45 : Operation 995 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 995 'br' <Predicate = (trunc_ln1354 == 39)> <Delay = 0.00>
ST_45 : Operation 996 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_22" [sha256d/sha256d.cpp:149]   --->   Operation 996 'store' <Predicate = (trunc_ln1354 == 38)> <Delay = 0.00>
ST_45 : Operation 997 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 997 'br' <Predicate = (trunc_ln1354 == 38)> <Delay = 0.00>
ST_45 : Operation 998 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_21" [sha256d/sha256d.cpp:149]   --->   Operation 998 'store' <Predicate = (trunc_ln1354 == 37)> <Delay = 0.00>
ST_45 : Operation 999 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 999 'br' <Predicate = (trunc_ln1354 == 37)> <Delay = 0.00>
ST_45 : Operation 1000 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_20" [sha256d/sha256d.cpp:149]   --->   Operation 1000 'store' <Predicate = (trunc_ln1354 == 36)> <Delay = 0.00>
ST_45 : Operation 1001 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1001 'br' <Predicate = (trunc_ln1354 == 36)> <Delay = 0.00>
ST_45 : Operation 1002 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_19" [sha256d/sha256d.cpp:149]   --->   Operation 1002 'store' <Predicate = (trunc_ln1354 == 35)> <Delay = 0.00>
ST_45 : Operation 1003 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1003 'br' <Predicate = (trunc_ln1354 == 35)> <Delay = 0.00>
ST_45 : Operation 1004 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_18" [sha256d/sha256d.cpp:149]   --->   Operation 1004 'store' <Predicate = (trunc_ln1354 == 34)> <Delay = 0.00>
ST_45 : Operation 1005 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1005 'br' <Predicate = (trunc_ln1354 == 34)> <Delay = 0.00>
ST_45 : Operation 1006 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_17" [sha256d/sha256d.cpp:149]   --->   Operation 1006 'store' <Predicate = (trunc_ln1354 == 33)> <Delay = 0.00>
ST_45 : Operation 1007 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1007 'br' <Predicate = (trunc_ln1354 == 33)> <Delay = 0.00>
ST_45 : Operation 1008 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_16" [sha256d/sha256d.cpp:149]   --->   Operation 1008 'store' <Predicate = (trunc_ln1354 == 32)> <Delay = 0.00>
ST_45 : Operation 1009 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1009 'br' <Predicate = (trunc_ln1354 == 32)> <Delay = 0.00>
ST_45 : Operation 1010 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_15" [sha256d/sha256d.cpp:149]   --->   Operation 1010 'store' <Predicate = (trunc_ln1354 == 31)> <Delay = 0.00>
ST_45 : Operation 1011 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1011 'br' <Predicate = (trunc_ln1354 == 31)> <Delay = 0.00>
ST_45 : Operation 1012 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_14" [sha256d/sha256d.cpp:149]   --->   Operation 1012 'store' <Predicate = (trunc_ln1354 == 30)> <Delay = 0.00>
ST_45 : Operation 1013 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1013 'br' <Predicate = (trunc_ln1354 == 30)> <Delay = 0.00>
ST_45 : Operation 1014 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_13" [sha256d/sha256d.cpp:149]   --->   Operation 1014 'store' <Predicate = (trunc_ln1354 == 29)> <Delay = 0.00>
ST_45 : Operation 1015 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1015 'br' <Predicate = (trunc_ln1354 == 29)> <Delay = 0.00>
ST_45 : Operation 1016 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_12" [sha256d/sha256d.cpp:149]   --->   Operation 1016 'store' <Predicate = (trunc_ln1354 == 28)> <Delay = 0.00>
ST_45 : Operation 1017 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1017 'br' <Predicate = (trunc_ln1354 == 28)> <Delay = 0.00>
ST_45 : Operation 1018 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_11" [sha256d/sha256d.cpp:149]   --->   Operation 1018 'store' <Predicate = (trunc_ln1354 == 27)> <Delay = 0.00>
ST_45 : Operation 1019 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1019 'br' <Predicate = (trunc_ln1354 == 27)> <Delay = 0.00>
ST_45 : Operation 1020 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_10" [sha256d/sha256d.cpp:149]   --->   Operation 1020 'store' <Predicate = (trunc_ln1354 == 26)> <Delay = 0.00>
ST_45 : Operation 1021 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1021 'br' <Predicate = (trunc_ln1354 == 26)> <Delay = 0.00>
ST_45 : Operation 1022 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_9" [sha256d/sha256d.cpp:149]   --->   Operation 1022 'store' <Predicate = (trunc_ln1354 == 25)> <Delay = 0.00>
ST_45 : Operation 1023 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1023 'br' <Predicate = (trunc_ln1354 == 25)> <Delay = 0.00>
ST_45 : Operation 1024 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_8" [sha256d/sha256d.cpp:149]   --->   Operation 1024 'store' <Predicate = (trunc_ln1354 == 24)> <Delay = 0.00>
ST_45 : Operation 1025 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1025 'br' <Predicate = (trunc_ln1354 == 24)> <Delay = 0.00>
ST_45 : Operation 1026 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_7" [sha256d/sha256d.cpp:149]   --->   Operation 1026 'store' <Predicate = (trunc_ln1354 == 23)> <Delay = 0.00>
ST_45 : Operation 1027 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1027 'br' <Predicate = (trunc_ln1354 == 23)> <Delay = 0.00>
ST_45 : Operation 1028 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_6" [sha256d/sha256d.cpp:149]   --->   Operation 1028 'store' <Predicate = (trunc_ln1354 == 22)> <Delay = 0.00>
ST_45 : Operation 1029 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1029 'br' <Predicate = (trunc_ln1354 == 22)> <Delay = 0.00>
ST_45 : Operation 1030 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_5" [sha256d/sha256d.cpp:149]   --->   Operation 1030 'store' <Predicate = (trunc_ln1354 == 21)> <Delay = 0.00>
ST_45 : Operation 1031 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1031 'br' <Predicate = (trunc_ln1354 == 21)> <Delay = 0.00>
ST_45 : Operation 1032 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_4" [sha256d/sha256d.cpp:149]   --->   Operation 1032 'store' <Predicate = (trunc_ln1354 == 20)> <Delay = 0.00>
ST_45 : Operation 1033 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1033 'br' <Predicate = (trunc_ln1354 == 20)> <Delay = 0.00>
ST_45 : Operation 1034 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_3" [sha256d/sha256d.cpp:149]   --->   Operation 1034 'store' <Predicate = (trunc_ln1354 == 19)> <Delay = 0.00>
ST_45 : Operation 1035 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1035 'br' <Predicate = (trunc_ln1354 == 19)> <Delay = 0.00>
ST_45 : Operation 1036 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_2" [sha256d/sha256d.cpp:149]   --->   Operation 1036 'store' <Predicate = (trunc_ln1354 == 18)> <Delay = 0.00>
ST_45 : Operation 1037 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1037 'br' <Predicate = (trunc_ln1354 == 18)> <Delay = 0.00>
ST_45 : Operation 1038 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_1" [sha256d/sha256d.cpp:149]   --->   Operation 1038 'store' <Predicate = (trunc_ln1354 == 17)> <Delay = 0.00>
ST_45 : Operation 1039 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1039 'br' <Predicate = (trunc_ln1354 == 17)> <Delay = 0.00>
ST_45 : Operation 1040 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V" [sha256d/sha256d.cpp:149]   --->   Operation 1040 'store' <Predicate = (trunc_ln1354 == 16)> <Delay = 0.00>
ST_45 : Operation 1041 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1041 'br' <Predicate = (trunc_ln1354 == 16)> <Delay = 0.00>
ST_45 : Operation 1042 [1/1] (0.00ns)   --->   "store i32 %m_16_V, i32* %m_63_V_47" [sha256d/sha256d.cpp:149]   --->   Operation 1042 'store' <Predicate = (trunc_ln1354 == 63) | (trunc_ln1354 == 15) | (trunc_ln1354 == 14) | (trunc_ln1354 == 13) | (trunc_ln1354 == 12) | (trunc_ln1354 == 11) | (trunc_ln1354 == 10) | (trunc_ln1354 == 9) | (trunc_ln1354 == 8) | (trunc_ln1354 == 7) | (trunc_ln1354 == 6) | (trunc_ln1354 == 5) | (trunc_ln1354 == 4) | (trunc_ln1354 == 3) | (trunc_ln1354 == 2) | (trunc_ln1354 == 1) | (trunc_ln1354 == 0)> <Delay = 0.00>
ST_45 : Operation 1043 [1/1] (0.00ns)   --->   "br label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit17728347" [sha256d/sha256d.cpp:149]   --->   Operation 1043 'br' <Predicate = (trunc_ln1354 == 63) | (trunc_ln1354 == 15) | (trunc_ln1354 == 14) | (trunc_ln1354 == 13) | (trunc_ln1354 == 12) | (trunc_ln1354 == 11) | (trunc_ln1354 == 10) | (trunc_ln1354 == 9) | (trunc_ln1354 == 8) | (trunc_ln1354 == 7) | (trunc_ln1354 == 6) | (trunc_ln1354 == 5) | (trunc_ln1354 == 4) | (trunc_ln1354 == 3) | (trunc_ln1354 == 2) | (trunc_ln1354 == 1) | (trunc_ln1354 == 0)> <Delay = 0.00>

State 46 <SV = 36> <Delay = 0.89>
ST_46 : Operation 1044 [1/1] (0.89ns)   --->   "%i_V_3 = add i7 %p_03004_1, 1" [sha256d/sha256d.cpp:148]   --->   Operation 1044 'add' 'i_V_3' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1045 [1/1] (0.00ns)   --->   "br label %.preheader" [sha256d/sha256d.cpp:148]   --->   Operation 1045 'br' <Predicate = true> <Delay = 0.00>

State 47 <SV = 35> <Delay = 1.86>
ST_47 : Operation 1046 [1/1] (0.00ns)   --->   "%p_03004_2 = phi i7 [ %i_V_1, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ 0, %.preheader27.preheader ]"   --->   Operation 1046 'phi' 'p_03004_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1047 [1/1] (0.00ns)   --->   "%lhs_V_22 = phi i32 [ %a_V_1, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ 1779033703, %.preheader27.preheader ]"   --->   Operation 1047 'phi' 'lhs_V_22' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1048 [1/1] (0.00ns)   --->   "%rhs_V_36 = phi i32 [ %lhs_V_22, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ -1150833019, %.preheader27.preheader ]"   --->   Operation 1048 'phi' 'rhs_V_36' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1049 [1/1] (0.00ns)   --->   "%rhs_V_37 = phi i32 [ %rhs_V_36, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ 1013904242, %.preheader27.preheader ]"   --->   Operation 1049 'phi' 'rhs_V_37' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1050 [1/1] (0.00ns)   --->   "%p_03491_0 = phi i32 [ %rhs_V_37, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ -1521486534, %.preheader27.preheader ]"   --->   Operation 1050 'phi' 'p_03491_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1051 [1/1] (0.00ns)   --->   "%lhs_V_21 = phi i32 [ %e_V_1, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ 1359893119, %.preheader27.preheader ]"   --->   Operation 1051 'phi' 'lhs_V_21' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1052 [1/1] (0.00ns)   --->   "%rhs_V = phi i32 [ %lhs_V_21, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ -1694144372, %.preheader27.preheader ]"   --->   Operation 1052 'phi' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1053 [1/1] (0.00ns)   --->   "%rhs_V_35 = phi i32 [ %rhs_V, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ 528734635, %.preheader27.preheader ]"   --->   Operation 1053 'phi' 'rhs_V_35' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1054 [1/1] (0.00ns)   --->   "%p_03526_0 = phi i32 [ %rhs_V_35, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ], [ 1541459225, %.preheader27.preheader ]"   --->   Operation 1054 'phi' 'p_03526_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1055 [1/1] (0.86ns)   --->   "%icmp_ln887_3 = icmp eq i7 %p_03004_2, -64" [sha256d/sha256d.cpp:160]   --->   Operation 1055 'icmp' 'icmp_ln887_3' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1056 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 1056 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1057 [1/1] (0.89ns)   --->   "%i_V_1 = add i7 %p_03004_2, 1" [sha256d/sha256d.cpp:160]   --->   Operation 1057 'add' 'i_V_1' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1058 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_3, label %0, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94" [sha256d/sha256d.cpp:160]   --->   Operation 1058 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1059 [1/1] (0.00ns)   --->   "%m_63_V_46_load = load i32* %m_63_V_46" [sha256d/sha256d.cpp:161]   --->   Operation 1059 'load' 'm_63_V_46_load' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1060 [1/1] (0.00ns)   --->   "%m_63_V_47_load = load i32* %m_63_V_47" [sha256d/sha256d.cpp:161]   --->   Operation 1060 'load' 'm_63_V_47_load' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1061 [1/1] (0.00ns)   --->   "%m_15_V_2_load = load i32* %m_15_V_2" [sha256d/sha256d.cpp:161]   --->   Operation 1061 'load' 'm_15_V_2_load' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1062 [1/1] (0.00ns)   --->   "%m_15_V_3_load = load i32* %m_15_V_3" [sha256d/sha256d.cpp:161]   --->   Operation 1062 'load' 'm_15_V_3_load' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1063 [1/1] (0.00ns)   --->   "%m_15_V_4_load = load i32* %m_15_V_4" [sha256d/sha256d.cpp:161]   --->   Operation 1063 'load' 'm_15_V_4_load' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1064 [1/1] (0.00ns)   --->   "%m_15_V_5_load = load i32* %m_15_V_5" [sha256d/sha256d.cpp:161]   --->   Operation 1064 'load' 'm_15_V_5_load' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1065 [1/1] (0.00ns)   --->   "%m_15_V_6_load = load i32* %m_15_V_6" [sha256d/sha256d.cpp:161]   --->   Operation 1065 'load' 'm_15_V_6_load' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1066 [1/1] (0.00ns)   --->   "%m_15_V_7_load = load i32* %m_15_V_7" [sha256d/sha256d.cpp:161]   --->   Operation 1066 'load' 'm_15_V_7_load' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1067 [1/1] (0.00ns)   --->   "%m_15_V_8_load = load i32* %m_15_V_8" [sha256d/sha256d.cpp:161]   --->   Operation 1067 'load' 'm_15_V_8_load' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1068 [1/1] (0.00ns)   --->   "%m_15_V_9_load = load i32* %m_15_V_9" [sha256d/sha256d.cpp:161]   --->   Operation 1068 'load' 'm_15_V_9_load' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1069 [1/1] (0.00ns)   --->   "%m_15_V_10_load = load i32* %m_15_V_10" [sha256d/sha256d.cpp:161]   --->   Operation 1069 'load' 'm_15_V_10_load' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1070 [1/1] (0.00ns)   --->   "%m_15_V_11_load = load i32* %m_15_V_11" [sha256d/sha256d.cpp:161]   --->   Operation 1070 'load' 'm_15_V_11_load' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1071 [1/1] (0.00ns)   --->   "%m_15_V_12_load = load i32* %m_15_V_12" [sha256d/sha256d.cpp:161]   --->   Operation 1071 'load' 'm_15_V_12_load' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1072 [1/1] (0.00ns)   --->   "%m_15_V_13_load = load i32* %m_15_V_13" [sha256d/sha256d.cpp:161]   --->   Operation 1072 'load' 'm_15_V_13_load' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1073 [1/1] (0.00ns)   --->   "%m_15_V_14_load = load i32* %m_15_V_14" [sha256d/sha256d.cpp:161]   --->   Operation 1073 'load' 'm_15_V_14_load' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1074 [1/1] (0.00ns)   --->   "%m_15_V_15_load = load i32* %m_15_V_15" [sha256d/sha256d.cpp:161]   --->   Operation 1074 'load' 'm_15_V_15_load' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%r_V_5 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %lhs_V_21, i32 6, i32 31)" [sha256d/sha256d.cpp:161]   --->   Operation 1075 'partselect' 'r_V_5' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%trunc_ln1503_4 = trunc i32 %lhs_V_21 to i6" [sha256d/sha256d.cpp:161]   --->   Operation 1076 'trunc' 'trunc_ln1503_4' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%ret_V_65 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %trunc_ln1503_4, i26 %r_V_5)" [sha256d/sha256d.cpp:161]   --->   Operation 1077 'bitconcatenate' 'ret_V_65' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%r_V_6 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %lhs_V_21, i32 11, i32 31)" [sha256d/sha256d.cpp:161]   --->   Operation 1078 'partselect' 'r_V_6' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%trunc_ln1503_5 = trunc i32 %lhs_V_21 to i11" [sha256d/sha256d.cpp:161]   --->   Operation 1079 'trunc' 'trunc_ln1503_5' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%ret_V_66 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 %trunc_ln1503_5, i21 %r_V_6)" [sha256d/sha256d.cpp:161]   --->   Operation 1080 'bitconcatenate' 'ret_V_66' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%r_V_7 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %lhs_V_21, i32 25, i32 31)" [sha256d/sha256d.cpp:161]   --->   Operation 1081 'partselect' 'r_V_7' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%trunc_ln1503_6 = trunc i32 %lhs_V_21 to i25" [sha256d/sha256d.cpp:161]   --->   Operation 1082 'trunc' 'trunc_ln1503_6' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%ret_V_67 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %trunc_ln1503_6, i7 %r_V_7)" [sha256d/sha256d.cpp:161]   --->   Operation 1083 'bitconcatenate' 'ret_V_67' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node ret_V_16)   --->   "%xor_ln1357_4 = xor i32 %ret_V_65, %ret_V_66" [sha256d/sha256d.cpp:161]   --->   Operation 1084 'xor' 'xor_ln1357_4' <Predicate = (!icmp_ln887_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1085 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_16 = xor i32 %xor_ln1357_4, %ret_V_67" [sha256d/sha256d.cpp:161]   --->   Operation 1085 'xor' 'ret_V_16' <Predicate = (!icmp_ln887_3)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node ret_V_19)   --->   "%ret_V_68 = and i32 %rhs_V, %lhs_V_21" [sha256d/sha256d.cpp:161]   --->   Operation 1086 'and' 'ret_V_68' <Predicate = (!icmp_ln887_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node ret_V_19)   --->   "%r_V_37 = xor i32 %lhs_V_21, -1" [sha256d/sha256d.cpp:161]   --->   Operation 1087 'xor' 'r_V_37' <Predicate = (!icmp_ln887_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node ret_V_19)   --->   "%ret_V_69 = and i32 %rhs_V_35, %r_V_37" [sha256d/sha256d.cpp:161]   --->   Operation 1088 'and' 'ret_V_69' <Predicate = (!icmp_ln887_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1089 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_19 = xor i32 %ret_V_69, %ret_V_68" [sha256d/sha256d.cpp:161]   --->   Operation 1089 'xor' 'ret_V_19' <Predicate = (!icmp_ln887_3)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i7 %p_03004_2 to i64" [sha256d/sha256d.cpp:161]   --->   Operation 1090 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1091 [1/1] (0.00ns)   --->   "%K_V_addr_1 = getelementptr [64 x i32]* @K_V, i64 0, i64 %zext_ln544_2" [sha256d/sha256d.cpp:161]   --->   Operation 1091 'getelementptr' 'K_V_addr_1' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1092 [2/2] (1.35ns)   --->   "%K_V_load_1 = load i32* %K_V_addr_1, align 4" [sha256d/sha256d.cpp:161]   --->   Operation 1092 'load' 'K_V_load_1' <Predicate = (!icmp_ln887_3)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_47 : Operation 1093 [1/1] (0.00ns)   --->   "%trunc_ln215_2 = trunc i7 %p_03004_2 to i6" [sha256d/sha256d.cpp:161]   --->   Operation 1093 'trunc' 'trunc_ln215_2' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1094 [1/1] (0.97ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Mux.ap_auto.64i32.i6(i32 %m_15_V_2_load, i32 %m_15_V_3_load, i32 %m_15_V_4_load, i32 %m_15_V_5_load, i32 %m_15_V_6_load, i32 %m_15_V_7_load, i32 %m_15_V_8_load, i32 %m_15_V_9_load, i32 %m_15_V_10_load, i32 %m_15_V_11_load, i32 %m_15_V_12_load, i32 %m_15_V_13_load, i32 %m_15_V_14_load, i32 %m_15_V_15_load, i32 %m_15_V_load, i32 %m_15_V_1_load, i32 %m_63_V_load, i32 %m_63_V_1_load, i32 %m_63_V_2_load, i32 %m_63_V_3_load, i32 %m_63_V_4_load, i32 %m_63_V_5_load, i32 %m_63_V_6_load, i32 %m_63_V_7_load, i32 %m_63_V_8_load, i32 %m_63_V_9_load, i32 %m_63_V_10_load, i32 %m_63_V_11_load, i32 %m_63_V_12_load, i32 %m_63_V_13_load, i32 %m_63_V_14_load, i32 %m_63_V_15_load, i32 %m_63_V_16_load, i32 %m_63_V_17_load, i32 %m_63_V_18_load, i32 %m_63_V_19_load, i32 %m_63_V_20_load, i32 %m_63_V_21_load, i32 %m_63_V_22_load, i32 %m_63_V_23_load, i32 %m_63_V_24_load, i32 %m_63_V_25_load, i32 %m_63_V_26_load, i32 %m_63_V_27_load, i32 %m_63_V_28_load, i32 %m_63_V_29_load, i32 %m_63_V_30_load, i32 %m_63_V_31_load, i32 %m_63_V_32_load, i32 %m_63_V_33_load, i32 %m_63_V_34_load, i32 %m_63_V_35_load, i32 %m_63_V_36_load, i32 %m_63_V_37_load, i32 %m_63_V_38_load, i32 %m_63_V_39_load, i32 %m_63_V_40_load, i32 %m_63_V_41_load, i32 %m_63_V_42_load, i32 %m_63_V_43_load, i32 %m_63_V_44_load, i32 %m_63_V_45_load, i32 %m_63_V_46_load, i32 %m_63_V_47_load, i6 %trunc_ln215_2)" [sha256d/sha256d.cpp:161]   --->   Operation 1094 'mux' 'tmp_1' <Predicate = (!icmp_ln887_3)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_4 = add i32 %ret_V_16, %tmp_1" [sha256d/sha256d.cpp:161]   --->   Operation 1095 'add' 'add_ln209_4' <Predicate = (!icmp_ln887_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1096 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i32 %add_ln209_4, %ret_V_19" [sha256d/sha256d.cpp:161]   --->   Operation 1096 'add' 'add_ln209_5' <Predicate = (!icmp_ln887_3)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node ret_V_26)   --->   "%xor_ln1357_5 = xor i32 %rhs_V_37, %rhs_V_36" [sha256d/sha256d.cpp:162]   --->   Operation 1097 'xor' 'xor_ln1357_5' <Predicate = (!icmp_ln887_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node ret_V_26)   --->   "%ret_V_73 = and i32 %xor_ln1357_5, %lhs_V_22" [sha256d/sha256d.cpp:162]   --->   Operation 1098 'and' 'ret_V_73' <Predicate = (!icmp_ln887_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node ret_V_26)   --->   "%ret_V_74 = and i32 %rhs_V_37, %rhs_V_36" [sha256d/sha256d.cpp:162]   --->   Operation 1099 'and' 'ret_V_74' <Predicate = (!icmp_ln887_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1100 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_26 = xor i32 %ret_V_73, %ret_V_74" [sha256d/sha256d.cpp:162]   --->   Operation 1100 'xor' 'ret_V_26' <Predicate = (!icmp_ln887_3)> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1101 [1/1] (1.20ns)   --->   "%add_ln700_1 = add i32 %lhs_V_22, 1779033703" [sha256d/sha256d.cpp:173]   --->   Operation 1101 'add' 'add_ln700_1' <Predicate = (icmp_ln887_3)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1102 [1/1] (1.20ns)   --->   "%add_ln700_2 = add i32 %rhs_V_36, -1150833019" [sha256d/sha256d.cpp:174]   --->   Operation 1102 'add' 'add_ln700_2' <Predicate = (icmp_ln887_3)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1103 [1/1] (1.20ns)   --->   "%add_ln700_5 = add i32 %rhs_V_37, 1013904242" [sha256d/sha256d.cpp:175]   --->   Operation 1103 'add' 'add_ln700_5' <Predicate = (icmp_ln887_3)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1104 [1/1] (1.20ns)   --->   "%add_ln700_6 = add i32 %p_03491_0, -1521486534" [sha256d/sha256d.cpp:176]   --->   Operation 1104 'add' 'add_ln700_6' <Predicate = (icmp_ln887_3)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1105 [1/1] (1.20ns)   --->   "%add_ln700_7 = add i32 %lhs_V_21, 1359893119" [sha256d/sha256d.cpp:177]   --->   Operation 1105 'add' 'add_ln700_7' <Predicate = (icmp_ln887_3)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1106 [1/1] (1.20ns)   --->   "%add_ln700_8 = add i32 %rhs_V, -1694144372" [sha256d/sha256d.cpp:178]   --->   Operation 1106 'add' 'add_ln700_8' <Predicate = (icmp_ln887_3)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1107 [1/1] (1.20ns)   --->   "%add_ln700_9 = add i32 %rhs_V_35, 528734635" [sha256d/sha256d.cpp:179]   --->   Operation 1107 'add' 'add_ln700_9' <Predicate = (icmp_ln887_3)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1108 [1/1] (1.20ns)   --->   "%add_ln700_10 = add i32 %p_03526_0, 1541459225" [sha256d/sha256d.cpp:180]   --->   Operation 1108 'add' 'add_ln700_10' <Predicate = (icmp_ln887_3)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1109 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %output_0_V, i32 %add_ln700_1)" [sha256d/sha256d.cpp:183]   --->   Operation 1109 'write' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1110 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %output_1_V, i32 %add_ln700_2)" [sha256d/sha256d.cpp:183]   --->   Operation 1110 'write' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1111 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %output_2_V, i32 %add_ln700_5)" [sha256d/sha256d.cpp:183]   --->   Operation 1111 'write' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1112 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %output_3_V, i32 %add_ln700_6)" [sha256d/sha256d.cpp:183]   --->   Operation 1112 'write' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1113 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %output_4_V, i32 %add_ln700_7)" [sha256d/sha256d.cpp:183]   --->   Operation 1113 'write' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1114 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %output_5_V, i32 %add_ln700_8)" [sha256d/sha256d.cpp:183]   --->   Operation 1114 'write' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1115 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %output_6_V, i32 %add_ln700_9)" [sha256d/sha256d.cpp:183]   --->   Operation 1115 'write' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1116 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %output_7_V, i32 %add_ln700_10)" [sha256d/sha256d.cpp:183]   --->   Operation 1116 'write' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_47 : Operation 1117 [1/1] (0.00ns)   --->   "ret void" [sha256d/sha256d.cpp:185]   --->   Operation 1117 'ret' <Predicate = (icmp_ln887_3)> <Delay = 0.00>

State 48 <SV = 36> <Delay = 3.44>
ST_48 : Operation 1118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str16) nounwind" [sha256d/sha256d.cpp:160]   --->   Operation 1118 'specloopname' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1119 [1/2] (1.35ns)   --->   "%K_V_load_1 = load i32* %K_V_addr_1, align 4" [sha256d/sha256d.cpp:161]   --->   Operation 1119 'load' 'K_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_48 : Operation 1120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_3 = add i32 %K_V_load_1, %p_03526_0" [sha256d/sha256d.cpp:161]   --->   Operation 1120 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1121 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%t1_V_1 = add i32 %add_ln209_5, %add_ln209_3" [sha256d/sha256d.cpp:161]   --->   Operation 1121 'add' 't1_V_1' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node ret_V_23)   --->   "%r_V_8 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %lhs_V_22, i32 2, i32 31)" [sha256d/sha256d.cpp:162]   --->   Operation 1122 'partselect' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node ret_V_23)   --->   "%trunc_ln1503_7 = trunc i32 %lhs_V_22 to i2" [sha256d/sha256d.cpp:162]   --->   Operation 1123 'trunc' 'trunc_ln1503_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node ret_V_23)   --->   "%ret_V_70 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln1503_7, i30 %r_V_8)" [sha256d/sha256d.cpp:162]   --->   Operation 1124 'bitconcatenate' 'ret_V_70' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node ret_V_23)   --->   "%r_V_9 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %lhs_V_22, i32 13, i32 31)" [sha256d/sha256d.cpp:162]   --->   Operation 1125 'partselect' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node ret_V_23)   --->   "%trunc_ln1503_8 = trunc i32 %lhs_V_22 to i13" [sha256d/sha256d.cpp:162]   --->   Operation 1126 'trunc' 'trunc_ln1503_8' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node ret_V_23)   --->   "%ret_V_71 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %trunc_ln1503_8, i19 %r_V_9)" [sha256d/sha256d.cpp:162]   --->   Operation 1127 'bitconcatenate' 'ret_V_71' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node ret_V_23)   --->   "%r_V_10 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %lhs_V_22, i32 22, i32 31)" [sha256d/sha256d.cpp:162]   --->   Operation 1128 'partselect' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node ret_V_23)   --->   "%trunc_ln1503_9 = trunc i32 %lhs_V_22 to i22" [sha256d/sha256d.cpp:162]   --->   Operation 1129 'trunc' 'trunc_ln1503_9' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node ret_V_23)   --->   "%ret_V_72 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %trunc_ln1503_9, i10 %r_V_10)" [sha256d/sha256d.cpp:162]   --->   Operation 1130 'bitconcatenate' 'ret_V_72' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node ret_V_23)   --->   "%xor_ln1357_8 = xor i32 %ret_V_70, %ret_V_71" [sha256d/sha256d.cpp:162]   --->   Operation 1131 'xor' 'xor_ln1357_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1132 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_23 = xor i32 %xor_ln1357_8, %ret_V_72" [sha256d/sha256d.cpp:162]   --->   Operation 1132 'xor' 'ret_V_23' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1133 [1/1] (1.20ns)   --->   "%e_V_1 = add i32 %t1_V_1, %p_03491_0" [sha256d/sha256d.cpp:166]   --->   Operation 1133 'add' 'e_V_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_8 = add i32 %ret_V_23, %t1_V_1" [sha256d/sha256d.cpp:170]   --->   Operation 1134 'add' 'add_ln209_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1135 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%a_V_1 = add i32 %add_ln209_8, %ret_V_26" [sha256d/sha256d.cpp:170]   --->   Operation 1135 'add' 'a_V_1' <Predicate = true> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 1136 [1/1] (0.00ns)   --->   "br label %.preheader27" [sha256d/sha256d.cpp:160]   --->   Operation 1136 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.79ns
The critical path consists of the following:
	'alloca' operation ('data[0].V', sha256d/sha256d.cpp:63) [180]  (0 ns)
	'getelementptr' operation ('data_0_V_addr', sha256d/sha256d.cpp:65) [263]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_0_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [264]  (0.79 ns)

 <State 2>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_2_V' (sha256d/sha256d.cpp:50) [185]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_2_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [268]  (0.79 ns)

 <State 3>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_4_V' (sha256d/sha256d.cpp:50) [187]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_4_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [272]  (0.79 ns)

 <State 4>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_6_V' (sha256d/sha256d.cpp:50) [189]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_6_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [276]  (0.79 ns)

 <State 5>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_8_V' (sha256d/sha256d.cpp:50) [191]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_8_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [280]  (0.79 ns)

 <State 6>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_10_V' (sha256d/sha256d.cpp:50) [193]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_10_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [284]  (0.79 ns)

 <State 7>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_12_V' (sha256d/sha256d.cpp:50) [195]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_12_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [288]  (0.79 ns)

 <State 8>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_14_V' (sha256d/sha256d.cpp:50) [197]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_14_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [292]  (0.79 ns)

 <State 9>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_16_V' (sha256d/sha256d.cpp:50) [199]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_16_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [296]  (0.79 ns)

 <State 10>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_18_V' (sha256d/sha256d.cpp:50) [201]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_18_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [300]  (0.79 ns)

 <State 11>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_20_V' (sha256d/sha256d.cpp:50) [203]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_20_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [304]  (0.79 ns)

 <State 12>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_22_V' (sha256d/sha256d.cpp:50) [205]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_22_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [308]  (0.79 ns)

 <State 13>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_24_V' (sha256d/sha256d.cpp:50) [207]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_24_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [312]  (0.79 ns)

 <State 14>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_26_V' (sha256d/sha256d.cpp:50) [209]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_26_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [316]  (0.79 ns)

 <State 15>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_28_V' (sha256d/sha256d.cpp:50) [211]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_28_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [320]  (0.79 ns)

 <State 16>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_30_V' (sha256d/sha256d.cpp:50) [213]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_30_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [324]  (0.79 ns)

 <State 17>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_32_V' (sha256d/sha256d.cpp:50) [215]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_32_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [328]  (0.79 ns)

 <State 18>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_34_V' (sha256d/sha256d.cpp:50) [217]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_34_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [332]  (0.79 ns)

 <State 19>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_36_V' (sha256d/sha256d.cpp:50) [219]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_36_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [336]  (0.79 ns)

 <State 20>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_38_V' (sha256d/sha256d.cpp:50) [221]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_38_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [340]  (0.79 ns)

 <State 21>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_40_V' (sha256d/sha256d.cpp:50) [223]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_40_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [344]  (0.79 ns)

 <State 22>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_42_V' (sha256d/sha256d.cpp:50) [225]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_42_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [348]  (0.79 ns)

 <State 23>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_44_V' (sha256d/sha256d.cpp:50) [227]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_44_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [352]  (0.79 ns)

 <State 24>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_46_V' (sha256d/sha256d.cpp:50) [229]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_46_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [356]  (0.79 ns)

 <State 25>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_48_V' (sha256d/sha256d.cpp:50) [231]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_48_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [360]  (0.79 ns)

 <State 26>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_50_V' (sha256d/sha256d.cpp:50) [233]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_50_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [364]  (0.79 ns)

 <State 27>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_52_V' (sha256d/sha256d.cpp:50) [235]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_52_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [368]  (0.79 ns)

 <State 28>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_54_V' (sha256d/sha256d.cpp:50) [237]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_54_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [372]  (0.79 ns)

 <State 29>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_56_V' (sha256d/sha256d.cpp:50) [239]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_56_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [376]  (0.79 ns)

 <State 30>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_58_V' (sha256d/sha256d.cpp:50) [241]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_58_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [380]  (0.79 ns)

 <State 31>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_60_V' (sha256d/sha256d.cpp:50) [243]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_60_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [384]  (0.79 ns)

 <State 32>: 0.79ns
The critical path consists of the following:
	wire read on port 'input_62_V' (sha256d/sha256d.cpp:50) [245]  (0 ns)
	'store' operation ('store_ln65', sha256d/sha256d.cpp:65) of variable 'input_62_V_read', sha256d/sha256d.cpp:50 on array 'data[0].V', sha256d/sha256d.cpp:63 [388]  (0.79 ns)

 <State 33>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j.V') with incoming values : ('j.V', sha256d/sha256d.cpp:75) [548]  (0.755 ns)

 <State 34>: 0.897ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', sha256d/sha256d.cpp:75) [548]  (0 ns)
	'add' operation ('j.V', sha256d/sha256d.cpp:75) [568]  (0.897 ns)

 <State 35>: 2.59ns
The critical path consists of the following:
	'load' operation ('data_1_V_load', sha256d/sha256d.cpp:76) on array 'data[1].V', sha256d/sha256d.cpp:63 [562]  (0.79 ns)
	'select' operation ('rhs.V', sha256d/sha256d.cpp:76) [564]  (0.445 ns)
	'store' operation ('store_ln76', sha256d/sha256d.cpp:76) of variable 'zext_ln209', sha256d/sha256d.cpp:76 on array 'm.V', sha256d/sha256d.cpp:73 [567]  (1.35 ns)

 <State 36>: 2.24ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', sha256d/sha256d.cpp:77) [573]  (0 ns)
	'add' operation ('ret.V', sha256d/sha256d.cpp:78) [581]  (0.887 ns)
	'getelementptr' operation ('m_V_addr_1', sha256d/sha256d.cpp:78) [583]  (0 ns)
	'load' operation ('m_V_load', sha256d/sha256d.cpp:78) on array 'm.V', sha256d/sha256d.cpp:73 [584]  (1.35 ns)

 <State 37>: 2.24ns
The critical path consists of the following:
	'add' operation ('ret.V', sha256d/sha256d.cpp:78) [599]  (0.887 ns)
	'getelementptr' operation ('m_V_addr_3', sha256d/sha256d.cpp:78) [601]  (0 ns)
	'load' operation ('m_V_load_2', sha256d/sha256d.cpp:78) on array 'm.V', sha256d/sha256d.cpp:73 [602]  (1.35 ns)

 <State 38>: 4.8ns
The critical path consists of the following:
	'load' operation ('m_V_load_2', sha256d/sha256d.cpp:78) on array 'm.V', sha256d/sha256d.cpp:73 [602]  (1.35 ns)
	'xor' operation ('xor_ln1357_2', sha256d/sha256d.cpp:78) [611]  (0 ns)
	'xor' operation ('ret.V', sha256d/sha256d.cpp:78) [612]  (0 ns)
	'add' operation ('add_ln209_1', sha256d/sha256d.cpp:78) [618]  (1.2 ns)
	'add' operation ('add_ln209_2', sha256d/sha256d.cpp:78) [619]  (0.889 ns)
	'store' operation ('store_ln78', sha256d/sha256d.cpp:78) of variable 'add_ln209_2', sha256d/sha256d.cpp:78 on array 'm.V', sha256d/sha256d.cpp:73 [621]  (1.35 ns)

 <State 39>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', sha256d/sha256d.cpp:89) [627]  (0 ns)
	'getelementptr' operation ('K_V_addr', sha256d/sha256d.cpp:90) [658]  (0 ns)
	'load' operation ('K_V_load', sha256d/sha256d.cpp:90) on array 'K_V' [659]  (1.35 ns)

 <State 40>: 3.44ns
The critical path consists of the following:
	'load' operation ('K_V_load', sha256d/sha256d.cpp:90) on array 'K_V' [659]  (1.35 ns)
	'add' operation ('add_ln209_13', sha256d/sha256d.cpp:90) [662]  (0 ns)
	'add' operation ('t1.V', sha256d/sha256d.cpp:90) [665]  (0.889 ns)
	'add' operation ('e.V', sha256d/sha256d.cpp:95) [681]  (1.2 ns)

 <State 41>: 2.1ns
The critical path consists of the following:
	'phi' operation ('j.V') with incoming values : ('j.V', sha256d/sha256d.cpp:146) [739]  (0 ns)
	'or' operation ('or_ln1356', sha256d/sha256d.cpp:147) [750]  (0 ns)
	multiplexor before 'phi' operation ('data2[7].V') with incoming values : ('add_ln72', sha256d/sha256d.cpp:72) ('add_ln72_1', sha256d/sha256d.cpp:72) ('add_ln72_2', sha256d/sha256d.cpp:72) ('add_ln72_3', sha256d/sha256d.cpp:72) ('add_ln72_4', sha256d/sha256d.cpp:72) ('add_ln72_5', sha256d/sha256d.cpp:72) ('add_ln72_6', sha256d/sha256d.cpp:72) ('add_ln72_7', sha256d/sha256d.cpp:72) [783]  (2.1 ns)

 <State 42>: 0.87ns
The critical path consists of the following:

 <State 43>: 0.897ns
The critical path consists of the following:
	'add' operation ('j.V', sha256d/sha256d.cpp:146) [835]  (0.897 ns)

 <State 44>: 2.05ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', sha256d/sha256d.cpp:148) [888]  (0 ns)
	multiplexor before 'phi' operation ('phi_ln1503', sha256d/sha256d.cpp:149) with incoming values : ('m_15_V_load', sha256d/sha256d.cpp:149) ('m_15_V_1_load', sha256d/sha256d.cpp:149) ('m_63_V_load', sha256d/sha256d.cpp:161) ('m_63_V_1_load', sha256d/sha256d.cpp:161) ('m_63_V_2_load', sha256d/sha256d.cpp:161) ('m_63_V_3_load', sha256d/sha256d.cpp:161) ('m_63_V_4_load', sha256d/sha256d.cpp:161) ('m_63_V_5_load', sha256d/sha256d.cpp:161) ('m_63_V_6_load', sha256d/sha256d.cpp:161) ('m_63_V_7_load', sha256d/sha256d.cpp:161) ('m_63_V_8_load', sha256d/sha256d.cpp:161) ('m_63_V_9_load', sha256d/sha256d.cpp:161) ('m_63_V_10_load', sha256d/sha256d.cpp:161) ('m_63_V_11_load', sha256d/sha256d.cpp:161) ('m_63_V_12_load', sha256d/sha256d.cpp:161) ('m_63_V_13_load', sha256d/sha256d.cpp:161) ('m_63_V_14_load', sha256d/sha256d.cpp:161) ('m_63_V_15_load', sha256d/sha256d.cpp:161) ('m_63_V_16_load', sha256d/sha256d.cpp:161) ('m_63_V_17_load', sha256d/sha256d.cpp:161) ('m_63_V_18_load', sha256d/sha256d.cpp:161) ('m_63_V_19_load', sha256d/sha256d.cpp:161) ('m_63_V_20_load', sha256d/sha256d.cpp:161) ('m_63_V_21_load', sha256d/sha256d.cpp:161) ('m_63_V_22_load', sha256d/sha256d.cpp:161) ('m_63_V_23_load', sha256d/sha256d.cpp:161) ('m_63_V_24_load', sha256d/sha256d.cpp:161) ('m_63_V_25_load', sha256d/sha256d.cpp:161) ('m_63_V_26_load', sha256d/sha256d.cpp:161) ('m_63_V_27_load', sha256d/sha256d.cpp:161) ('m_63_V_28_load', sha256d/sha256d.cpp:161) ('m_63_V_29_load', sha256d/sha256d.cpp:161) ('m_63_V_30_load', sha256d/sha256d.cpp:161) ('m_63_V_31_load', sha256d/sha256d.cpp:161) ('m_63_V_32_load', sha256d/sha256d.cpp:161) ('m_63_V_33_load', sha256d/sha256d.cpp:161) ('m_63_V_34_load', sha256d/sha256d.cpp:161) ('m_63_V_35_load', sha256d/sha256d.cpp:161) ('m_63_V_36_load', sha256d/sha256d.cpp:161) ('m_63_V_37_load', sha256d/sha256d.cpp:161) ('m_63_V_38_load', sha256d/sha256d.cpp:161) ('m_63_V_39_load', sha256d/sha256d.cpp:161) ('m_63_V_40_load', sha256d/sha256d.cpp:161) ('m_63_V_41_load', sha256d/sha256d.cpp:161) ('m_63_V_42_load', sha256d/sha256d.cpp:161) ('m_63_V_43_load', sha256d/sha256d.cpp:161) ('m_63_V_44_load', sha256d/sha256d.cpp:161) ('m_63_V_45_load', sha256d/sha256d.cpp:161) [1037]  (2.05 ns)

 <State 45>: 3.07ns
The critical path consists of the following:
	'load' operation ('m_15_V_3_load_1', sha256d/sha256d.cpp:149) on local variable 'm[15].V' [1039]  (0 ns)
	'mux' operation ('phi_ln1503_8', sha256d/sha256d.cpp:149) [1063]  (0.978 ns)
	'xor' operation ('xor_ln1357_14', sha256d/sha256d.cpp:149) [1072]  (0 ns)
	'xor' operation ('ret.V', sha256d/sha256d.cpp:149) [1073]  (0 ns)
	'add' operation ('add_ln209_10', sha256d/sha256d.cpp:149) [1075]  (1.2 ns)
	'add' operation ('m[16].V', sha256d/sha256d.cpp:149) [1077]  (0.889 ns)
	'store' operation ('store_ln149', sha256d/sha256d.cpp:149) of variable 'm[16].V', sha256d/sha256d.cpp:149 on local variable 'm[63].V' [1095]  (0 ns)

 <State 46>: 0.897ns
The critical path consists of the following:
	'add' operation ('i.V', sha256d/sha256d.cpp:148) [1224]  (0.897 ns)

 <State 47>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', sha256d/sha256d.cpp:160) [1229]  (0 ns)
	'mux' operation ('tmp_1', sha256d/sha256d.cpp:161) [1279]  (0.978 ns)
	'add' operation ('add_ln209_4', sha256d/sha256d.cpp:161) [1281]  (0 ns)
	'add' operation ('add_ln209_5', sha256d/sha256d.cpp:161) [1282]  (0.889 ns)

 <State 48>: 3.44ns
The critical path consists of the following:
	'load' operation ('K_V_load_1', sha256d/sha256d.cpp:161) on array 'K_V' [1277]  (1.35 ns)
	'add' operation ('add_ln209_3', sha256d/sha256d.cpp:161) [1280]  (0 ns)
	'add' operation ('t1.V', sha256d/sha256d.cpp:161) [1283]  (0.889 ns)
	'add' operation ('e.V', sha256d/sha256d.cpp:166) [1299]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
