vendor_name = ModelSim
source_file = 1, C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/EncoderCRC8.vhd
source_file = 1, C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/storeDev.vhd
source_file = 1, C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simpleLogic.vhd
source_file = 1, C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/control.vhd
source_file = 1, C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/arithmetic.vhd
source_file = 1, test1.vwf
source_file = 1, test2.vwf
source_file = 1, test3.vwf
source_file = 1, test4.vwf
source_file = 1, test5.vwf
source_file = 1, test6.vwf
source_file = 1, test7.vwf
source_file = 1, test8.vwf
source_file = 1, test9.vwf
source_file = 1, Waveform.vwf
source_file = 1, test10.vwf
source_file = 1, test11.vwf
source_file = 1, Waveform1.vwf
source_file = 1, C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/encoderTest.vwf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/db/EncoderCRC8.cbx.xml
design_name = EncoderCRC8
instance = comp, \resto~output\, resto~output, EncoderCRC8, 1
instance = comp, \clk~input\, clk~input, EncoderCRC8, 1
instance = comp, \clk~inputCLKENA0\, clk~inputCLKENA0, EncoderCRC8, 1
instance = comp, \dataIn~input\, dataIn~input, EncoderCRC8, 1
instance = comp, \ff|Q~feeder\, ff|Q~feeder, EncoderCRC8, 1
instance = comp, \nGRst~input\, nGRst~input, EncoderCRC8, 1
instance = comp, \ff|Q\, ff|Q, EncoderCRC8, 1
instance = comp, \ff2|Q~feeder\, ff2|Q~feeder, EncoderCRC8, 1
instance = comp, \ff2|Q\, ff2|Q, EncoderCRC8, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, EncoderCRC8, 1
