<profile>

<section name = "Vivado HLS Report for 'stream_in_row_l0'" level="0">
<item name = "Date">Tue May 10 21:15:48 2022
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">ultra_core</item>
<item name = "Solution">ultracore_125</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 1.943 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 325, 4.000 ns, 1.300 us, 1, 325, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">323, 323, 3, 1, 1, 322, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 71, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 84, -</column>
<column name="Register">-, -, 83, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="w_fu_191_p2">+, 0, 0, 16, 9, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_109">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_132">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op22_read_state3">and, 0, 0, 2, 1, 1</column>
<column name="empty_80_fu_197_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="empty_81_fu_203_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln22_fu_185_p2">icmp, 0, 0, 13, 9, 9</column>
<column name="empty_82_fu_209_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_w_0_phi_fu_162_p4">9, 2, 9, 18</column>
<column name="ap_phi_reg_pp0_iter1_p_016_0_reg_170">9, 2, 24, 48</column>
<column name="ap_phi_reg_pp0_iter2_p_016_0_reg_170">9, 2, 24, 48</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="w_0_reg_158">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_016_0_reg_170">24, 0, 24, 0</column>
<column name="ap_phi_reg_pp0_iter2_p_016_0_reg_170">24, 0, 24, 0</column>
<column name="empty_82_reg_240">1, 0, 1, 0</column>
<column name="icmp_ln22_reg_231">1, 0, 1, 0</column>
<column name="w_0_reg_158">9, 0, 9, 0</column>
<column name="w_0_reg_158_pp0_iter1_reg">9, 0, 9, 0</column>
<column name="w_reg_235">9, 0, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, stream_in_row_l0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, stream_in_row_l0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, stream_in_row_l0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, stream_in_row_l0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, stream_in_row_l0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, stream_in_row_l0, return value</column>
<column name="in_V_V_dout">in, 24, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="row_buffer_0_V_address1">out, 9, ap_memory, row_buffer_0_V, array</column>
<column name="row_buffer_0_V_ce1">out, 1, ap_memory, row_buffer_0_V, array</column>
<column name="row_buffer_0_V_we1">out, 1, ap_memory, row_buffer_0_V, array</column>
<column name="row_buffer_0_V_d1">out, 24, ap_memory, row_buffer_0_V, array</column>
<column name="row_buffer_1_V_address1">out, 9, ap_memory, row_buffer_1_V, array</column>
<column name="row_buffer_1_V_ce1">out, 1, ap_memory, row_buffer_1_V, array</column>
<column name="row_buffer_1_V_we1">out, 1, ap_memory, row_buffer_1_V, array</column>
<column name="row_buffer_1_V_d1">out, 24, ap_memory, row_buffer_1_V, array</column>
<column name="row_buffer_2_V_address1">out, 9, ap_memory, row_buffer_2_V, array</column>
<column name="row_buffer_2_V_ce1">out, 1, ap_memory, row_buffer_2_V, array</column>
<column name="row_buffer_2_V_we1">out, 1, ap_memory, row_buffer_2_V, array</column>
<column name="row_buffer_2_V_d1">out, 24, ap_memory, row_buffer_2_V, array</column>
<column name="row_buffer_3_V_address1">out, 9, ap_memory, row_buffer_3_V, array</column>
<column name="row_buffer_3_V_ce1">out, 1, ap_memory, row_buffer_3_V, array</column>
<column name="row_buffer_3_V_we1">out, 1, ap_memory, row_buffer_3_V, array</column>
<column name="row_buffer_3_V_d1">out, 24, ap_memory, row_buffer_3_V, array</column>
<column name="skip_flag">in, 1, ap_none, skip_flag, scalar</column>
<column name="rowBufferIdx_V">in, 2, ap_none, rowBufferIdx_V, scalar</column>
</table>
</item>
</section>
</profile>
