;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <702
	SUB -207, <-120
	CMP -100, -601
	CMP @1, @2
	JMN <124, 106
	MOV -1, <-20
	CMP @124, 106
	ADD -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB -207, <-120
	JMP 17, <-20
	SUB @121, 106
	SLT 100, -100
	SUB @0, @2
	CMP -207, <-120
	SUB @-121, 100
	MOV -1, <-20
	SUB @-127, 100
	JMP -1, @-20
	JMP -207, @-120
	MOV -1, <-20
	MOV -4, <-20
	MOV -1, <-20
	ADD 240, 60
	SUB -207, <-120
	SUB -207, <-120
	SUB @121, 106
	SUB @121, 106
	MOV -4, <20
	DJN <-30, 9
	SUB @121, 106
	MOV -4, <20
	SUB 12, @10
	SUB @124, 106
	SUB @-127, 100
	SUB -207, <-120
	MOV -4, <20
	SUB @124, 106
	MOV -4, <-20
	MOV -4, <-20
	JMZ @300, 30
	DJN <-30, 9
	ADD 240, 60
	MOV -4, <-20
	SPL 0, <753
	SPL 0, <753
