#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May 26 16:08:15 2025
# Process ID: 15540
# Current directory: C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13128 C:\Users\ASUS\Downloads\Lut minimum\Nano Processor Final\Nano Processor Final\Nano Processor Final.xpr
# Log file: C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/vivado.log
# Journal file: C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/ASUS/Downloads/Nano Processor board/Nano Processor Final/Nano Processor Final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 836.996 ; gain = 100.422
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon May 26 16:10:02 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.runs/synth_1/runme.log
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Mon May 26 16:11:05 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon May 26 16:13:08 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1703.102 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1703.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1783.039 ; gain = 907.133
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 1805.312 ; gain = 0.000
set_property top Clock [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon May 26 18:26:35 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon May 26 18:28:42 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 1814.270 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1814.270 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1814.270 ; gain = 8.957
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property top Program_Counter [current_fileset]
update_compile_order -fileset sources_1
set_property top Test_Program_Counter_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon May 26 18:36:17 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon May 26 19:14:54 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1815.301 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1815.301 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_Program_Counter_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Test_Program_Counter_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Full_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Half_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Half_Adder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Multiplexer_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Multiplexer_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/RC_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RC_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Test_Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.srcs/sim_1/new/Test_Program_Counter_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_Program_Counter_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f5385afde441446a984f1353d6225fa9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Test_Program_Counter_TB_behav xil_defaultlib.Test_Program_Counter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Half_Adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RC_3 [rc_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer_2_way_3_bit [multiplexer_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.Test_Program_Counter [test_program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.test_program_counter_tb
Built simulation snapshot Test_Program_Counter_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/ASUS/Downloads/Lut -notrace
couldn't read file "C:/Users/ASUS/Downloads/Lut": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon May 26 19:18:44 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_Program_Counter_TB_behav -key {Behavioral:sim_1:Functional:Test_Program_Counter_TB} -tclbatch {Test_Program_Counter_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Test_Program_Counter_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Program_Counter_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.641 ; gain = 19.883
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 1845.641 ; gain = 0.000
set_property top Processor [current_fileset]
update_compile_order -fileset sources_1
report_utilization -name utilization_2
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1845.641 ; gain = 0.000
report_utilization -name utilization_3
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1847.105 ; gain = 0.289
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.runs/synth_1

launch_runs synth_1 -jobs 4
[Mon May 26 22:47:27 2025] Launched synth_1...
Run output will be captured here: C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon May 26 22:49:48 2025] Launched impl_1...
Run output will be captured here: C:/Users/ASUS/Downloads/Lut minimum/Nano Processor Final/Nano Processor Final/Nano Processor Final.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 1870.707 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.317 . Memory (MB): peak = 1870.707 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1878.203 ; gain = 26.098
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1882.078 ; gain = 0.473
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.957 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 26 23:25:35 2025...
