// Seed: 986296580
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input uwire id_2,
    output wor id_3,
    input supply0 id_4
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_3 = 32'd2
) (
    input  tri0 id_0,
    input  tri0 id_1,
    output wand id_2,
    output tri1 _id_3,
    output tri1 id_4
);
  logic id_6;
  wire id_7;
  logic [(  id_3  ) : 1 'd0] id_8;
  assign id_7 = id_1;
  wand id_9, id_10, id_11;
  wire id_12;
  wire id_13;
  wire [1 : 1] id_14;
  assign id_8 = id_0;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_1,
      id_4,
      id_1
  );
  assign modCall_1.id_4 = 0;
  assign id_10 = {1{-1}};
endmodule
