# do ../modelsim_script.tcl
# +define+SIMULATION
# +incdir+../../../src
# +incdir+../../../src/*
# +incdir+../
# ../../../src/*.sv
# ../../../src/*/*.sv
# ../testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:20:57 on Mar 27,2021
# vlog -reportprogress 300 "+define+SIMULATION" "+incdir+../../../src" "+incdir+../../../src/*" "+incdir+../" ../../../src/common.sv ../../../src/rns.sv ../../../src/filter/fir_rns.sv ../../../src/filter/fir_srg.sv ../../../src/filter/fir_top.sv ../testbench.sv 
# -- Compiling module add_rns
# -- Compiling module mul_rns
# -- Compiling module convertor_int_to_rns
# -- Compiling module convertor_rns_to_int
# -- Compiling module fir_rns
# -- Compiling module fir_srg
# -- Compiling module fir_top
# -- Compiling module testbench
# 
# Top level modules:
# 	add_rns
# 	mul_rns
# 	fir_srg
# 	testbench
# End time: 20:20:58 on Mar 27,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim work.testbench 
# Start time: 20:20:58 on Mar 27,2021
# Loading sv_std.std
# Loading work.testbench
# Loading work.fir_top
# Loading work.fir_rns
# Loading work.convertor_int_to_rns
# Loading work.convertor_rns_to_int
# Simulation timeout
# ** Note: $stop    : ../testbench.sv(49)
#    Time: 3030 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at ../testbench.sv line 49
# 0 ps
# 3181500 ps
# End time: 20:23:13 on Mar 27,2021, Elapsed time: 0:02:15
# Errors: 0, Warnings: 0
