
B-G431B-ESC1_A2212.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1e0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a8  0800b3c0  0800b3c0  0000c3c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b868  0800b868  0000d0c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b868  0800b868  0000c868  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b870  0800b870  0000d0c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b870  0800b870  0000c870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b874  0800b874  0000c874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c0  20000000  0800b878  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000728  200000c0  0800b938  0000d0c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007e8  0800b938  0000d7e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d0c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c7fc  00000000  00000000  0000d0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003325  00000000  00000000  000298ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001940  00000000  00000000  0002cc18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000139e  00000000  00000000  0002e558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022a6d  00000000  00000000  0002f8f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b79d  00000000  00000000  00052363  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e69ab  00000000  00000000  0006db00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001544ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007808  00000000  00000000  001544f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  0015bcf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200000c0 	.word	0x200000c0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b3a8 	.word	0x0800b3a8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200000c4 	.word	0x200000c4
 800021c:	0800b3a8 	.word	0x0800b3a8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <calibrate_current>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//--current offset calibration--------------------------------------//
void calibrate_current(void) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
    long sum_adc1 = 0;
 80005f2:	2300      	movs	r3, #0
 80005f4:	60fb      	str	r3, [r7, #12]
    long sum_adc2 = 0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
    const int samples = 2048;
 80005fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80005fe:	603b      	str	r3, [r7, #0]

    // PWM을 0으로 설정 (전류가 안 흐르는 상태)
    TIM1->CCR1 = 0;
 8000600:	4b23      	ldr	r3, [pc, #140]	@ (8000690 <calibrate_current+0xa4>)
 8000602:	2200      	movs	r2, #0
 8000604:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1->CCR2 = 0;
 8000606:	4b22      	ldr	r3, [pc, #136]	@ (8000690 <calibrate_current+0xa4>)
 8000608:	2200      	movs	r2, #0
 800060a:	639a      	str	r2, [r3, #56]	@ 0x38
    TIM1->CCR3 = 0;
 800060c:	4b20      	ldr	r3, [pc, #128]	@ (8000690 <calibrate_current+0xa4>)
 800060e:	2200      	movs	r2, #0
 8000610:	63da      	str	r2, [r3, #60]	@ 0x3c
    HAL_Delay(200);
 8000612:	20c8      	movs	r0, #200	@ 0xc8
 8000614:	f002 f8ee 	bl	80027f4 <HAL_Delay>

    for(int i = 0; i < samples; ++i) {
 8000618:	2300      	movs	r3, #0
 800061a:	607b      	str	r3, [r7, #4]
 800061c:	e011      	b.n	8000642 <calibrate_current+0x56>
        sum_adc1 += adc1_buf[0];
 800061e:	4b1d      	ldr	r3, [pc, #116]	@ (8000694 <calibrate_current+0xa8>)
 8000620:	881b      	ldrh	r3, [r3, #0]
 8000622:	461a      	mov	r2, r3
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	4413      	add	r3, r2
 8000628:	60fb      	str	r3, [r7, #12]
        sum_adc2 += adc2_buf[0];
 800062a:	4b1b      	ldr	r3, [pc, #108]	@ (8000698 <calibrate_current+0xac>)
 800062c:	881b      	ldrh	r3, [r3, #0]
 800062e:	461a      	mov	r2, r3
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	4413      	add	r3, r2
 8000634:	60bb      	str	r3, [r7, #8]
        HAL_Delay(1);
 8000636:	2001      	movs	r0, #1
 8000638:	f002 f8dc 	bl	80027f4 <HAL_Delay>
    for(int i = 0; i < samples; ++i) {
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	3301      	adds	r3, #1
 8000640:	607b      	str	r3, [r7, #4]
 8000642:	687a      	ldr	r2, [r7, #4]
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	429a      	cmp	r2, r3
 8000648:	dbe9      	blt.n	800061e <calibrate_current+0x32>
    }

    offset.ia_offset = (float)sum_adc1 / samples;
 800064a:	68fb      	ldr	r3, [r7, #12]
 800064c:	ee07 3a90 	vmov	s15, r3
 8000650:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	ee07 3a90 	vmov	s15, r3
 800065a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800065e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000662:	4b0e      	ldr	r3, [pc, #56]	@ (800069c <calibrate_current+0xb0>)
 8000664:	edc3 7a00 	vstr	s15, [r3]
    offset.ib_offset = (float)sum_adc2 / samples;
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	ee07 3a90 	vmov	s15, r3
 800066e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000672:	683b      	ldr	r3, [r7, #0]
 8000674:	ee07 3a90 	vmov	s15, r3
 8000678:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800067c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000680:	4b06      	ldr	r3, [pc, #24]	@ (800069c <calibrate_current+0xb0>)
 8000682:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8000686:	bf00      	nop
 8000688:	3710      	adds	r7, #16
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	40012c00 	.word	0x40012c00
 8000694:	20000668 	.word	0x20000668
 8000698:	20000670 	.word	0x20000670
 800069c:	2000001c 	.word	0x2000001c

080006a0 <_write>:

//-----------------------------------------------------------------//
//for visualization
int _write(int file, char *ptr, int len) {
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	60f8      	str	r0, [r7, #12]
 80006a8:	60b9      	str	r1, [r7, #8]
 80006aa:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 100);
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	b29a      	uxth	r2, r3
 80006b0:	2364      	movs	r3, #100	@ 0x64
 80006b2:	68b9      	ldr	r1, [r7, #8]
 80006b4:	4803      	ldr	r0, [pc, #12]	@ (80006c4 <_write+0x24>)
 80006b6:	f007 fd60 	bl	800817a <HAL_UART_Transmit>
    return len;
 80006ba:	687b      	ldr	r3, [r7, #4]
}
 80006bc:	4618      	mov	r0, r3
 80006be:	3710      	adds	r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	20000498 	.word	0x20000498

080006c8 <FOC_Init>:

void FOC_Init(void) {
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0

	HAL_OPAMP_SelfCalibrate(&hopamp1);
 80006cc:	4822      	ldr	r0, [pc, #136]	@ (8000758 <FOC_Init+0x90>)
 80006ce:	f004 ffe0 	bl	8005692 <HAL_OPAMP_SelfCalibrate>
	HAL_OPAMP_SelfCalibrate(&hopamp2);
 80006d2:	4822      	ldr	r0, [pc, #136]	@ (800075c <FOC_Init+0x94>)
 80006d4:	f004 ffdd 	bl	8005692 <HAL_OPAMP_SelfCalibrate>
	HAL_OPAMP_SelfCalibrate(&hopamp3);
 80006d8:	4821      	ldr	r0, [pc, #132]	@ (8000760 <FOC_Init+0x98>)
 80006da:	f004 ffda 	bl	8005692 <HAL_OPAMP_SelfCalibrate>

	// OPAMP start
    HAL_OPAMP_Start(&hopamp1);
 80006de:	481e      	ldr	r0, [pc, #120]	@ (8000758 <FOC_Init+0x90>)
 80006e0:	f004 ffa6 	bl	8005630 <HAL_OPAMP_Start>
    HAL_OPAMP_Start(&hopamp2);
 80006e4:	481d      	ldr	r0, [pc, #116]	@ (800075c <FOC_Init+0x94>)
 80006e6:	f004 ffa3 	bl	8005630 <HAL_OPAMP_Start>
    HAL_OPAMP_Start(&hopamp3);
 80006ea:	481d      	ldr	r0, [pc, #116]	@ (8000760 <FOC_Init+0x98>)
 80006ec:	f004 ffa0 	bl	8005630 <HAL_OPAMP_Start>

    HAL_Delay(10);
 80006f0:	200a      	movs	r0, #10
 80006f2:	f002 f87f 	bl	80027f4 <HAL_Delay>

    // OPAMP calibration
    HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80006f6:	217f      	movs	r1, #127	@ 0x7f
 80006f8:	481a      	ldr	r0, [pc, #104]	@ (8000764 <FOC_Init+0x9c>)
 80006fa:	f003 fd2f 	bl	800415c <HAL_ADCEx_Calibration_Start>
    HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 80006fe:	217f      	movs	r1, #127	@ 0x7f
 8000700:	4819      	ldr	r0, [pc, #100]	@ (8000768 <FOC_Init+0xa0>)
 8000702:	f003 fd2b 	bl	800415c <HAL_ADCEx_Calibration_Start>

    // ADC DMA start (current measurement)
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc1_buf, 1);
 8000706:	2201      	movs	r2, #1
 8000708:	4918      	ldr	r1, [pc, #96]	@ (800076c <FOC_Init+0xa4>)
 800070a:	4816      	ldr	r0, [pc, #88]	@ (8000764 <FOC_Init+0x9c>)
 800070c:	f002 fc7e 	bl	800300c <HAL_ADC_Start_DMA>
    HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc2_buf, 1);
 8000710:	2201      	movs	r2, #1
 8000712:	4917      	ldr	r1, [pc, #92]	@ (8000770 <FOC_Init+0xa8>)
 8000714:	4814      	ldr	r0, [pc, #80]	@ (8000768 <FOC_Init+0xa0>)
 8000716:	f002 fc79 	bl	800300c <HAL_ADC_Start_DMA>

	//PWM start
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800071a:	2100      	movs	r1, #0
 800071c:	4815      	ldr	r0, [pc, #84]	@ (8000774 <FOC_Init+0xac>)
 800071e:	f006 f9cb 	bl	8006ab8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000722:	2104      	movs	r1, #4
 8000724:	4813      	ldr	r0, [pc, #76]	@ (8000774 <FOC_Init+0xac>)
 8000726:	f006 f9c7 	bl	8006ab8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800072a:	2108      	movs	r1, #8
 800072c:	4811      	ldr	r0, [pc, #68]	@ (8000774 <FOC_Init+0xac>)
 800072e:	f006 f9c3 	bl	8006ab8 <HAL_TIM_PWM_Start>

    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8000732:	2100      	movs	r1, #0
 8000734:	480f      	ldr	r0, [pc, #60]	@ (8000774 <FOC_Init+0xac>)
 8000736:	f007 faa3 	bl	8007c80 <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800073a:	2104      	movs	r1, #4
 800073c:	480d      	ldr	r0, [pc, #52]	@ (8000774 <FOC_Init+0xac>)
 800073e:	f007 fa9f 	bl	8007c80 <HAL_TIMEx_PWMN_Start>
    HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8000742:	2108      	movs	r1, #8
 8000744:	480b      	ldr	r0, [pc, #44]	@ (8000774 <FOC_Init+0xac>)
 8000746:	f007 fa9b 	bl	8007c80 <HAL_TIMEx_PWMN_Start>

    foc_state.theta_offset = 0.0f;
 800074a:	4b0b      	ldr	r3, [pc, #44]	@ (8000778 <FOC_Init+0xb0>)
 800074c:	f04f 0200 	mov.w	r2, #0
 8000750:	649a      	str	r2, [r3, #72]	@ 0x48
    //foc_state.theta_offset = 2.42445803f;
}
 8000752:	bf00      	nop
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	20000300 	.word	0x20000300
 800075c:	2000033c 	.word	0x2000033c
 8000760:	20000378 	.word	0x20000378
 8000764:	200000dc 	.word	0x200000dc
 8000768:	20000148 	.word	0x20000148
 800076c:	20000668 	.word	0x20000668
 8000770:	20000670 	.word	0x20000670
 8000774:	200003b4 	.word	0x200003b4
 8000778:	200005f0 	.word	0x200005f0

0800077c <encoder_Init>:

void encoder_Init(void) {
 800077c:	b580      	push	{r7, lr}
 800077e:	b084      	sub	sp, #16
 8000780:	af00      	add	r7, sp, #0
	float align_V = motor_params.align_voltage;
 8000782:	4b26      	ldr	r3, [pc, #152]	@ (800081c <encoder_Init+0xa0>)
 8000784:	699b      	ldr	r3, [r3, #24]
 8000786:	60bb      	str	r3, [r7, #8]

	for(int i = 0; i < 2000; ++i) {
 8000788:	2300      	movs	r3, #0
 800078a:	60fb      	str	r3, [r7, #12]
 800078c:	e00b      	b.n	80007a6 <encoder_Init+0x2a>
		SVPWM(align_V, 0.0f);
 800078e:	eddf 0a24 	vldr	s1, [pc, #144]	@ 8000820 <encoder_Init+0xa4>
 8000792:	ed97 0a02 	vldr	s0, [r7, #8]
 8000796:	f000 fa99 	bl	8000ccc <SVPWM>
		HAL_Delay(1);
 800079a:	2001      	movs	r0, #1
 800079c:	f002 f82a 	bl	80027f4 <HAL_Delay>
	for(int i = 0; i < 2000; ++i) {
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	3301      	adds	r3, #1
 80007a4:	60fb      	str	r3, [r7, #12]
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80007ac:	dbef      	blt.n	800078e <encoder_Init+0x12>
	}

	updateEncoder();
 80007ae:	f000 fc75 	bl	800109c <updateEncoder>

	float current_mech = angle_raw * ENC_TO_RAD;
 80007b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000824 <encoder_Init+0xa8>)
 80007b4:	881b      	ldrh	r3, [r3, #0]
 80007b6:	ee07 3a90 	vmov	s15, r3
 80007ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80007be:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8000828 <encoder_Init+0xac>
 80007c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80007c6:	edc7 7a01 	vstr	s15, [r7, #4]

	//theta_offset calibration
	foc_state.theta_offset = current_mech * (float)motor_params.pole_pairs;
 80007ca:	4b14      	ldr	r3, [pc, #80]	@ (800081c <encoder_Init+0xa0>)
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	ee07 3a90 	vmov	s15, r3
 80007d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80007d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80007da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80007de:	4b13      	ldr	r3, [pc, #76]	@ (800082c <encoder_Init+0xb0>)
 80007e0:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48
	foc_state.theta_offset = fmodf(foc_state.theta_offset, 6.2831853f);
 80007e4:	4b11      	ldr	r3, [pc, #68]	@ (800082c <encoder_Init+0xb0>)
 80007e6:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80007ea:	eddf 0a11 	vldr	s1, [pc, #68]	@ 8000830 <encoder_Init+0xb4>
 80007ee:	eeb0 0a67 	vmov.f32	s0, s15
 80007f2:	f009 fe2d 	bl	800a450 <fmodf>
 80007f6:	eef0 7a40 	vmov.f32	s15, s0
 80007fa:	4b0c      	ldr	r3, [pc, #48]	@ (800082c <encoder_Init+0xb0>)
 80007fc:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48

	SVPWM(0.0f, 0.0f);
 8000800:	eddf 0a07 	vldr	s1, [pc, #28]	@ 8000820 <encoder_Init+0xa4>
 8000804:	ed9f 0a06 	vldr	s0, [pc, #24]	@ 8000820 <encoder_Init+0xa4>
 8000808:	f000 fa60 	bl	8000ccc <SVPWM>
	HAL_Delay(500);
 800080c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000810:	f001 fff0 	bl	80027f4 <HAL_Delay>
}
 8000814:	bf00      	nop
 8000816:	3710      	adds	r7, #16
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	20000000 	.word	0x20000000
 8000820:	00000000 	.word	0x00000000
 8000824:	20000678 	.word	0x20000678
 8000828:	39c90fdb 	.word	0x39c90fdb
 800082c:	200005f0 	.word	0x200005f0
 8000830:	40c90fdb 	.word	0x40c90fdb

08000834 <FOC_Loop>:
//LPF variables
static float i_q_filtered = 0.0f;
static float i_d_filtered = 0.0f;
float alpha_current = 0.01f;

void FOC_Loop(void) {
 8000834:	b580      	push	{r7, lr}
 8000836:	b08a      	sub	sp, #40	@ 0x28
 8000838:	af00      	add	r7, sp, #0
	foc_state.i_a = ((float)adc1_buf[0] - offset.ia_offset) * CURRENT_SENSE_GAIN; //motor <-> board phase check
 800083a:	4bba      	ldr	r3, [pc, #744]	@ (8000b24 <FOC_Loop+0x2f0>)
 800083c:	881b      	ldrh	r3, [r3, #0]
 800083e:	ee07 3a90 	vmov	s15, r3
 8000842:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000846:	4bb8      	ldr	r3, [pc, #736]	@ (8000b28 <FOC_Loop+0x2f4>)
 8000848:	edd3 7a00 	vldr	s15, [r3]
 800084c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000850:	ed9f 7ab6 	vldr	s14, [pc, #728]	@ 8000b2c <FOC_Loop+0x2f8>
 8000854:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000858:	4bb5      	ldr	r3, [pc, #724]	@ (8000b30 <FOC_Loop+0x2fc>)
 800085a:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	foc_state.i_b = ((float)adc2_buf[0] - offset.ib_offset) * CURRENT_SENSE_GAIN; //motor <-> board phase check
 800085e:	4bb5      	ldr	r3, [pc, #724]	@ (8000b34 <FOC_Loop+0x300>)
 8000860:	881b      	ldrh	r3, [r3, #0]
 8000862:	ee07 3a90 	vmov	s15, r3
 8000866:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800086a:	4baf      	ldr	r3, [pc, #700]	@ (8000b28 <FOC_Loop+0x2f4>)
 800086c:	edd3 7a01 	vldr	s15, [r3, #4]
 8000870:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000874:	ed9f 7aad 	vldr	s14, [pc, #692]	@ 8000b2c <FOC_Loop+0x2f8>
 8000878:	ee67 7a87 	vmul.f32	s15, s15, s14
 800087c:	4bac      	ldr	r3, [pc, #688]	@ (8000b30 <FOC_Loop+0x2fc>)
 800087e:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	foc_state.i_c = - foc_state.i_a - foc_state.i_b;
 8000882:	4bab      	ldr	r3, [pc, #684]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000884:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8000888:	eeb1 7a67 	vneg.f32	s14, s15
 800088c:	4ba8      	ldr	r3, [pc, #672]	@ (8000b30 <FOC_Loop+0x2fc>)
 800088e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8000892:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000896:	4ba6      	ldr	r3, [pc, #664]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000898:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	updateEncoder();
 800089c:	f000 fbfe 	bl	800109c <updateEncoder>
	foc_state.theta_mech = angle_raw * ENC_TO_RAD;
 80008a0:	4ba5      	ldr	r3, [pc, #660]	@ (8000b38 <FOC_Loop+0x304>)
 80008a2:	881b      	ldrh	r3, [r3, #0]
 80008a4:	ee07 3a90 	vmov	s15, r3
 80008a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008ac:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 8000b3c <FOC_Loop+0x308>
 80008b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80008b4:	4b9e      	ldr	r3, [pc, #632]	@ (8000b30 <FOC_Loop+0x2fc>)
 80008b6:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

	updateTotalAngle();
 80008ba:	f000 fc65 	bl	8001188 <updateTotalAngle>

	float theta = foc_state.theta_mech * (float)motor_params.pole_pairs - foc_state.theta_offset;
 80008be:	4b9c      	ldr	r3, [pc, #624]	@ (8000b30 <FOC_Loop+0x2fc>)
 80008c0:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 80008c4:	4b9e      	ldr	r3, [pc, #632]	@ (8000b40 <FOC_Loop+0x30c>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	ee07 3a90 	vmov	s15, r3
 80008cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80008d4:	4b96      	ldr	r3, [pc, #600]	@ (8000b30 <FOC_Loop+0x2fc>)
 80008d6:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80008da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80008de:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	theta = fmodf(theta, 6.2831853f);
 80008e2:	eddf 0a98 	vldr	s1, [pc, #608]	@ 8000b44 <FOC_Loop+0x310>
 80008e6:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80008ea:	f009 fdb1 	bl	800a450 <fmodf>
 80008ee:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
	if (theta<0) theta += 6.2831853f;
 80008f2:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80008f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80008fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008fe:	d507      	bpl.n	8000910 <FOC_Loop+0xdc>
 8000900:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000904:	ed9f 7a8f 	vldr	s14, [pc, #572]	@ 8000b44 <FOC_Loop+0x310>
 8000908:	ee77 7a87 	vadd.f32	s15, s15, s14
 800090c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	foc_state.theta_elec = theta;
 8000910:	4a87      	ldr	r2, [pc, #540]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000914:	6453      	str	r3, [r2, #68]	@ 0x44

	float sin_th = sinf(theta);
 8000916:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800091a:	f009 fe1b 	bl	800a554 <sinf>
 800091e:	ed87 0a07 	vstr	s0, [r7, #28]
	float cos_th = cosf(theta);
 8000922:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8000926:	f009 fdd1 	bl	800a4cc <cosf>
 800092a:	ed87 0a06 	vstr	s0, [r7, #24]

	//Clarke Transform (a, b, c -> alpha, beta)
	foc_state.i_alpha = foc_state.i_a;
 800092e:	4b80      	ldr	r3, [pc, #512]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000932:	4a7f      	ldr	r2, [pc, #508]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000934:	6313      	str	r3, [r2, #48]	@ 0x30
	foc_state.i_beta = (1 / _SQRT3) * (foc_state.i_b - foc_state.i_c);
 8000936:	4b7e      	ldr	r3, [pc, #504]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000938:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800093c:	4b7c      	ldr	r3, [pc, #496]	@ (8000b30 <FOC_Loop+0x2fc>)
 800093e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8000942:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000946:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8000b48 <FOC_Loop+0x314>
 800094a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800094e:	4b78      	ldr	r3, [pc, #480]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000950:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

	//Park Transform (alpha. beta -> d, q)
	foc_state.i_d = foc_state.i_alpha * cos_th + foc_state.i_beta * sin_th;
 8000954:	4b76      	ldr	r3, [pc, #472]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000956:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 800095a:	edd7 7a06 	vldr	s15, [r7, #24]
 800095e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000962:	4b73      	ldr	r3, [pc, #460]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000964:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 8000968:	edd7 7a07 	vldr	s15, [r7, #28]
 800096c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000970:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000974:	4b6e      	ldr	r3, [pc, #440]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000976:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
	foc_state.i_q = foc_state.i_alpha * (-sin_th) + foc_state.i_beta * cos_th;
 800097a:	4b6d      	ldr	r3, [pc, #436]	@ (8000b30 <FOC_Loop+0x2fc>)
 800097c:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8000980:	edd7 7a07 	vldr	s15, [r7, #28]
 8000984:	eef1 7a67 	vneg.f32	s15, s15
 8000988:	ee27 7a27 	vmul.f32	s14, s14, s15
 800098c:	4b68      	ldr	r3, [pc, #416]	@ (8000b30 <FOC_Loop+0x2fc>)
 800098e:	edd3 6a0d 	vldr	s13, [r3, #52]	@ 0x34
 8000992:	edd7 7a06 	vldr	s15, [r7, #24]
 8000996:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800099a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800099e:	4b64      	ldr	r3, [pc, #400]	@ (8000b30 <FOC_Loop+0x2fc>)
 80009a0:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c

	//added LPF
	i_d_filtered = i_d_filtered * (1.0f - alpha_current) + foc_state.i_d * alpha_current;
 80009a4:	4b69      	ldr	r3, [pc, #420]	@ (8000b4c <FOC_Loop+0x318>)
 80009a6:	edd3 7a00 	vldr	s15, [r3]
 80009aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80009ae:	ee37 7a67 	vsub.f32	s14, s14, s15
 80009b2:	4b67      	ldr	r3, [pc, #412]	@ (8000b50 <FOC_Loop+0x31c>)
 80009b4:	edd3 7a00 	vldr	s15, [r3]
 80009b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80009bc:	4b5c      	ldr	r3, [pc, #368]	@ (8000b30 <FOC_Loop+0x2fc>)
 80009be:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 80009c2:	4b62      	ldr	r3, [pc, #392]	@ (8000b4c <FOC_Loop+0x318>)
 80009c4:	edd3 7a00 	vldr	s15, [r3]
 80009c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80009cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009d0:	4b5f      	ldr	r3, [pc, #380]	@ (8000b50 <FOC_Loop+0x31c>)
 80009d2:	edc3 7a00 	vstr	s15, [r3]
	i_q_filtered = i_q_filtered * (1.0f - alpha_current) + foc_state.i_q * alpha_current;
 80009d6:	4b5d      	ldr	r3, [pc, #372]	@ (8000b4c <FOC_Loop+0x318>)
 80009d8:	edd3 7a00 	vldr	s15, [r3]
 80009dc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80009e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80009e4:	4b5b      	ldr	r3, [pc, #364]	@ (8000b54 <FOC_Loop+0x320>)
 80009e6:	edd3 7a00 	vldr	s15, [r3]
 80009ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80009ee:	4b50      	ldr	r3, [pc, #320]	@ (8000b30 <FOC_Loop+0x2fc>)
 80009f0:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 80009f4:	4b55      	ldr	r3, [pc, #340]	@ (8000b4c <FOC_Loop+0x318>)
 80009f6:	edd3 7a00 	vldr	s15, [r3]
 80009fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80009fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a02:	4b54      	ldr	r3, [pc, #336]	@ (8000b54 <FOC_Loop+0x320>)
 8000a04:	edc3 7a00 	vstr	s15, [r3]

	uint16_t current_timer_cnt = TIM6->CNT;
 8000a08:	4b53      	ldr	r3, [pc, #332]	@ (8000b58 <FOC_Loop+0x324>)
 8000a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a0c:	82fb      	strh	r3, [r7, #22]
	uint16_t dt_us = current_timer_cnt - prev_timer_cnt;
 8000a0e:	4b53      	ldr	r3, [pc, #332]	@ (8000b5c <FOC_Loop+0x328>)
 8000a10:	881b      	ldrh	r3, [r3, #0]
 8000a12:	8afa      	ldrh	r2, [r7, #22]
 8000a14:	1ad3      	subs	r3, r2, r3
 8000a16:	82bb      	strh	r3, [r7, #20]
	prev_timer_cnt = current_timer_cnt;
 8000a18:	4a50      	ldr	r2, [pc, #320]	@ (8000b5c <FOC_Loop+0x328>)
 8000a1a:	8afb      	ldrh	r3, [r7, #22]
 8000a1c:	8013      	strh	r3, [r2, #0]

	float dt = (float)dt_us * 0.000001f;
 8000a1e:	8abb      	ldrh	r3, [r7, #20]
 8000a20:	ee07 3a90 	vmov	s15, r3
 8000a24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a28:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8000b60 <FOC_Loop+0x32c>
 8000a2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a30:	edc7 7a08 	vstr	s15, [r7, #32]
	if (dt < 0.000001f) dt = 0.0001f;
 8000a34:	edd7 7a08 	vldr	s15, [r7, #32]
 8000a38:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8000b60 <FOC_Loop+0x32c>
 8000a3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a44:	d501      	bpl.n	8000a4a <FOC_Loop+0x216>
 8000a46:	4b47      	ldr	r3, [pc, #284]	@ (8000b64 <FOC_Loop+0x330>)
 8000a48:	623b      	str	r3, [r7, #32]

	//Velocity control loop
	float angle_diff = foc_state.total_angle - foc_state.prev_total_angle_vel;
 8000a4a:	4b39      	ldr	r3, [pc, #228]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000a4c:	ed93 7a01 	vldr	s14, [r3, #4]
 8000a50:	4b37      	ldr	r3, [pc, #220]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000a52:	edd3 7a04 	vldr	s15, [r3, #16]
 8000a56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a5a:	edc7 7a04 	vstr	s15, [r7, #16]
	foc_state.prev_total_angle_vel = foc_state.total_angle;
 8000a5e:	4b34      	ldr	r3, [pc, #208]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000a60:	685b      	ldr	r3, [r3, #4]
 8000a62:	4a33      	ldr	r2, [pc, #204]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000a64:	6113      	str	r3, [r2, #16]

	//velocity LPF
	float raw_velocity = angle_diff / dt;
 8000a66:	edd7 6a04 	vldr	s13, [r7, #16]
 8000a6a:	ed97 7a08 	vldr	s14, [r7, #32]
 8000a6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a72:	edc7 7a03 	vstr	s15, [r7, #12]
	float alpha_vel = 0.02f;
 8000a76:	4b3c      	ldr	r3, [pc, #240]	@ (8000b68 <FOC_Loop+0x334>)
 8000a78:	60bb      	str	r3, [r7, #8]
	foc_state.velocity_filtered = foc_state.velocity_filtered * (1.0f - alpha_vel) + raw_velocity * alpha_vel;
 8000a7a:	4b2d      	ldr	r3, [pc, #180]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000a7c:	ed93 7a05 	vldr	s14, [r3, #20]
 8000a80:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8000a84:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a88:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000a8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a90:	edd7 6a03 	vldr	s13, [r7, #12]
 8000a94:	edd7 7a02 	vldr	s15, [r7, #8]
 8000a98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000a9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000aa0:	4b23      	ldr	r3, [pc, #140]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000aa2:	edc3 7a05 	vstr	s15, [r3, #20]

	foc_state.velocity = foc_state.velocity_filtered;
 8000aa6:	4b22      	ldr	r3, [pc, #136]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000aa8:	695b      	ldr	r3, [r3, #20]
 8000aaa:	4a21      	ldr	r2, [pc, #132]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000aac:	64d3      	str	r3, [r2, #76]	@ 0x4c
	pid_iq.integral_err = CONSTRAIN(pid_iq.integral_err, -pid_iq.limit, pid_iq.limit);
	foc_state.v_q = pid_iq.Kp * err_q + pid_iq.integral_err;*/

	//for LPF
	//d-axis
		float err_d = foc_state.target_Id - i_d_filtered; // [수정] i_d 대신 i_d_filtered 사용
 8000aae:	4b20      	ldr	r3, [pc, #128]	@ (8000b30 <FOC_Loop+0x2fc>)
 8000ab0:	ed93 7a07 	vldr	s14, [r3, #28]
 8000ab4:	4b26      	ldr	r3, [pc, #152]	@ (8000b50 <FOC_Loop+0x31c>)
 8000ab6:	edd3 7a00 	vldr	s15, [r3]
 8000aba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000abe:	edc7 7a01 	vstr	s15, [r7, #4]
	pid_id.integral_err += err_d * pid_id.Ki;
 8000ac2:	4b2a      	ldr	r3, [pc, #168]	@ (8000b6c <FOC_Loop+0x338>)
 8000ac4:	ed93 7a03 	vldr	s14, [r3, #12]
 8000ac8:	4b28      	ldr	r3, [pc, #160]	@ (8000b6c <FOC_Loop+0x338>)
 8000aca:	edd3 6a01 	vldr	s13, [r3, #4]
 8000ace:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ad2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ad6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ada:	4b24      	ldr	r3, [pc, #144]	@ (8000b6c <FOC_Loop+0x338>)
 8000adc:	edc3 7a03 	vstr	s15, [r3, #12]
	pid_id.integral_err = CONSTRAIN(pid_id.integral_err, -pid_id.limit, pid_id.limit);
 8000ae0:	4b22      	ldr	r3, [pc, #136]	@ (8000b6c <FOC_Loop+0x338>)
 8000ae2:	ed93 7a03 	vldr	s14, [r3, #12]
 8000ae6:	4b21      	ldr	r3, [pc, #132]	@ (8000b6c <FOC_Loop+0x338>)
 8000ae8:	edd3 7a05 	vldr	s15, [r3, #20]
 8000aec:	eef1 7a67 	vneg.f32	s15, s15
 8000af0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000af8:	d505      	bpl.n	8000b06 <FOC_Loop+0x2d2>
 8000afa:	4b1c      	ldr	r3, [pc, #112]	@ (8000b6c <FOC_Loop+0x338>)
 8000afc:	edd3 7a05 	vldr	s15, [r3, #20]
 8000b00:	eef1 7a67 	vneg.f32	s15, s15
 8000b04:	e037      	b.n	8000b76 <FOC_Loop+0x342>
 8000b06:	4b19      	ldr	r3, [pc, #100]	@ (8000b6c <FOC_Loop+0x338>)
 8000b08:	ed93 7a03 	vldr	s14, [r3, #12]
 8000b0c:	4b17      	ldr	r3, [pc, #92]	@ (8000b6c <FOC_Loop+0x338>)
 8000b0e:	edd3 7a05 	vldr	s15, [r3, #20]
 8000b12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b1a:	dd29      	ble.n	8000b70 <FOC_Loop+0x33c>
 8000b1c:	4b13      	ldr	r3, [pc, #76]	@ (8000b6c <FOC_Loop+0x338>)
 8000b1e:	edd3 7a05 	vldr	s15, [r3, #20]
 8000b22:	e028      	b.n	8000b76 <FOC_Loop+0x342>
 8000b24:	20000668 	.word	0x20000668
 8000b28:	2000001c 	.word	0x2000001c
 8000b2c:	bcf0d845 	.word	0xbcf0d845
 8000b30:	200005f0 	.word	0x200005f0
 8000b34:	20000670 	.word	0x20000670
 8000b38:	20000678 	.word	0x20000678
 8000b3c:	39c90fdb 	.word	0x39c90fdb
 8000b40:	20000000 	.word	0x20000000
 8000b44:	40c90fdb 	.word	0x40c90fdb
 8000b48:	3f13cd3a 	.word	0x3f13cd3a
 8000b4c:	20000054 	.word	0x20000054
 8000b50:	20000688 	.word	0x20000688
 8000b54:	20000684 	.word	0x20000684
 8000b58:	40001000 	.word	0x40001000
 8000b5c:	20000680 	.word	0x20000680
 8000b60:	358637bd 	.word	0x358637bd
 8000b64:	38d1b717 	.word	0x38d1b717
 8000b68:	3ca3d70a 	.word	0x3ca3d70a
 8000b6c:	2000003c 	.word	0x2000003c
 8000b70:	4b51      	ldr	r3, [pc, #324]	@ (8000cb8 <FOC_Loop+0x484>)
 8000b72:	edd3 7a03 	vldr	s15, [r3, #12]
 8000b76:	4b50      	ldr	r3, [pc, #320]	@ (8000cb8 <FOC_Loop+0x484>)
 8000b78:	edc3 7a03 	vstr	s15, [r3, #12]
	foc_state.v_d = pid_id.Kp * err_d + pid_id.integral_err;
 8000b7c:	4b4e      	ldr	r3, [pc, #312]	@ (8000cb8 <FOC_Loop+0x484>)
 8000b7e:	ed93 7a00 	vldr	s14, [r3]
 8000b82:	edd7 7a01 	vldr	s15, [r7, #4]
 8000b86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b8a:	4b4b      	ldr	r3, [pc, #300]	@ (8000cb8 <FOC_Loop+0x484>)
 8000b8c:	edd3 7a03 	vldr	s15, [r3, #12]
 8000b90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b94:	4b49      	ldr	r3, [pc, #292]	@ (8000cbc <FOC_Loop+0x488>)
 8000b96:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

	//q-axis
	float err_q = foc_state.target_Iq - i_q_filtered; // [수정] i_q 대신 i_q_filtered 사용
 8000b9a:	4b48      	ldr	r3, [pc, #288]	@ (8000cbc <FOC_Loop+0x488>)
 8000b9c:	ed93 7a06 	vldr	s14, [r3, #24]
 8000ba0:	4b47      	ldr	r3, [pc, #284]	@ (8000cc0 <FOC_Loop+0x48c>)
 8000ba2:	edd3 7a00 	vldr	s15, [r3]
 8000ba6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000baa:	edc7 7a00 	vstr	s15, [r7]
	pid_iq.integral_err += err_q * pid_iq.Ki;
 8000bae:	4b45      	ldr	r3, [pc, #276]	@ (8000cc4 <FOC_Loop+0x490>)
 8000bb0:	ed93 7a03 	vldr	s14, [r3, #12]
 8000bb4:	4b43      	ldr	r3, [pc, #268]	@ (8000cc4 <FOC_Loop+0x490>)
 8000bb6:	edd3 6a01 	vldr	s13, [r3, #4]
 8000bba:	edd7 7a00 	vldr	s15, [r7]
 8000bbe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000bc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bc6:	4b3f      	ldr	r3, [pc, #252]	@ (8000cc4 <FOC_Loop+0x490>)
 8000bc8:	edc3 7a03 	vstr	s15, [r3, #12]
	pid_iq.integral_err = CONSTRAIN(pid_iq.integral_err, -pid_iq.limit, pid_iq.limit);
 8000bcc:	4b3d      	ldr	r3, [pc, #244]	@ (8000cc4 <FOC_Loop+0x490>)
 8000bce:	ed93 7a03 	vldr	s14, [r3, #12]
 8000bd2:	4b3c      	ldr	r3, [pc, #240]	@ (8000cc4 <FOC_Loop+0x490>)
 8000bd4:	edd3 7a05 	vldr	s15, [r3, #20]
 8000bd8:	eef1 7a67 	vneg.f32	s15, s15
 8000bdc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000be0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000be4:	d505      	bpl.n	8000bf2 <FOC_Loop+0x3be>
 8000be6:	4b37      	ldr	r3, [pc, #220]	@ (8000cc4 <FOC_Loop+0x490>)
 8000be8:	edd3 7a05 	vldr	s15, [r3, #20]
 8000bec:	eef1 7a67 	vneg.f32	s15, s15
 8000bf0:	e011      	b.n	8000c16 <FOC_Loop+0x3e2>
 8000bf2:	4b34      	ldr	r3, [pc, #208]	@ (8000cc4 <FOC_Loop+0x490>)
 8000bf4:	ed93 7a03 	vldr	s14, [r3, #12]
 8000bf8:	4b32      	ldr	r3, [pc, #200]	@ (8000cc4 <FOC_Loop+0x490>)
 8000bfa:	edd3 7a05 	vldr	s15, [r3, #20]
 8000bfe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c06:	dd03      	ble.n	8000c10 <FOC_Loop+0x3dc>
 8000c08:	4b2e      	ldr	r3, [pc, #184]	@ (8000cc4 <FOC_Loop+0x490>)
 8000c0a:	edd3 7a05 	vldr	s15, [r3, #20]
 8000c0e:	e002      	b.n	8000c16 <FOC_Loop+0x3e2>
 8000c10:	4b2c      	ldr	r3, [pc, #176]	@ (8000cc4 <FOC_Loop+0x490>)
 8000c12:	edd3 7a03 	vldr	s15, [r3, #12]
 8000c16:	4b2b      	ldr	r3, [pc, #172]	@ (8000cc4 <FOC_Loop+0x490>)
 8000c18:	edc3 7a03 	vstr	s15, [r3, #12]
	foc_state.v_q = pid_iq.Kp * err_q + pid_iq.integral_err;
 8000c1c:	4b29      	ldr	r3, [pc, #164]	@ (8000cc4 <FOC_Loop+0x490>)
 8000c1e:	ed93 7a00 	vldr	s14, [r3]
 8000c22:	edd7 7a00 	vldr	s15, [r7]
 8000c26:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c2a:	4b26      	ldr	r3, [pc, #152]	@ (8000cc4 <FOC_Loop+0x490>)
 8000c2c:	edd3 7a03 	vldr	s15, [r3, #12]
 8000c30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c34:	4b21      	ldr	r3, [pc, #132]	@ (8000cbc <FOC_Loop+0x488>)
 8000c36:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54

	foc_state.i_q = i_q_filtered;
 8000c3a:	4b21      	ldr	r3, [pc, #132]	@ (8000cc0 <FOC_Loop+0x48c>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4a1f      	ldr	r2, [pc, #124]	@ (8000cbc <FOC_Loop+0x488>)
 8000c40:	63d3      	str	r3, [r2, #60]	@ 0x3c
	foc_state.i_d = i_d_filtered;
 8000c42:	4b21      	ldr	r3, [pc, #132]	@ (8000cc8 <FOC_Loop+0x494>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4a1d      	ldr	r2, [pc, #116]	@ (8000cbc <FOC_Loop+0x488>)
 8000c48:	6393      	str	r3, [r2, #56]	@ 0x38

	//inverse Park Transform
	foc_state.v_alpha = foc_state.v_d * cos_th - foc_state.v_q * sin_th;
 8000c4a:	4b1c      	ldr	r3, [pc, #112]	@ (8000cbc <FOC_Loop+0x488>)
 8000c4c:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8000c50:	edd7 7a06 	vldr	s15, [r7, #24]
 8000c54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c58:	4b18      	ldr	r3, [pc, #96]	@ (8000cbc <FOC_Loop+0x488>)
 8000c5a:	edd3 6a15 	vldr	s13, [r3, #84]	@ 0x54
 8000c5e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000c62:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c6a:	4b14      	ldr	r3, [pc, #80]	@ (8000cbc <FOC_Loop+0x488>)
 8000c6c:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58
	foc_state.v_beta = foc_state.v_d * sin_th + foc_state.v_q * cos_th;
 8000c70:	4b12      	ldr	r3, [pc, #72]	@ (8000cbc <FOC_Loop+0x488>)
 8000c72:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8000c76:	edd7 7a07 	vldr	s15, [r7, #28]
 8000c7a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000cbc <FOC_Loop+0x488>)
 8000c80:	edd3 6a15 	vldr	s13, [r3, #84]	@ 0x54
 8000c84:	edd7 7a06 	vldr	s15, [r7, #24]
 8000c88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000c8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c90:	4b0a      	ldr	r3, [pc, #40]	@ (8000cbc <FOC_Loop+0x488>)
 8000c92:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c

	//SVPWM
	SVPWM(foc_state.v_alpha, foc_state.v_beta);
 8000c96:	4b09      	ldr	r3, [pc, #36]	@ (8000cbc <FOC_Loop+0x488>)
 8000c98:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8000c9c:	4b07      	ldr	r3, [pc, #28]	@ (8000cbc <FOC_Loop+0x488>)
 8000c9e:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8000ca2:	eef0 0a47 	vmov.f32	s1, s14
 8000ca6:	eeb0 0a67 	vmov.f32	s0, s15
 8000caa:	f000 f80f 	bl	8000ccc <SVPWM>
}
 8000cae:	bf00      	nop
 8000cb0:	3728      	adds	r7, #40	@ 0x28
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	2000003c 	.word	0x2000003c
 8000cbc:	200005f0 	.word	0x200005f0
 8000cc0:	20000684 	.word	0x20000684
 8000cc4:	20000024 	.word	0x20000024
 8000cc8:	20000688 	.word	0x20000688

08000ccc <SVPWM>:

void SVPWM(float v_alpha, float v_beta) {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b090      	sub	sp, #64	@ 0x40
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	ed87 0a01 	vstr	s0, [r7, #4]
 8000cd6:	edc7 0a00 	vstr	s1, [r7]
	float abs_V = sqrtf(v_alpha * v_alpha + v_beta * v_beta);
 8000cda:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cde:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000ce2:	edd7 7a00 	vldr	s15, [r7]
 8000ce6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000cea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cee:	eeb0 0a67 	vmov.f32	s0, s15
 8000cf2:	f009 fbcd 	bl	800a490 <sqrtf>
 8000cf6:	ed87 0a08 	vstr	s0, [r7, #32]
	float theta_V = atan2f(v_beta, v_alpha);
 8000cfa:	edd7 0a01 	vldr	s1, [r7, #4]
 8000cfe:	ed97 0a00 	vldr	s0, [r7]
 8000d02:	f009 fba3 	bl	800a44c <atan2f>
 8000d06:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c

	if (theta_V < 0) theta_V += 6.2831853f;
 8000d0a:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000d0e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000d12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d16:	d507      	bpl.n	8000d28 <SVPWM+0x5c>
 8000d18:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000d1c:	ed9f 7ad8 	vldr	s14, [pc, #864]	@ 8001080 <SVPWM+0x3b4>
 8000d20:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000d24:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

	//determine sector
	int sector = (int)(theta_V / _PI_3) + 1; //truncate the decimal part
 8000d28:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8000d2c:	eddf 6ad5 	vldr	s13, [pc, #852]	@ 8001084 <SVPWM+0x3b8>
 8000d30:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d34:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d38:	ee17 3a90 	vmov	r3, s15
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (sector > 6) sector = 1;
 8000d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d42:	2b06      	cmp	r3, #6
 8000d44:	dd01      	ble.n	8000d4a <SVPWM+0x7e>
 8000d46:	2301      	movs	r3, #1
 8000d48:	63bb      	str	r3, [r7, #56]	@ 0x38

	//angle in a sector
	float theta_rel = theta_V - ((float)(sector - 1) * _PI_3);
 8000d4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000d4c:	3b01      	subs	r3, #1
 8000d4e:	ee07 3a90 	vmov	s15, r3
 8000d52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d56:	ed9f 7acb 	vldr	s14, [pc, #812]	@ 8001084 <SVPWM+0x3b8>
 8000d5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d5e:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8000d62:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d66:	edc7 7a07 	vstr	s15, [r7, #28]

	//calculate T1, T2, T0
	float max_voltage = motor_params.max_voltage * 0.57735f; // V_dc / sqrt(3)
 8000d6a:	4bc7      	ldr	r3, [pc, #796]	@ (8001088 <SVPWM+0x3bc>)
 8000d6c:	edd3 7a03 	vldr	s15, [r3, #12]
 8000d70:	ed9f 7ac6 	vldr	s14, [pc, #792]	@ 800108c <SVPWM+0x3c0>
 8000d74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d78:	edc7 7a06 	vstr	s15, [r7, #24]
	float M = abs_V / max_voltage;
 8000d7c:	edd7 6a08 	vldr	s13, [r7, #32]
 8000d80:	ed97 7a06 	vldr	s14, [r7, #24]
 8000d84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d88:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

	if (M > 1.0f) M = 1.0f;
 8000d8c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000d90:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000d94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d9c:	dd02      	ble.n	8000da4 <SVPWM+0xd8>
 8000d9e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000da2:	637b      	str	r3, [r7, #52]	@ 0x34

	//SVPWM
	//t = T/Ts calculation
	float t1 = M * sinf(_PI_3 - theta_rel); //not including Ts (sampling PWM period)
 8000da4:	ed9f 7ab7 	vldr	s14, [pc, #732]	@ 8001084 <SVPWM+0x3b8>
 8000da8:	edd7 7a07 	vldr	s15, [r7, #28]
 8000dac:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000db0:	eeb0 0a67 	vmov.f32	s0, s15
 8000db4:	f009 fbce 	bl	800a554 <sinf>
 8000db8:	eeb0 7a40 	vmov.f32	s14, s0
 8000dbc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000dc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000dc4:	edc7 7a05 	vstr	s15, [r7, #20]
	float t2 = M * sinf(theta_rel); //not including Ts (sampling PWM period)
 8000dc8:	ed97 0a07 	vldr	s0, [r7, #28]
 8000dcc:	f009 fbc2 	bl	800a554 <sinf>
 8000dd0:	eeb0 7a40 	vmov.f32	s14, s0
 8000dd4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000dd8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ddc:	edc7 7a04 	vstr	s15, [r7, #16]
	float t0 = 1.0f - t1 - t2; //not including Ts (sampling PWM period)
 8000de0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000de4:	edd7 7a05 	vldr	s15, [r7, #20]
 8000de8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000dec:	edd7 7a04 	vldr	s15, [r7, #16]
 8000df0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000df4:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

	if (t0 < 0.0f) t0 = 0.0f;
 8000df8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000dfc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e04:	d502      	bpl.n	8000e0c <SVPWM+0x140>
 8000e06:	f04f 0300 	mov.w	r3, #0
 8000e0a:	633b      	str	r3, [r7, #48]	@ 0x30

	//switching time t
	float ta, tb, tc;

	switch(sector) { //maunal table 참고 (upper switches 기준)
 8000e0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000e0e:	3b01      	subs	r3, #1
 8000e10:	2b05      	cmp	r3, #5
 8000e12:	f200 80ed 	bhi.w	8000ff0 <SVPWM+0x324>
 8000e16:	a201      	add	r2, pc, #4	@ (adr r2, 8000e1c <SVPWM+0x150>)
 8000e18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e1c:	08000e35 	.word	0x08000e35
 8000e20:	08000e7f 	.word	0x08000e7f
 8000e24:	08000ec9 	.word	0x08000ec9
 8000e28:	08000f13 	.word	0x08000f13
 8000e2c:	08000f5d 	.word	0x08000f5d
 8000e30:	08000fa7 	.word	0x08000fa7
		case 1: //sector 1
			ta = t1 + t2 + 0.5f * t0;
 8000e34:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e38:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e3c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e40:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000e44:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8000e48:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000e4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e50:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
			tb = t2 + 0.5f * t0;
 8000e54:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000e58:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000e5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e60:	ed97 7a04 	vldr	s14, [r7, #16]
 8000e64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e68:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
			tc = 0.5f * t0;
 8000e6c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000e70:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000e74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e78:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			break;
 8000e7c:	e0c2      	b.n	8001004 <SVPWM+0x338>
		case 2: //sector 2
			ta = t1 + 0.5f * t0;
 8000e7e:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000e82:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000e86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e8a:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e92:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
			tb = t1 + t2 + 0.5f * t0;
 8000e96:	ed97 7a05 	vldr	s14, [r7, #20]
 8000e9a:	edd7 7a04 	vldr	s15, [r7, #16]
 8000e9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ea2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000ea6:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8000eaa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000eae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000eb2:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
			tc = 0.5f * t0;
 8000eb6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000eba:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000ebe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ec2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			break;
 8000ec6:	e09d      	b.n	8001004 <SVPWM+0x338>
		case 3: //sector 3
			ta = 0.5f * t0;
 8000ec8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000ecc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000ed0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ed4:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
			tb = t1 + t2 + 0.5f * t0;
 8000ed8:	ed97 7a05 	vldr	s14, [r7, #20]
 8000edc:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ee0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ee4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000ee8:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8000eec:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000ef0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ef4:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
			tc = t1 + 0.5f * t0;
 8000ef8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000efc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000f00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f04:	ed97 7a05 	vldr	s14, [r7, #20]
 8000f08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f0c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			break;
 8000f10:	e078      	b.n	8001004 <SVPWM+0x338>
		case 4: //sector 4
			ta = 0.5f * t0;
 8000f12:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000f16:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000f1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f1e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
			tb = t1 + 0.5f * t0;
 8000f22:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000f26:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000f2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f2e:	ed97 7a05 	vldr	s14, [r7, #20]
 8000f32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f36:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
			tc = t1 + t2 + 0.5f * t0;
 8000f3a:	ed97 7a05 	vldr	s14, [r7, #20]
 8000f3e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f42:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f46:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000f4a:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8000f4e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f56:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			break;
 8000f5a:	e053      	b.n	8001004 <SVPWM+0x338>
		case 5: //sector 5
			ta = t2 + 0.5f * t0;
 8000f5c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000f60:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000f64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f68:	ed97 7a04 	vldr	s14, [r7, #16]
 8000f6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f70:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
			tb = 0.5f * t0;
 8000f74:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000f78:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000f7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f80:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
			tc = t1 + t2 + 0.5f * t0;
 8000f84:	ed97 7a05 	vldr	s14, [r7, #20]
 8000f88:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f8c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000f90:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000f94:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8000f98:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f9c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fa0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			break;
 8000fa4:	e02e      	b.n	8001004 <SVPWM+0x338>
		case 6: //sector 6
			ta = t1 + t2 + 0.5f * t0;
 8000fa6:	ed97 7a05 	vldr	s14, [r7, #20]
 8000faa:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000fb2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000fb6:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8000fba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000fbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fc2:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
			tb = 0.5f * t0;
 8000fc6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000fca:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000fce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fd2:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
			tc = t1 + 0.5f * t0;
 8000fd6:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8000fda:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000fde:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fe2:	ed97 7a05 	vldr	s14, [r7, #20]
 8000fe6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fea:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
			break;
 8000fee:	e009      	b.n	8001004 <SVPWM+0x338>
		default: // error
			ta = 0.5f; tb = 0.5f; tc = 0.5f;
 8000ff0:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8000ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ff6:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8000ffa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000ffc:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8001000:	627b      	str	r3, [r7, #36]	@ 0x24
			break;
 8001002:	bf00      	nop
	}

	foc_state.duty_a = ta;
 8001004:	4a22      	ldr	r2, [pc, #136]	@ (8001090 <SVPWM+0x3c4>)
 8001006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001008:	66d3      	str	r3, [r2, #108]	@ 0x6c
	foc_state.duty_b = tb;
 800100a:	4a21      	ldr	r2, [pc, #132]	@ (8001090 <SVPWM+0x3c4>)
 800100c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800100e:	6713      	str	r3, [r2, #112]	@ 0x70
	foc_state.duty_c = tc;
 8001010:	4a1f      	ldr	r2, [pc, #124]	@ (8001090 <SVPWM+0x3c4>)
 8001012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001014:	6753      	str	r3, [r2, #116]	@ 0x74

	float Ts = (float)(htim1.Init.Period + 1);
 8001016:	4b1f      	ldr	r3, [pc, #124]	@ (8001094 <SVPWM+0x3c8>)
 8001018:	68db      	ldr	r3, [r3, #12]
 800101a:	3301      	adds	r3, #1
 800101c:	ee07 3a90 	vmov	s15, r3
 8001020:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001024:	edc7 7a03 	vstr	s15, [r7, #12]

	TIM1->CCR1 = (uint32_t)(foc_state.duty_a * Ts);
 8001028:	4b19      	ldr	r3, [pc, #100]	@ (8001090 <SVPWM+0x3c4>)
 800102a:	ed93 7a1b 	vldr	s14, [r3, #108]	@ 0x6c
 800102e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001032:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001036:	4b18      	ldr	r3, [pc, #96]	@ (8001098 <SVPWM+0x3cc>)
 8001038:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800103c:	ee17 2a90 	vmov	r2, s15
 8001040:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM1->CCR2 = (uint32_t)(foc_state.duty_b * Ts);
 8001042:	4b13      	ldr	r3, [pc, #76]	@ (8001090 <SVPWM+0x3c4>)
 8001044:	ed93 7a1c 	vldr	s14, [r3, #112]	@ 0x70
 8001048:	edd7 7a03 	vldr	s15, [r7, #12]
 800104c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001050:	4b11      	ldr	r3, [pc, #68]	@ (8001098 <SVPWM+0x3cc>)
 8001052:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001056:	ee17 2a90 	vmov	r2, s15
 800105a:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM1->CCR3 = (uint32_t)(foc_state.duty_c * Ts);
 800105c:	4b0c      	ldr	r3, [pc, #48]	@ (8001090 <SVPWM+0x3c4>)
 800105e:	ed93 7a1d 	vldr	s14, [r3, #116]	@ 0x74
 8001062:	edd7 7a03 	vldr	s15, [r7, #12]
 8001066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800106a:	4b0b      	ldr	r3, [pc, #44]	@ (8001098 <SVPWM+0x3cc>)
 800106c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001070:	ee17 2a90 	vmov	r2, s15
 8001074:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001076:	bf00      	nop
 8001078:	3740      	adds	r7, #64	@ 0x40
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40c90fdb 	.word	0x40c90fdb
 8001084:	3f860a92 	.word	0x3f860a92
 8001088:	20000000 	.word	0x20000000
 800108c:	3f13cd36 	.word	0x3f13cd36
 8001090:	200005f0 	.word	0x200005f0
 8001094:	200003b4 	.word	0x200003b4
 8001098:	40012c00 	.word	0x40012c00

0800109c <updateEncoder>:

void updateEncoder(void)
{
 800109c:	b480      	push	{r7}
 800109e:	b085      	sub	sp, #20
 80010a0:	af00      	add	r7, sp, #0

	uint16_t spi_raw_data = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	81fb      	strh	r3, [r7, #14]
    CS_LOW();
 80010a6:	4b22      	ldr	r3, [pc, #136]	@ (8001130 <updateEncoder+0x94>)
 80010a8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80010ac:	619a      	str	r2, [r3, #24]
    for (int i = 0; i < 16; ++i) {
 80010ae:	2300      	movs	r3, #0
 80010b0:	60bb      	str	r3, [r7, #8]
 80010b2:	e029      	b.n	8001108 <updateEncoder+0x6c>
        CLK_HIGH();
 80010b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001130 <updateEncoder+0x94>)
 80010b6:	2240      	movs	r2, #64	@ 0x40
 80010b8:	619a      	str	r2, [r3, #24]
        for(volatile int k=0; k<2; ++k); // k = 1? 2?
 80010ba:	2300      	movs	r3, #0
 80010bc:	607b      	str	r3, [r7, #4]
 80010be:	e002      	b.n	80010c6 <updateEncoder+0x2a>
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	3301      	adds	r3, #1
 80010c4:	607b      	str	r3, [r7, #4]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	ddf9      	ble.n	80010c0 <updateEncoder+0x24>
        spi_raw_data = (spi_raw_data << 1);
 80010cc:	89fb      	ldrh	r3, [r7, #14]
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	81fb      	strh	r3, [r7, #14]
        if (MISO_READ()) {
 80010d2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80010d6:	691b      	ldr	r3, [r3, #16]
 80010d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d003      	beq.n	80010e8 <updateEncoder+0x4c>
            spi_raw_data |= 1U;
 80010e0:	89fb      	ldrh	r3, [r7, #14]
 80010e2:	f043 0301 	orr.w	r3, r3, #1
 80010e6:	81fb      	strh	r3, [r7, #14]
        }
        CLK_LOW();
 80010e8:	4b11      	ldr	r3, [pc, #68]	@ (8001130 <updateEncoder+0x94>)
 80010ea:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80010ee:	619a      	str	r2, [r3, #24]
        for(volatile int k=0; k<2; ++k);
 80010f0:	2300      	movs	r3, #0
 80010f2:	603b      	str	r3, [r7, #0]
 80010f4:	e002      	b.n	80010fc <updateEncoder+0x60>
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	3301      	adds	r3, #1
 80010fa:	603b      	str	r3, [r7, #0]
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	2b01      	cmp	r3, #1
 8001100:	ddf9      	ble.n	80010f6 <updateEncoder+0x5a>
    for (int i = 0; i < 16; ++i) {
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	3301      	adds	r3, #1
 8001106:	60bb      	str	r3, [r7, #8]
 8001108:	68bb      	ldr	r3, [r7, #8]
 800110a:	2b0f      	cmp	r3, #15
 800110c:	ddd2      	ble.n	80010b4 <updateEncoder+0x18>
    }
    CS_HIGH();
 800110e:	4b08      	ldr	r3, [pc, #32]	@ (8001130 <updateEncoder+0x94>)
 8001110:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001114:	619a      	str	r2, [r3, #24]
    // AS5048A: 14bit + err/parity bit
    // 하위 14bit (Mask: 0x3FFF)

    angle_raw = spi_raw_data & 0x3FFF;
 8001116:	89fb      	ldrh	r3, [r7, #14]
 8001118:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800111c:	b29a      	uxth	r2, r3
 800111e:	4b05      	ldr	r3, [pc, #20]	@ (8001134 <updateEncoder+0x98>)
 8001120:	801a      	strh	r2, [r3, #0]
    //angle_raw = 0x3FFF - (spi_raw_data & 0x3FFF);
}
 8001122:	bf00      	nop
 8001124:	3714      	adds	r7, #20
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	48000400 	.word	0x48000400
 8001134:	20000678 	.word	0x20000678

08001138 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
    static uint8_t foc_cnt = 0;

    if (hadc->Instance == ADC1)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001148:	d117      	bne.n	800117a <HAL_ADC_ConvCpltCallback+0x42>
    {
        // 1. 아직 초기화 안 끝났으면 리턴
        if (is_foc_enabled == 0) return;
 800114a:	4b0d      	ldr	r3, [pc, #52]	@ (8001180 <HAL_ADC_ConvCpltCallback+0x48>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	b2db      	uxtb	r3, r3
 8001150:	2b00      	cmp	r3, #0
 8001152:	d00f      	beq.n	8001174 <HAL_ADC_ConvCpltCallback+0x3c>

        foc_cnt++;
 8001154:	4b0b      	ldr	r3, [pc, #44]	@ (8001184 <HAL_ADC_ConvCpltCallback+0x4c>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	3301      	adds	r3, #1
 800115a:	b2da      	uxtb	r2, r3
 800115c:	4b09      	ldr	r3, [pc, #36]	@ (8001184 <HAL_ADC_ConvCpltCallback+0x4c>)
 800115e:	701a      	strb	r2, [r3, #0]
        if (foc_cnt < 3) {
 8001160:	4b08      	ldr	r3, [pc, #32]	@ (8001184 <HAL_ADC_ConvCpltCallback+0x4c>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b02      	cmp	r3, #2
 8001166:	d907      	bls.n	8001178 <HAL_ADC_ConvCpltCallback+0x40>
            return;
        }
        foc_cnt = 0;
 8001168:	4b06      	ldr	r3, [pc, #24]	@ (8001184 <HAL_ADC_ConvCpltCallback+0x4c>)
 800116a:	2200      	movs	r2, #0
 800116c:	701a      	strb	r2, [r3, #0]

        FOC_Loop();
 800116e:	f7ff fb61 	bl	8000834 <FOC_Loop>
 8001172:	e002      	b.n	800117a <HAL_ADC_ConvCpltCallback+0x42>
        if (is_foc_enabled == 0) return;
 8001174:	bf00      	nop
 8001176:	e000      	b.n	800117a <HAL_ADC_ConvCpltCallback+0x42>
            return;
 8001178:	bf00      	nop
    }
}
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	200005ec 	.word	0x200005ec
 8001184:	2000068c 	.word	0x2000068c

08001188 <updateTotalAngle>:

void updateTotalAngle(void) {
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
	float current_angle = foc_state.theta_mech;
 800118e:	4b21      	ldr	r3, [pc, #132]	@ (8001214 <updateTotalAngle+0x8c>)
 8001190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001192:	607b      	str	r3, [r7, #4]

	float d_angle = current_angle - foc_state.prev_mech_angle;
 8001194:	4b1f      	ldr	r3, [pc, #124]	@ (8001214 <updateTotalAngle+0x8c>)
 8001196:	edd3 7a02 	vldr	s15, [r3, #8]
 800119a:	ed97 7a01 	vldr	s14, [r7, #4]
 800119e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011a2:	edc7 7a00 	vstr	s15, [r7]

	if (d_angle < -3.141592f) {
 80011a6:	edd7 7a00 	vldr	s15, [r7]
 80011aa:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001218 <updateTotalAngle+0x90>
 80011ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b6:	d505      	bpl.n	80011c4 <updateTotalAngle+0x3c>
		foc_state.rotation_count++;
 80011b8:	4b16      	ldr	r3, [pc, #88]	@ (8001214 <updateTotalAngle+0x8c>)
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	3301      	adds	r3, #1
 80011be:	4a15      	ldr	r2, [pc, #84]	@ (8001214 <updateTotalAngle+0x8c>)
 80011c0:	60d3      	str	r3, [r2, #12]
 80011c2:	e00d      	b.n	80011e0 <updateTotalAngle+0x58>
	} else if (d_angle > 3.141592f) {
 80011c4:	edd7 7a00 	vldr	s15, [r7]
 80011c8:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800121c <updateTotalAngle+0x94>
 80011cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d4:	dd04      	ble.n	80011e0 <updateTotalAngle+0x58>
		foc_state.rotation_count--;
 80011d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001214 <updateTotalAngle+0x8c>)
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	3b01      	subs	r3, #1
 80011dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001214 <updateTotalAngle+0x8c>)
 80011de:	60d3      	str	r3, [r2, #12]
	}

	foc_state.total_angle = (float)foc_state.rotation_count * 6.2831853f + current_angle;
 80011e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001214 <updateTotalAngle+0x8c>)
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	ee07 3a90 	vmov	s15, r3
 80011e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011ec:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001220 <updateTotalAngle+0x98>
 80011f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80011f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011fc:	4b05      	ldr	r3, [pc, #20]	@ (8001214 <updateTotalAngle+0x8c>)
 80011fe:	edc3 7a01 	vstr	s15, [r3, #4]

	foc_state.prev_mech_angle = current_angle;
 8001202:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <updateTotalAngle+0x8c>)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6093      	str	r3, [r2, #8]
}
 8001208:	bf00      	nop
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr
 8001214:	200005f0 	.word	0x200005f0
 8001218:	c0490fd8 	.word	0xc0490fd8
 800121c:	40490fd8 	.word	0x40490fd8
 8001220:	40c90fdb 	.word	0x40c90fdb

08001224 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800122a:	f001 fa72 	bl	8002712 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800122e:	f000 f873 	bl	8001318 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001232:	f000 fc8f 	bl	8001b54 <MX_GPIO_Init>
  MX_DMA_Init();
 8001236:	f000 fc4b 	bl	8001ad0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800123a:	f000 fbfb 	bl	8001a34 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800123e:	f000 fad5 	bl	80017ec <MX_TIM1_Init>
  MX_ADC1_Init();
 8001242:	f000 f8b3 	bl	80013ac <MX_ADC1_Init>
  MX_ADC2_Init();
 8001246:	f000 f969 	bl	800151c <MX_ADC2_Init>
  MX_OPAMP1_Init();
 800124a:	f000 fa45 	bl	80016d8 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 800124e:	f000 fa71 	bl	8001734 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 8001252:	f000 fa9d 	bl	8001790 <MX_OPAMP3_Init>
  MX_CORDIC_Init();
 8001256:	f000 f9e5 	bl	8001624 <MX_CORDIC_Init>
  MX_TIM6_Init();
 800125a:	f000 fb8f 	bl	800197c <MX_TIM6_Init>
  MX_FDCAN1_Init();
 800125e:	f000 f9f5 	bl	800164c <MX_FDCAN1_Init>
  MX_TIM16_Init();
 8001262:	f000 fbc1 	bl	80019e8 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
  FOC_Init();
 8001266:	f7ff fa2f 	bl	80006c8 <FOC_Init>
  calibrate_current();
 800126a:	f7ff f9bf 	bl	80005ec <calibrate_current>
  HAL_TIM_Base_Start(&htim6);
 800126e:	4822      	ldr	r0, [pc, #136]	@ (80012f8 <main+0xd4>)
 8001270:	f005 fb5e 	bl	8006930 <HAL_TIM_Base_Start>

  encoder_Init();
 8001274:	f7ff fa82 	bl	800077c <encoder_Init>

  pid_id.integral_err = 0.0f;
 8001278:	4b20      	ldr	r3, [pc, #128]	@ (80012fc <main+0xd8>)
 800127a:	f04f 0200 	mov.w	r2, #0
 800127e:	60da      	str	r2, [r3, #12]
  pid_iq.integral_err = 0.0f;
 8001280:	4b1f      	ldr	r3, [pc, #124]	@ (8001300 <main+0xdc>)
 8001282:	f04f 0200 	mov.w	r2, #0
 8001286:	60da      	str	r2, [r3, #12]

  //target values setup
  foc_state.target_Id = 0.0f;
 8001288:	4b1e      	ldr	r3, [pc, #120]	@ (8001304 <main+0xe0>)
 800128a:	f04f 0200 	mov.w	r2, #0
 800128e:	61da      	str	r2, [r3, #28]
  foc_state.target_Iq = 0.0f; //
 8001290:	4b1c      	ldr	r3, [pc, #112]	@ (8001304 <main+0xe0>)
 8001292:	f04f 0200 	mov.w	r2, #0
 8001296:	619a      	str	r2, [r3, #24]

  is_foc_enabled = 1;
 8001298:	4b1b      	ldr	r3, [pc, #108]	@ (8001308 <main+0xe4>)
 800129a:	2201      	movs	r2, #1
 800129c:	701a      	strb	r2, [r3, #0]
  {
	  //star counting loop speed (using TIM6)
	  //uint16_t start_cnt = TIM6->CNT;

	  // --- [Slow Loop] 데이터 전송 (10ms 주기 = 100Hz) ---
	  if (HAL_GetTick() - last_print_time >= 10) {
 800129e:	f001 fa9d 	bl	80027dc <HAL_GetTick>
 80012a2:	4602      	mov	r2, r0
 80012a4:	4b19      	ldr	r3, [pc, #100]	@ (800130c <main+0xe8>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	2b09      	cmp	r3, #9
 80012ac:	d9f7      	bls.n	800129e <main+0x7a>
		  last_print_time = HAL_GetTick();
 80012ae:	f001 fa95 	bl	80027dc <HAL_GetTick>
 80012b2:	4603      	mov	r3, r0
 80012b4:	4a15      	ldr	r2, [pc, #84]	@ (800130c <main+0xe8>)
 80012b6:	6013      	str	r3, [r2, #0]
	      // 보드 자체에서 float를 print하는 것이 막혀있음 -> int로 parsing해서 사용
	      // 포맷: "시간(ms), Raw값, 각도(deg)" -> "1500,8192,180.00"
	      // 예: 123.45도 -> 123(정수부), 45(소수부)
		  int ref_iq = (int)(foc_state.target_Iq * 1000.0f);
 80012b8:	4b12      	ldr	r3, [pc, #72]	@ (8001304 <main+0xe0>)
 80012ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80012be:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001310 <main+0xec>
 80012c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012ca:	ee17 3a90 	vmov	r3, s15
 80012ce:	607b      	str	r3, [r7, #4]
		  int meas_iq = (int)(foc_state.i_q * 1000.0f);
 80012d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001304 <main+0xe0>)
 80012d2:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 80012d6:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001310 <main+0xec>
 80012da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012de:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80012e2:	ee17 3a90 	vmov	r3, s15
 80012e6:	603b      	str	r3, [r7, #0]

		  // 시리얼 플로터(Serial Plotter) 사용 시 "키워드:값" 형태가 유리할 수 있습니다.
		  // 출력 예: "Time:1500, Ref_Iq:1000, Ref_Id:0, Meas_Iq:980, Meas_Id:10"
		  printf("Time:%lu, Ref_Iq:%d, Meas_Iq:%d\n",last_print_time, ref_iq, meas_iq);
 80012e8:	4b08      	ldr	r3, [pc, #32]	@ (800130c <main+0xe8>)
 80012ea:	6819      	ldr	r1, [r3, #0]
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	4808      	ldr	r0, [pc, #32]	@ (8001314 <main+0xf0>)
 80012f2:	f008 fa3f 	bl	8009774 <iprintf>
	  if (HAL_GetTick() - last_print_time >= 10) {
 80012f6:	e7d2      	b.n	800129e <main+0x7a>
 80012f8:	20000400 	.word	0x20000400
 80012fc:	2000003c 	.word	0x2000003c
 8001300:	20000024 	.word	0x20000024
 8001304:	200005f0 	.word	0x200005f0
 8001308:	200005ec 	.word	0x200005ec
 800130c:	2000067c 	.word	0x2000067c
 8001310:	447a0000 	.word	0x447a0000
 8001314:	0800b3c0 	.word	0x0800b3c0

08001318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b094      	sub	sp, #80	@ 0x50
 800131c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800131e:	f107 0318 	add.w	r3, r7, #24
 8001322:	2238      	movs	r2, #56	@ 0x38
 8001324:	2100      	movs	r1, #0
 8001326:	4618      	mov	r0, r3
 8001328:	f008 fa79 	bl	800981e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800132c:	1d3b      	adds	r3, r7, #4
 800132e:	2200      	movs	r2, #0
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	605a      	str	r2, [r3, #4]
 8001334:	609a      	str	r2, [r3, #8]
 8001336:	60da      	str	r2, [r3, #12]
 8001338:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800133a:	2000      	movs	r0, #0
 800133c:	f004 face 	bl	80058dc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001340:	2301      	movs	r3, #1
 8001342:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001344:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001348:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800134a:	2302      	movs	r3, #2
 800134c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800134e:	2303      	movs	r3, #3
 8001350:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001352:	2301      	movs	r3, #1
 8001354:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001356:	2328      	movs	r3, #40	@ 0x28
 8001358:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800135a:	2302      	movs	r3, #2
 800135c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800135e:	2302      	movs	r3, #2
 8001360:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001362:	2302      	movs	r3, #2
 8001364:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001366:	f107 0318 	add.w	r3, r7, #24
 800136a:	4618      	mov	r0, r3
 800136c:	f004 fb6a 	bl	8005a44 <HAL_RCC_OscConfig>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001376:	f000 fc8b 	bl	8001c90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800137a:	230f      	movs	r3, #15
 800137c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800137e:	2303      	movs	r3, #3
 8001380:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001382:	2300      	movs	r3, #0
 8001384:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001386:	2300      	movs	r3, #0
 8001388:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800138a:	2300      	movs	r3, #0
 800138c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800138e:	1d3b      	adds	r3, r7, #4
 8001390:	2104      	movs	r1, #4
 8001392:	4618      	mov	r0, r3
 8001394:	f004 fe68 	bl	8006068 <HAL_RCC_ClockConfig>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800139e:	f000 fc77 	bl	8001c90 <Error_Handler>
  }
}
 80013a2:	bf00      	nop
 80013a4:	3750      	adds	r7, #80	@ 0x50
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
	...

080013ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b08c      	sub	sp, #48	@ 0x30
 80013b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80013b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80013be:	1d3b      	adds	r3, r7, #4
 80013c0:	2220      	movs	r2, #32
 80013c2:	2100      	movs	r1, #0
 80013c4:	4618      	mov	r0, r3
 80013c6:	f008 fa2a 	bl	800981e <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80013ca:	4b4f      	ldr	r3, [pc, #316]	@ (8001508 <MX_ADC1_Init+0x15c>)
 80013cc:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80013d0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80013d2:	4b4d      	ldr	r3, [pc, #308]	@ (8001508 <MX_ADC1_Init+0x15c>)
 80013d4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80013d8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013da:	4b4b      	ldr	r3, [pc, #300]	@ (8001508 <MX_ADC1_Init+0x15c>)
 80013dc:	2200      	movs	r2, #0
 80013de:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013e0:	4b49      	ldr	r3, [pc, #292]	@ (8001508 <MX_ADC1_Init+0x15c>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80013e6:	4b48      	ldr	r3, [pc, #288]	@ (8001508 <MX_ADC1_Init+0x15c>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013ec:	4b46      	ldr	r3, [pc, #280]	@ (8001508 <MX_ADC1_Init+0x15c>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80013f2:	4b45      	ldr	r3, [pc, #276]	@ (8001508 <MX_ADC1_Init+0x15c>)
 80013f4:	2208      	movs	r2, #8
 80013f6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80013f8:	4b43      	ldr	r3, [pc, #268]	@ (8001508 <MX_ADC1_Init+0x15c>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80013fe:	4b42      	ldr	r3, [pc, #264]	@ (8001508 <MX_ADC1_Init+0x15c>)
 8001400:	2200      	movs	r2, #0
 8001402:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1; //1로 수정, adc2도 마찬가지
 8001404:	4b40      	ldr	r3, [pc, #256]	@ (8001508 <MX_ADC1_Init+0x15c>)
 8001406:	2201      	movs	r2, #1
 8001408:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800140a:	4b3f      	ldr	r3, [pc, #252]	@ (8001508 <MX_ADC1_Init+0x15c>)
 800140c:	2200      	movs	r2, #0
 800140e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8001412:	4b3d      	ldr	r3, [pc, #244]	@ (8001508 <MX_ADC1_Init+0x15c>)
 8001414:	f44f 62a4 	mov.w	r2, #1312	@ 0x520
 8001418:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800141a:	4b3b      	ldr	r3, [pc, #236]	@ (8001508 <MX_ADC1_Init+0x15c>)
 800141c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001420:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE; //enable로 수정, adc2도 마찬가지
 8001422:	4b39      	ldr	r3, [pc, #228]	@ (8001508 <MX_ADC1_Init+0x15c>)
 8001424:	2201      	movs	r2, #1
 8001426:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800142a:	4b37      	ldr	r3, [pc, #220]	@ (8001508 <MX_ADC1_Init+0x15c>)
 800142c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001430:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001432:	4b35      	ldr	r3, [pc, #212]	@ (8001508 <MX_ADC1_Init+0x15c>)
 8001434:	2200      	movs	r2, #0
 8001436:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800143a:	4833      	ldr	r0, [pc, #204]	@ (8001508 <MX_ADC1_Init+0x15c>)
 800143c:	f001 fc62 	bl	8002d04 <HAL_ADC_Init>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8001446:	f000 fc23 	bl	8001c90 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800144a:	2300      	movs	r3, #0
 800144c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800144e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001452:	4619      	mov	r1, r3
 8001454:	482c      	ldr	r0, [pc, #176]	@ (8001508 <MX_ADC1_Init+0x15c>)
 8001456:	f002 ff15 	bl	8004284 <HAL_ADCEx_MultiModeConfigChannel>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d001      	beq.n	8001464 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8001460:	f000 fc16 	bl	8001c90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP1;
 8001464:	4b29      	ldr	r3, [pc, #164]	@ (800150c <MX_ADC1_Init+0x160>)
 8001466:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001468:	2306      	movs	r3, #6
 800146a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; //2CYCLES_5 -> 12CYCLES_5
 800146c:	2304      	movs	r3, #4
 800146e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001470:	237f      	movs	r3, #127	@ 0x7f
 8001472:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001474:	2304      	movs	r3, #4
 8001476:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001478:	2300      	movs	r3, #0
 800147a:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800147c:	1d3b      	adds	r3, r7, #4
 800147e:	4619      	mov	r1, r3
 8001480:	4821      	ldr	r0, [pc, #132]	@ (8001508 <MX_ADC1_Init+0x15c>)
 8001482:	f002 f8af 	bl	80035e4 <HAL_ADC_ConfigChannel>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 800148c:	f000 fc00 	bl	8001c90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001490:	230c      	movs	r3, #12
 8001492:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001494:	1d3b      	adds	r3, r7, #4
 8001496:	4619      	mov	r1, r3
 8001498:	481b      	ldr	r0, [pc, #108]	@ (8001508 <MX_ADC1_Init+0x15c>)
 800149a:	f002 f8a3 	bl	80035e4 <HAL_ADC_ConfigChannel>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 80014a4:	f000 fbf4 	bl	8001c90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80014a8:	4b19      	ldr	r3, [pc, #100]	@ (8001510 <MX_ADC1_Init+0x164>)
 80014aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80014ac:	2312      	movs	r3, #18
 80014ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014b0:	1d3b      	adds	r3, r7, #4
 80014b2:	4619      	mov	r1, r3
 80014b4:	4814      	ldr	r0, [pc, #80]	@ (8001508 <MX_ADC1_Init+0x15c>)
 80014b6:	f002 f895 	bl	80035e4 <HAL_ADC_ConfigChannel>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 80014c0:	f000 fbe6 	bl	8001c90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80014c4:	4b13      	ldr	r3, [pc, #76]	@ (8001514 <MX_ADC1_Init+0x168>)
 80014c6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80014c8:	2318      	movs	r3, #24
 80014ca:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014cc:	1d3b      	adds	r3, r7, #4
 80014ce:	4619      	mov	r1, r3
 80014d0:	480d      	ldr	r0, [pc, #52]	@ (8001508 <MX_ADC1_Init+0x15c>)
 80014d2:	f002 f887 	bl	80035e4 <HAL_ADC_ConfigChannel>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 80014dc:	f000 fbd8 	bl	8001c90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80014e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001518 <MX_ADC1_Init+0x16c>)
 80014e2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80014e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014e8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ea:	1d3b      	adds	r3, r7, #4
 80014ec:	4619      	mov	r1, r3
 80014ee:	4806      	ldr	r0, [pc, #24]	@ (8001508 <MX_ADC1_Init+0x15c>)
 80014f0:	f002 f878 	bl	80035e4 <HAL_ADC_ConfigChannel>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 80014fa:	f000 fbc9 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014fe:	bf00      	nop
 8001500:	3730      	adds	r7, #48	@ 0x30
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	200000dc 	.word	0x200000dc
 800150c:	b6902000 	.word	0xb6902000
 8001510:	2e300800 	.word	0x2e300800
 8001514:	04300002 	.word	0x04300002
 8001518:	14f00020 	.word	0x14f00020

0800151c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b088      	sub	sp, #32
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001522:	463b      	mov	r3, r7
 8001524:	2220      	movs	r2, #32
 8001526:	2100      	movs	r1, #0
 8001528:	4618      	mov	r0, r3
 800152a:	f008 f978 	bl	800981e <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800152e:	4b39      	ldr	r3, [pc, #228]	@ (8001614 <MX_ADC2_Init+0xf8>)
 8001530:	4a39      	ldr	r2, [pc, #228]	@ (8001618 <MX_ADC2_Init+0xfc>)
 8001532:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001534:	4b37      	ldr	r3, [pc, #220]	@ (8001614 <MX_ADC2_Init+0xf8>)
 8001536:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800153a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800153c:	4b35      	ldr	r3, [pc, #212]	@ (8001614 <MX_ADC2_Init+0xf8>)
 800153e:	2200      	movs	r2, #0
 8001540:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001542:	4b34      	ldr	r3, [pc, #208]	@ (8001614 <MX_ADC2_Init+0xf8>)
 8001544:	2200      	movs	r2, #0
 8001546:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001548:	4b32      	ldr	r3, [pc, #200]	@ (8001614 <MX_ADC2_Init+0xf8>)
 800154a:	2200      	movs	r2, #0
 800154c:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800154e:	4b31      	ldr	r3, [pc, #196]	@ (8001614 <MX_ADC2_Init+0xf8>)
 8001550:	2201      	movs	r2, #1
 8001552:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001554:	4b2f      	ldr	r3, [pc, #188]	@ (8001614 <MX_ADC2_Init+0xf8>)
 8001556:	2208      	movs	r2, #8
 8001558:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800155a:	4b2e      	ldr	r3, [pc, #184]	@ (8001614 <MX_ADC2_Init+0xf8>)
 800155c:	2200      	movs	r2, #0
 800155e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001560:	4b2c      	ldr	r3, [pc, #176]	@ (8001614 <MX_ADC2_Init+0xf8>)
 8001562:	2200      	movs	r2, #0
 8001564:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001566:	4b2b      	ldr	r3, [pc, #172]	@ (8001614 <MX_ADC2_Init+0xf8>)
 8001568:	2201      	movs	r2, #1
 800156a:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800156c:	4b29      	ldr	r3, [pc, #164]	@ (8001614 <MX_ADC2_Init+0xf8>)
 800156e:	2200      	movs	r2, #0
 8001570:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8001574:	4b27      	ldr	r3, [pc, #156]	@ (8001614 <MX_ADC2_Init+0xf8>)
 8001576:	f44f 62a4 	mov.w	r2, #1312	@ 0x520
 800157a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800157c:	4b25      	ldr	r3, [pc, #148]	@ (8001614 <MX_ADC2_Init+0xf8>)
 800157e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001582:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001584:	4b23      	ldr	r3, [pc, #140]	@ (8001614 <MX_ADC2_Init+0xf8>)
 8001586:	2201      	movs	r2, #1
 8001588:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800158c:	4b21      	ldr	r3, [pc, #132]	@ (8001614 <MX_ADC2_Init+0xf8>)
 800158e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001592:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001594:	4b1f      	ldr	r3, [pc, #124]	@ (8001614 <MX_ADC2_Init+0xf8>)
 8001596:	2200      	movs	r2, #0
 8001598:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800159c:	481d      	ldr	r0, [pc, #116]	@ (8001614 <MX_ADC2_Init+0xf8>)
 800159e:	f001 fbb1 	bl	8002d04 <HAL_ADC_Init>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80015a8:	f000 fb72 	bl	8001c90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP2;
 80015ac:	4b1b      	ldr	r3, [pc, #108]	@ (800161c <MX_ADC2_Init+0x100>)
 80015ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015b0:	2306      	movs	r3, #6
 80015b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; //2 -> 12
 80015b4:	2304      	movs	r3, #4
 80015b6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80015b8:	237f      	movs	r3, #127	@ 0x7f
 80015ba:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80015bc:	2304      	movs	r3, #4
 80015be:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80015c4:	463b      	mov	r3, r7
 80015c6:	4619      	mov	r1, r3
 80015c8:	4812      	ldr	r0, [pc, #72]	@ (8001614 <MX_ADC2_Init+0xf8>)
 80015ca:	f002 f80b 	bl	80035e4 <HAL_ADC_ConfigChannel>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_ADC2_Init+0xbc>
  {
    Error_Handler();
 80015d4:	f000 fb5c 	bl	8001c90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80015d8:	230c      	movs	r3, #12
 80015da:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80015dc:	463b      	mov	r3, r7
 80015de:	4619      	mov	r1, r3
 80015e0:	480c      	ldr	r0, [pc, #48]	@ (8001614 <MX_ADC2_Init+0xf8>)
 80015e2:	f001 ffff 	bl	80035e4 <HAL_ADC_ConfigChannel>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_ADC2_Init+0xd4>
  {
    Error_Handler();
 80015ec:	f000 fb50 	bl	8001c90 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP3_ADC2;
 80015f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001620 <MX_ADC2_Init+0x104>)
 80015f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80015f4:	2312      	movs	r3, #18
 80015f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80015f8:	463b      	mov	r3, r7
 80015fa:	4619      	mov	r1, r3
 80015fc:	4805      	ldr	r0, [pc, #20]	@ (8001614 <MX_ADC2_Init+0xf8>)
 80015fe:	f001 fff1 	bl	80035e4 <HAL_ADC_ConfigChannel>
 8001602:	4603      	mov	r3, r0
 8001604:	2b00      	cmp	r3, #0
 8001606:	d001      	beq.n	800160c <MX_ADC2_Init+0xf0>
  {
    Error_Handler();
 8001608:	f000 fb42 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800160c:	bf00      	nop
 800160e:	3720      	adds	r7, #32
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20000148 	.word	0x20000148
 8001618:	50000100 	.word	0x50000100
 800161c:	c3290000 	.word	0xc3290000
 8001620:	cb8c0000 	.word	0xcb8c0000

08001624 <MX_CORDIC_Init>:
  * @brief CORDIC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CORDIC_Init(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8001628:	4b06      	ldr	r3, [pc, #24]	@ (8001644 <MX_CORDIC_Init+0x20>)
 800162a:	4a07      	ldr	r2, [pc, #28]	@ (8001648 <MX_CORDIC_Init+0x24>)
 800162c:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 800162e:	4805      	ldr	r0, [pc, #20]	@ (8001644 <MX_CORDIC_Init+0x20>)
 8001630:	f002 fecc 	bl	80043cc <HAL_CORDIC_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 800163a:	f000 fb29 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 800163e:	bf00      	nop
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20000274 	.word	0x20000274
 8001648:	40020c00 	.word	0x40020c00

0800164c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8001650:	4b1f      	ldr	r3, [pc, #124]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 8001652:	4a20      	ldr	r2, [pc, #128]	@ (80016d4 <MX_FDCAN1_Init+0x88>)
 8001654:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV2;
 8001656:	4b1e      	ldr	r3, [pc, #120]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 8001658:	2201      	movs	r2, #1
 800165a:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800165c:	4b1c      	ldr	r3, [pc, #112]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 800165e:	2200      	movs	r2, #0
 8001660:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8001662:	4b1b      	ldr	r3, [pc, #108]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 8001664:	2200      	movs	r2, #0
 8001666:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8001668:	4b19      	ldr	r3, [pc, #100]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 800166a:	2201      	movs	r2, #1
 800166c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 800166e:	4b18      	ldr	r3, [pc, #96]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 8001670:	2201      	movs	r2, #1
 8001672:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8001674:	4b16      	ldr	r3, [pc, #88]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 8001676:	2200      	movs	r2, #0
 8001678:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 800167a:	4b15      	ldr	r3, [pc, #84]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 800167c:	2202      	movs	r2, #2
 800167e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 16;
 8001680:	4b13      	ldr	r3, [pc, #76]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 8001682:	2210      	movs	r2, #16
 8001684:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 63;
 8001686:	4b12      	ldr	r3, [pc, #72]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 8001688:	223f      	movs	r2, #63	@ 0x3f
 800168a:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 16;
 800168c:	4b10      	ldr	r3, [pc, #64]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 800168e:	2210      	movs	r2, #16
 8001690:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8001692:	4b0f      	ldr	r3, [pc, #60]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 8001694:	2201      	movs	r2, #1
 8001696:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 4;
 8001698:	4b0d      	ldr	r3, [pc, #52]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 800169a:	2204      	movs	r2, #4
 800169c:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 5;
 800169e:	4b0c      	ldr	r3, [pc, #48]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 80016a0:	2205      	movs	r2, #5
 80016a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 80016a4:	4b0a      	ldr	r3, [pc, #40]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 80016a6:	2204      	movs	r2, #4
 80016a8:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 80016aa:	4b09      	ldr	r3, [pc, #36]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 80016ac:	2201      	movs	r2, #1
 80016ae:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 80016b0:	4b07      	ldr	r3, [pc, #28]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80016b6:	4b06      	ldr	r3, [pc, #24]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80016bc:	4804      	ldr	r0, [pc, #16]	@ (80016d0 <MX_FDCAN1_Init+0x84>)
 80016be:	f003 fb9d 	bl	8004dfc <HAL_FDCAN_Init>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80016c8:	f000 fae2 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80016cc:	bf00      	nop
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	2000029c 	.word	0x2000029c
 80016d4:	40006400 	.word	0x40006400

080016d8 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 80016dc:	4b13      	ldr	r3, [pc, #76]	@ (800172c <MX_OPAMP1_Init+0x54>)
 80016de:	4a14      	ldr	r2, [pc, #80]	@ (8001730 <MX_OPAMP1_Init+0x58>)
 80016e0:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80016e2:	4b12      	ldr	r3, [pc, #72]	@ (800172c <MX_OPAMP1_Init+0x54>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 80016e8:	4b10      	ldr	r3, [pc, #64]	@ (800172c <MX_OPAMP1_Init+0x54>)
 80016ea:	2240      	movs	r2, #64	@ 0x40
 80016ec:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80016ee:	4b0f      	ldr	r3, [pc, #60]	@ (800172c <MX_OPAMP1_Init+0x54>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = ENABLE;
 80016f4:	4b0d      	ldr	r3, [pc, #52]	@ (800172c <MX_OPAMP1_Init+0x54>)
 80016f6:	2201      	movs	r2, #1
 80016f8:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80016fa:	4b0c      	ldr	r3, [pc, #48]	@ (800172c <MX_OPAMP1_Init+0x54>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8001700:	4b0a      	ldr	r3, [pc, #40]	@ (800172c <MX_OPAMP1_Init+0x54>)
 8001702:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001706:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8001708:	4b08      	ldr	r3, [pc, #32]	@ (800172c <MX_OPAMP1_Init+0x54>)
 800170a:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800170e:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001710:	4b06      	ldr	r3, [pc, #24]	@ (800172c <MX_OPAMP1_Init+0x54>)
 8001712:	2200      	movs	r2, #0
 8001714:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8001716:	4805      	ldr	r0, [pc, #20]	@ (800172c <MX_OPAMP1_Init+0x54>)
 8001718:	f003 feba 	bl	8005490 <HAL_OPAMP_Init>
 800171c:	4603      	mov	r3, r0
 800171e:	2b00      	cmp	r3, #0
 8001720:	d001      	beq.n	8001726 <MX_OPAMP1_Init+0x4e>
  {
    Error_Handler();
 8001722:	f000 fab5 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8001726:	bf00      	nop
 8001728:	bd80      	pop	{r7, pc}
 800172a:	bf00      	nop
 800172c:	20000300 	.word	0x20000300
 8001730:	40010300 	.word	0x40010300

08001734 <MX_OPAMP2_Init>:
  * @brief OPAMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP2_Init(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 8001738:	4b13      	ldr	r3, [pc, #76]	@ (8001788 <MX_OPAMP2_Init+0x54>)
 800173a:	4a14      	ldr	r2, [pc, #80]	@ (800178c <MX_OPAMP2_Init+0x58>)
 800173c:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800173e:	4b12      	ldr	r3, [pc, #72]	@ (8001788 <MX_OPAMP2_Init+0x54>)
 8001740:	2200      	movs	r2, #0
 8001742:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8001744:	4b10      	ldr	r3, [pc, #64]	@ (8001788 <MX_OPAMP2_Init+0x54>)
 8001746:	2240      	movs	r2, #64	@ 0x40
 8001748:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 800174a:	4b0f      	ldr	r3, [pc, #60]	@ (8001788 <MX_OPAMP2_Init+0x54>)
 800174c:	2200      	movs	r2, #0
 800174e:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = ENABLE;
 8001750:	4b0d      	ldr	r3, [pc, #52]	@ (8001788 <MX_OPAMP2_Init+0x54>)
 8001752:	2201      	movs	r2, #1
 8001754:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001756:	4b0c      	ldr	r3, [pc, #48]	@ (8001788 <MX_OPAMP2_Init+0x54>)
 8001758:	2200      	movs	r2, #0
 800175a:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 800175c:	4b0a      	ldr	r3, [pc, #40]	@ (8001788 <MX_OPAMP2_Init+0x54>)
 800175e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001762:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8001764:	4b08      	ldr	r3, [pc, #32]	@ (8001788 <MX_OPAMP2_Init+0x54>)
 8001766:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 800176a:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800176c:	4b06      	ldr	r3, [pc, #24]	@ (8001788 <MX_OPAMP2_Init+0x54>)
 800176e:	2200      	movs	r2, #0
 8001770:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8001772:	4805      	ldr	r0, [pc, #20]	@ (8001788 <MX_OPAMP2_Init+0x54>)
 8001774:	f003 fe8c 	bl	8005490 <HAL_OPAMP_Init>
 8001778:	4603      	mov	r3, r0
 800177a:	2b00      	cmp	r3, #0
 800177c:	d001      	beq.n	8001782 <MX_OPAMP2_Init+0x4e>
  {
    Error_Handler();
 800177e:	f000 fa87 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	2000033c 	.word	0x2000033c
 800178c:	40010304 	.word	0x40010304

08001790 <MX_OPAMP3_Init>:
  * @brief OPAMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP3_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 8001794:	4b13      	ldr	r3, [pc, #76]	@ (80017e4 <MX_OPAMP3_Init+0x54>)
 8001796:	4a14      	ldr	r2, [pc, #80]	@ (80017e8 <MX_OPAMP3_Init+0x58>)
 8001798:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800179a:	4b12      	ldr	r3, [pc, #72]	@ (80017e4 <MX_OPAMP3_Init+0x54>)
 800179c:	2200      	movs	r2, #0
 800179e:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 80017a0:	4b10      	ldr	r3, [pc, #64]	@ (80017e4 <MX_OPAMP3_Init+0x54>)
 80017a2:	2240      	movs	r2, #64	@ 0x40
 80017a4:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80017a6:	4b0f      	ldr	r3, [pc, #60]	@ (80017e4 <MX_OPAMP3_Init+0x54>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = ENABLE;
 80017ac:	4b0d      	ldr	r3, [pc, #52]	@ (80017e4 <MX_OPAMP3_Init+0x54>)
 80017ae:	2201      	movs	r2, #1
 80017b0:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80017b2:	4b0c      	ldr	r3, [pc, #48]	@ (80017e4 <MX_OPAMP3_Init+0x54>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	619a      	str	r2, [r3, #24]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 80017b8:	4b0a      	ldr	r3, [pc, #40]	@ (80017e4 <MX_OPAMP3_Init+0x54>)
 80017ba:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80017be:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80017c0:	4b08      	ldr	r3, [pc, #32]	@ (80017e4 <MX_OPAMP3_Init+0x54>)
 80017c2:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 80017c6:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80017c8:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <MX_OPAMP3_Init+0x54>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 80017ce:	4805      	ldr	r0, [pc, #20]	@ (80017e4 <MX_OPAMP3_Init+0x54>)
 80017d0:	f003 fe5e 	bl	8005490 <HAL_OPAMP_Init>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <MX_OPAMP3_Init+0x4e>
  {
    Error_Handler();
 80017da:	f000 fa59 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	20000378 	.word	0x20000378
 80017e8:	40010308 	.word	0x40010308

080017ec <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b09c      	sub	sp, #112	@ 0x70
 80017f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017f2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	605a      	str	r2, [r3, #4]
 80017fc:	609a      	str	r2, [r3, #8]
 80017fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001800:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800180c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]
 8001814:	605a      	str	r2, [r3, #4]
 8001816:	609a      	str	r2, [r3, #8]
 8001818:	60da      	str	r2, [r3, #12]
 800181a:	611a      	str	r2, [r3, #16]
 800181c:	615a      	str	r2, [r3, #20]
 800181e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001820:	1d3b      	adds	r3, r7, #4
 8001822:	2234      	movs	r2, #52	@ 0x34
 8001824:	2100      	movs	r1, #0
 8001826:	4618      	mov	r0, r3
 8001828:	f007 fff9 	bl	800981e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800182c:	4b51      	ldr	r3, [pc, #324]	@ (8001974 <MX_TIM1_Init+0x188>)
 800182e:	4a52      	ldr	r2, [pc, #328]	@ (8001978 <MX_TIM1_Init+0x18c>)
 8001830:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001832:	4b50      	ldr	r3, [pc, #320]	@ (8001974 <MX_TIM1_Init+0x188>)
 8001834:	2200      	movs	r2, #0
 8001836:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001838:	4b4e      	ldr	r3, [pc, #312]	@ (8001974 <MX_TIM1_Init+0x188>)
 800183a:	2220      	movs	r2, #32
 800183c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 800183e:	4b4d      	ldr	r3, [pc, #308]	@ (8001974 <MX_TIM1_Init+0x188>)
 8001840:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001844:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001846:	4b4b      	ldr	r3, [pc, #300]	@ (8001974 <MX_TIM1_Init+0x188>)
 8001848:	2200      	movs	r2, #0
 800184a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800184c:	4b49      	ldr	r3, [pc, #292]	@ (8001974 <MX_TIM1_Init+0x188>)
 800184e:	2200      	movs	r2, #0
 8001850:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001852:	4b48      	ldr	r3, [pc, #288]	@ (8001974 <MX_TIM1_Init+0x188>)
 8001854:	2200      	movs	r2, #0
 8001856:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001858:	4846      	ldr	r0, [pc, #280]	@ (8001974 <MX_TIM1_Init+0x188>)
 800185a:	f005 f811 	bl	8006880 <HAL_TIM_Base_Init>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001864:	f000 fa14 	bl	8001c90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001868:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800186c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800186e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001872:	4619      	mov	r1, r3
 8001874:	483f      	ldr	r0, [pc, #252]	@ (8001974 <MX_TIM1_Init+0x188>)
 8001876:	f005 fc83 	bl	8007180 <HAL_TIM_ConfigClockSource>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001880:	f000 fa06 	bl	8001c90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001884:	483b      	ldr	r0, [pc, #236]	@ (8001974 <MX_TIM1_Init+0x188>)
 8001886:	f005 f8b5 	bl	80069f4 <HAL_TIM_PWM_Init>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d001      	beq.n	8001894 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001890:	f000 f9fe 	bl	8001c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001894:	2320      	movs	r3, #32
 8001896:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001898:	2300      	movs	r3, #0
 800189a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800189c:	2300      	movs	r3, #0
 800189e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80018a0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80018a4:	4619      	mov	r1, r3
 80018a6:	4833      	ldr	r0, [pc, #204]	@ (8001974 <MX_TIM1_Init+0x188>)
 80018a8:	f006 fa9e 	bl	8007de8 <HAL_TIMEx_MasterConfigSynchronization>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80018b2:	f000 f9ed 	bl	8001c90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80018b6:	2360      	movs	r3, #96	@ 0x60
 80018b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 80018ba:	2300      	movs	r3, #0
 80018bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80018be:	2300      	movs	r3, #0
 80018c0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80018c2:	2300      	movs	r3, #0
 80018c4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80018c6:	2300      	movs	r3, #0
 80018c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80018ca:	2300      	movs	r3, #0
 80018cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80018ce:	2300      	movs	r3, #0
 80018d0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80018d2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018d6:	2200      	movs	r2, #0
 80018d8:	4619      	mov	r1, r3
 80018da:	4826      	ldr	r0, [pc, #152]	@ (8001974 <MX_TIM1_Init+0x188>)
 80018dc:	f005 fb3c 	bl	8006f58 <HAL_TIM_PWM_ConfigChannel>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 80018e6:	f000 f9d3 	bl	8001c90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80018ea:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018ee:	2204      	movs	r2, #4
 80018f0:	4619      	mov	r1, r3
 80018f2:	4820      	ldr	r0, [pc, #128]	@ (8001974 <MX_TIM1_Init+0x188>)
 80018f4:	f005 fb30 	bl	8006f58 <HAL_TIM_PWM_ConfigChannel>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 80018fe:	f000 f9c7 	bl	8001c90 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001902:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001906:	2208      	movs	r2, #8
 8001908:	4619      	mov	r1, r3
 800190a:	481a      	ldr	r0, [pc, #104]	@ (8001974 <MX_TIM1_Init+0x188>)
 800190c:	f005 fb24 	bl	8006f58 <HAL_TIM_PWM_ConfigChannel>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8001916:	f000 f9bb 	bl	8001c90 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800191a:	2300      	movs	r3, #0
 800191c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800191e:	2300      	movs	r3, #0
 8001920:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001922:	2300      	movs	r3, #0
 8001924:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 128;
 8001926:	2380      	movs	r3, #128	@ 0x80
 8001928:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800192a:	2300      	movs	r3, #0
 800192c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800192e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001932:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001934:	2300      	movs	r3, #0
 8001936:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001938:	2300      	movs	r3, #0
 800193a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800193c:	2300      	movs	r3, #0
 800193e:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001940:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001944:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001946:	2300      	movs	r3, #0
 8001948:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800194a:	2300      	movs	r3, #0
 800194c:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800194e:	2300      	movs	r3, #0
 8001950:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001952:	1d3b      	adds	r3, r7, #4
 8001954:	4619      	mov	r1, r3
 8001956:	4807      	ldr	r0, [pc, #28]	@ (8001974 <MX_TIM1_Init+0x188>)
 8001958:	f006 fac8 	bl	8007eec <HAL_TIMEx_ConfigBreakDeadTime>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 8001962:	f000 f995 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001966:	4803      	ldr	r0, [pc, #12]	@ (8001974 <MX_TIM1_Init+0x188>)
 8001968:	f000 fc56 	bl	8002218 <HAL_TIM_MspPostInit>

}
 800196c:	bf00      	nop
 800196e:	3770      	adds	r7, #112	@ 0x70
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}
 8001974:	200003b4 	.word	0x200003b4
 8001978:	40012c00 	.word	0x40012c00

0800197c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001982:	1d3b      	adds	r3, r7, #4
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	605a      	str	r2, [r3, #4]
 800198a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800198c:	4b14      	ldr	r3, [pc, #80]	@ (80019e0 <MX_TIM6_Init+0x64>)
 800198e:	4a15      	ldr	r2, [pc, #84]	@ (80019e4 <MX_TIM6_Init+0x68>)
 8001990:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 159;
 8001992:	4b13      	ldr	r3, [pc, #76]	@ (80019e0 <MX_TIM6_Init+0x64>)
 8001994:	229f      	movs	r2, #159	@ 0x9f
 8001996:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001998:	4b11      	ldr	r3, [pc, #68]	@ (80019e0 <MX_TIM6_Init+0x64>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800199e:	4b10      	ldr	r3, [pc, #64]	@ (80019e0 <MX_TIM6_Init+0x64>)
 80019a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019a4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019a6:	4b0e      	ldr	r3, [pc, #56]	@ (80019e0 <MX_TIM6_Init+0x64>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80019ac:	480c      	ldr	r0, [pc, #48]	@ (80019e0 <MX_TIM6_Init+0x64>)
 80019ae:	f004 ff67 	bl	8006880 <HAL_TIM_Base_Init>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80019b8:	f000 f96a 	bl	8001c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019bc:	2300      	movs	r3, #0
 80019be:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019c0:	2300      	movs	r3, #0
 80019c2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80019c4:	1d3b      	adds	r3, r7, #4
 80019c6:	4619      	mov	r1, r3
 80019c8:	4805      	ldr	r0, [pc, #20]	@ (80019e0 <MX_TIM6_Init+0x64>)
 80019ca:	f006 fa0d 	bl	8007de8 <HAL_TIMEx_MasterConfigSynchronization>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80019d4:	f000 f95c 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80019d8:	bf00      	nop
 80019da:	3710      	adds	r7, #16
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	20000400 	.word	0x20000400
 80019e4:	40001000 	.word	0x40001000

080019e8 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80019ec:	4b0f      	ldr	r3, [pc, #60]	@ (8001a2c <MX_TIM16_Init+0x44>)
 80019ee:	4a10      	ldr	r2, [pc, #64]	@ (8001a30 <MX_TIM16_Init+0x48>)
 80019f0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 80019f2:	4b0e      	ldr	r3, [pc, #56]	@ (8001a2c <MX_TIM16_Init+0x44>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019f8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a2c <MX_TIM16_Init+0x44>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 15999;
 80019fe:	4b0b      	ldr	r3, [pc, #44]	@ (8001a2c <MX_TIM16_Init+0x44>)
 8001a00:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8001a04:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a06:	4b09      	ldr	r3, [pc, #36]	@ (8001a2c <MX_TIM16_Init+0x44>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001a0c:	4b07      	ldr	r3, [pc, #28]	@ (8001a2c <MX_TIM16_Init+0x44>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a12:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <MX_TIM16_Init+0x44>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001a18:	4804      	ldr	r0, [pc, #16]	@ (8001a2c <MX_TIM16_Init+0x44>)
 8001a1a:	f004 ff31 	bl	8006880 <HAL_TIM_Base_Init>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d001      	beq.n	8001a28 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8001a24:	f000 f934 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001a28:	bf00      	nop
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	2000044c 	.word	0x2000044c
 8001a30:	40014400 	.word	0x40014400

08001a34 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a38:	4b22      	ldr	r3, [pc, #136]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a3a:	4a23      	ldr	r2, [pc, #140]	@ (8001ac8 <MX_USART2_UART_Init+0x94>)
 8001a3c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1000000;
 8001a3e:	4b21      	ldr	r3, [pc, #132]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a40:	4a22      	ldr	r2, [pc, #136]	@ (8001acc <MX_USART2_UART_Init+0x98>)
 8001a42:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a44:	4b1f      	ldr	r3, [pc, #124]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a4a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a50:	4b1c      	ldr	r3, [pc, #112]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a56:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a58:	220c      	movs	r2, #12
 8001a5a:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a5c:	4b19      	ldr	r3, [pc, #100]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a62:	4b18      	ldr	r3, [pc, #96]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a68:	4b16      	ldr	r3, [pc, #88]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a6e:	4b15      	ldr	r3, [pc, #84]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a74:	4b13      	ldr	r3, [pc, #76]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001a7a:	4812      	ldr	r0, [pc, #72]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a7c:	f006 fb2d 	bl	80080da <HAL_UART_Init>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_USART2_UART_Init+0x56>
  {
    Error_Handler();
 8001a86:	f000 f903 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	480d      	ldr	r0, [pc, #52]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001a8e:	f007 fce4 	bl	800945a <HAL_UARTEx_SetTxFifoThreshold>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_USART2_UART_Init+0x68>
  {
    Error_Handler();
 8001a98:	f000 f8fa 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	4809      	ldr	r0, [pc, #36]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001aa0:	f007 fd19 	bl	80094d6 <HAL_UARTEx_SetRxFifoThreshold>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_USART2_UART_Init+0x7a>
  {
    Error_Handler();
 8001aaa:	f000 f8f1 	bl	8001c90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001aae:	4805      	ldr	r0, [pc, #20]	@ (8001ac4 <MX_USART2_UART_Init+0x90>)
 8001ab0:	f007 fc9a 	bl	80093e8 <HAL_UARTEx_DisableFifoMode>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_USART2_UART_Init+0x8a>
  {
    Error_Handler();
 8001aba:	f000 f8e9 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	20000498 	.word	0x20000498
 8001ac8:	40004400 	.word	0x40004400
 8001acc:	000f4240 	.word	0x000f4240

08001ad0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b082      	sub	sp, #8
 8001ad4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001ad6:	4b1e      	ldr	r3, [pc, #120]	@ (8001b50 <MX_DMA_Init+0x80>)
 8001ad8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ada:	4a1d      	ldr	r2, [pc, #116]	@ (8001b50 <MX_DMA_Init+0x80>)
 8001adc:	f043 0304 	orr.w	r3, r3, #4
 8001ae0:	6493      	str	r3, [r2, #72]	@ 0x48
 8001ae2:	4b1b      	ldr	r3, [pc, #108]	@ (8001b50 <MX_DMA_Init+0x80>)
 8001ae4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ae6:	f003 0304 	and.w	r3, r3, #4
 8001aea:	607b      	str	r3, [r7, #4]
 8001aec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001aee:	4b18      	ldr	r3, [pc, #96]	@ (8001b50 <MX_DMA_Init+0x80>)
 8001af0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001af2:	4a17      	ldr	r2, [pc, #92]	@ (8001b50 <MX_DMA_Init+0x80>)
 8001af4:	f043 0301 	orr.w	r3, r3, #1
 8001af8:	6493      	str	r3, [r2, #72]	@ 0x48
 8001afa:	4b15      	ldr	r3, [pc, #84]	@ (8001b50 <MX_DMA_Init+0x80>)
 8001afc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001afe:	f003 0301 	and.w	r3, r3, #1
 8001b02:	603b      	str	r3, [r7, #0]
 8001b04:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001b06:	2200      	movs	r2, #0
 8001b08:	2100      	movs	r1, #0
 8001b0a:	200b      	movs	r0, #11
 8001b0c:	f002 fe0f 	bl	800472e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001b10:	200b      	movs	r0, #11
 8001b12:	f002 fe26 	bl	8004762 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001b16:	2200      	movs	r2, #0
 8001b18:	2100      	movs	r1, #0
 8001b1a:	200c      	movs	r0, #12
 8001b1c:	f002 fe07 	bl	800472e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001b20:	200c      	movs	r0, #12
 8001b22:	f002 fe1e 	bl	8004762 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001b26:	2200      	movs	r2, #0
 8001b28:	2100      	movs	r1, #0
 8001b2a:	200d      	movs	r0, #13
 8001b2c:	f002 fdff 	bl	800472e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001b30:	200d      	movs	r0, #13
 8001b32:	f002 fe16 	bl	8004762 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001b36:	2200      	movs	r2, #0
 8001b38:	2100      	movs	r1, #0
 8001b3a:	200e      	movs	r0, #14
 8001b3c:	f002 fdf7 	bl	800472e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001b40:	200e      	movs	r0, #14
 8001b42:	f002 fe0e 	bl	8004762 <HAL_NVIC_EnableIRQ>

}
 8001b46:	bf00      	nop
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	40021000 	.word	0x40021000

08001b54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b08a      	sub	sp, #40	@ 0x28
 8001b58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5a:	f107 0314 	add.w	r3, r7, #20
 8001b5e:	2200      	movs	r2, #0
 8001b60:	601a      	str	r2, [r3, #0]
 8001b62:	605a      	str	r2, [r3, #4]
 8001b64:	609a      	str	r2, [r3, #8]
 8001b66:	60da      	str	r2, [r3, #12]
 8001b68:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6a:	4b45      	ldr	r3, [pc, #276]	@ (8001c80 <MX_GPIO_Init+0x12c>)
 8001b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b6e:	4a44      	ldr	r2, [pc, #272]	@ (8001c80 <MX_GPIO_Init+0x12c>)
 8001b70:	f043 0304 	orr.w	r3, r3, #4
 8001b74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b76:	4b42      	ldr	r3, [pc, #264]	@ (8001c80 <MX_GPIO_Init+0x12c>)
 8001b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b7a:	f003 0304 	and.w	r3, r3, #4
 8001b7e:	613b      	str	r3, [r7, #16]
 8001b80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b82:	4b3f      	ldr	r3, [pc, #252]	@ (8001c80 <MX_GPIO_Init+0x12c>)
 8001b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b86:	4a3e      	ldr	r2, [pc, #248]	@ (8001c80 <MX_GPIO_Init+0x12c>)
 8001b88:	f043 0320 	orr.w	r3, r3, #32
 8001b8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b8e:	4b3c      	ldr	r3, [pc, #240]	@ (8001c80 <MX_GPIO_Init+0x12c>)
 8001b90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b92:	f003 0320 	and.w	r3, r3, #32
 8001b96:	60fb      	str	r3, [r7, #12]
 8001b98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9a:	4b39      	ldr	r3, [pc, #228]	@ (8001c80 <MX_GPIO_Init+0x12c>)
 8001b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b9e:	4a38      	ldr	r2, [pc, #224]	@ (8001c80 <MX_GPIO_Init+0x12c>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ba6:	4b36      	ldr	r3, [pc, #216]	@ (8001c80 <MX_GPIO_Init+0x12c>)
 8001ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	60bb      	str	r3, [r7, #8]
 8001bb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb2:	4b33      	ldr	r3, [pc, #204]	@ (8001c80 <MX_GPIO_Init+0x12c>)
 8001bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bb6:	4a32      	ldr	r2, [pc, #200]	@ (8001c80 <MX_GPIO_Init+0x12c>)
 8001bb8:	f043 0302 	orr.w	r3, r3, #2
 8001bbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bbe:	4b30      	ldr	r3, [pc, #192]	@ (8001c80 <MX_GPIO_Init+0x12c>)
 8001bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	607b      	str	r3, [r7, #4]
 8001bc8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CAN_TERM_Pin|STATUS_Pin|CAN_SHDN_Pin, GPIO_PIN_RESET);
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f644 0140 	movw	r1, #18496	@ 0x4840
 8001bd0:	482c      	ldr	r0, [pc, #176]	@ (8001c84 <MX_GPIO_Init+0x130>)
 8001bd2:	f003 fc45 	bl	8005460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BB_SPI_CLK_GPIO_Port, BB_SPI_CLK_Pin, GPIO_PIN_RESET);
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	2140      	movs	r1, #64	@ 0x40
 8001bda:	482b      	ldr	r0, [pc, #172]	@ (8001c88 <MX_GPIO_Init+0x134>)
 8001bdc:	f003 fc40 	bl	8005460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BB_SPI_MOSI_Pin|BB_SPI_CS_Pin, GPIO_PIN_SET);
 8001be0:	2201      	movs	r2, #1
 8001be2:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8001be6:	4828      	ldr	r0, [pc, #160]	@ (8001c88 <MX_GPIO_Init+0x134>)
 8001be8:	f003 fc3a 	bl	8005460 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CAN_TERM_Pin STATUS_Pin CAN_SHDN_Pin */
  GPIO_InitStruct.Pin = CAN_TERM_Pin|STATUS_Pin|CAN_SHDN_Pin;
 8001bec:	f644 0340 	movw	r3, #18496	@ 0x4840
 8001bf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bfe:	f107 0314 	add.w	r3, r7, #20
 8001c02:	4619      	mov	r1, r3
 8001c04:	481f      	ldr	r0, [pc, #124]	@ (8001c84 <MX_GPIO_Init+0x130>)
 8001c06:	f003 faa9 	bl	800515c <HAL_GPIO_Init>

  /*Configure GPIO pin : BB_SPI_MISO_Pin */
  GPIO_InitStruct.Pin = BB_SPI_MISO_Pin;
 8001c0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c10:	2300      	movs	r3, #0
 8001c12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c14:	2300      	movs	r3, #0
 8001c16:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BB_SPI_MISO_GPIO_Port, &GPIO_InitStruct);
 8001c18:	f107 0314 	add.w	r3, r7, #20
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c22:	f003 fa9b 	bl	800515c <HAL_GPIO_Init>

  /*Configure GPIO pins : BB_SPI_CLK_Pin BB_SPI_CS_Pin */
  GPIO_InitStruct.Pin = BB_SPI_CLK_Pin|BB_SPI_CS_Pin;
 8001c26:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001c2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c30:	2300      	movs	r3, #0
 8001c32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c34:	2303      	movs	r3, #3
 8001c36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c38:	f107 0314 	add.w	r3, r7, #20
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4812      	ldr	r0, [pc, #72]	@ (8001c88 <MX_GPIO_Init+0x134>)
 8001c40:	f003 fa8c 	bl	800515c <HAL_GPIO_Init>

  /*Configure GPIO pin : BB_SPI_MOSI_Pin */
  GPIO_InitStruct.Pin = BB_SPI_MOSI_Pin;
 8001c44:	2380      	movs	r3, #128	@ 0x80
 8001c46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001c50:	2301      	movs	r3, #1
 8001c52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BB_SPI_MOSI_GPIO_Port, &GPIO_InitStruct);
 8001c54:	f107 0314 	add.w	r3, r7, #20
 8001c58:	4619      	mov	r1, r3
 8001c5a:	480b      	ldr	r0, [pc, #44]	@ (8001c88 <MX_GPIO_Init+0x134>)
 8001c5c:	f003 fa7e 	bl	800515c <HAL_GPIO_Init>

  /**/
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB6);
 8001c60:	4b0a      	ldr	r3, [pc, #40]	@ (8001c8c <MX_GPIO_Init+0x138>)
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	4a09      	ldr	r2, [pc, #36]	@ (8001c8c <MX_GPIO_Init+0x138>)
 8001c66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c6a:	6053      	str	r3, [r2, #4]

  /**/
  __HAL_SYSCFG_FASTMODEPLUS_ENABLE(SYSCFG_FASTMODEPLUS_PB8);
 8001c6c:	4b07      	ldr	r3, [pc, #28]	@ (8001c8c <MX_GPIO_Init+0x138>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	4a06      	ldr	r2, [pc, #24]	@ (8001c8c <MX_GPIO_Init+0x138>)
 8001c72:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c76:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c78:	bf00      	nop
 8001c7a:	3728      	adds	r7, #40	@ 0x28
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	40021000 	.word	0x40021000
 8001c84:	48000800 	.word	0x48000800
 8001c88:	48000400 	.word	0x48000400
 8001c8c:	40010000 	.word	0x40010000

08001c90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c94:	b672      	cpsid	i
}
 8001c96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c98:	bf00      	nop
 8001c9a:	e7fd      	b.n	8001c98 <Error_Handler+0x8>

08001c9c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ca2:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce0 <HAL_MspInit+0x44>)
 8001ca4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ca6:	4a0e      	ldr	r2, [pc, #56]	@ (8001ce0 <HAL_MspInit+0x44>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cae:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce0 <HAL_MspInit+0x44>)
 8001cb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	607b      	str	r3, [r7, #4]
 8001cb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cba:	4b09      	ldr	r3, [pc, #36]	@ (8001ce0 <HAL_MspInit+0x44>)
 8001cbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cbe:	4a08      	ldr	r2, [pc, #32]	@ (8001ce0 <HAL_MspInit+0x44>)
 8001cc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cc4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cc6:	4b06      	ldr	r3, [pc, #24]	@ (8001ce0 <HAL_MspInit+0x44>)
 8001cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cce:	603b      	str	r3, [r7, #0]
 8001cd0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001cd2:	f003 fea7 	bl	8005a24 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40021000 	.word	0x40021000

08001ce4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b09e      	sub	sp, #120	@ 0x78
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cec:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cfc:	f107 0320 	add.w	r3, r7, #32
 8001d00:	2244      	movs	r2, #68	@ 0x44
 8001d02:	2100      	movs	r1, #0
 8001d04:	4618      	mov	r0, r3
 8001d06:	f007 fd8a 	bl	800981e <memset>
  if(hadc->Instance==ADC1)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d12:	f040 808b 	bne.w	8001e2c <HAL_ADC_MspInit+0x148>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001d16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d1a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001d1c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001d20:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d22:	f107 0320 	add.w	r3, r7, #32
 8001d26:	4618      	mov	r0, r3
 8001d28:	f004 fbba 	bl	80064a0 <HAL_RCCEx_PeriphCLKConfig>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8001d32:	f7ff ffad 	bl	8001c90 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001d36:	4b7a      	ldr	r3, [pc, #488]	@ (8001f20 <HAL_ADC_MspInit+0x23c>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	4a78      	ldr	r2, [pc, #480]	@ (8001f20 <HAL_ADC_MspInit+0x23c>)
 8001d3e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001d40:	4b77      	ldr	r3, [pc, #476]	@ (8001f20 <HAL_ADC_MspInit+0x23c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d10b      	bne.n	8001d60 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001d48:	4b76      	ldr	r3, [pc, #472]	@ (8001f24 <HAL_ADC_MspInit+0x240>)
 8001d4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d4c:	4a75      	ldr	r2, [pc, #468]	@ (8001f24 <HAL_ADC_MspInit+0x240>)
 8001d4e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001d52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d54:	4b73      	ldr	r3, [pc, #460]	@ (8001f24 <HAL_ADC_MspInit+0x240>)
 8001d56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d5c:	61fb      	str	r3, [r7, #28]
 8001d5e:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d60:	4b70      	ldr	r3, [pc, #448]	@ (8001f24 <HAL_ADC_MspInit+0x240>)
 8001d62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d64:	4a6f      	ldr	r2, [pc, #444]	@ (8001f24 <HAL_ADC_MspInit+0x240>)
 8001d66:	f043 0301 	orr.w	r3, r3, #1
 8001d6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d6c:	4b6d      	ldr	r3, [pc, #436]	@ (8001f24 <HAL_ADC_MspInit+0x240>)
 8001d6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d70:	f003 0301 	and.w	r3, r3, #1
 8001d74:	61bb      	str	r3, [r7, #24]
 8001d76:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d78:	4b6a      	ldr	r3, [pc, #424]	@ (8001f24 <HAL_ADC_MspInit+0x240>)
 8001d7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d7c:	4a69      	ldr	r2, [pc, #420]	@ (8001f24 <HAL_ADC_MspInit+0x240>)
 8001d7e:	f043 0302 	orr.w	r3, r3, #2
 8001d82:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d84:	4b67      	ldr	r3, [pc, #412]	@ (8001f24 <HAL_ADC_MspInit+0x240>)
 8001d86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	617b      	str	r3, [r7, #20]
 8001d8e:	697b      	ldr	r3, [r7, #20]
    PA2     ------> ADC1_IN3
    PB1     ------> ADC1_IN12
    PB12     ------> ADC1_IN11
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8001d90:	2305      	movs	r3, #5
 8001d92:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d94:	2303      	movs	r3, #3
 8001d96:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d9c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001da0:	4619      	mov	r1, r3
 8001da2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001da6:	f003 f9d9 	bl	800515c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_12|GPIO_PIN_14;
 8001daa:	f245 0302 	movw	r3, #20482	@ 0x5002
 8001dae:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001db0:	2303      	movs	r3, #3
 8001db2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001db8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	485a      	ldr	r0, [pc, #360]	@ (8001f28 <HAL_ADC_MspInit+0x244>)
 8001dc0:	f003 f9cc 	bl	800515c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 8001dc4:	4b59      	ldr	r3, [pc, #356]	@ (8001f2c <HAL_ADC_MspInit+0x248>)
 8001dc6:	4a5a      	ldr	r2, [pc, #360]	@ (8001f30 <HAL_ADC_MspInit+0x24c>)
 8001dc8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001dca:	4b58      	ldr	r3, [pc, #352]	@ (8001f2c <HAL_ADC_MspInit+0x248>)
 8001dcc:	2205      	movs	r2, #5
 8001dce:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dd0:	4b56      	ldr	r3, [pc, #344]	@ (8001f2c <HAL_ADC_MspInit+0x248>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dd6:	4b55      	ldr	r3, [pc, #340]	@ (8001f2c <HAL_ADC_MspInit+0x248>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ddc:	4b53      	ldr	r3, [pc, #332]	@ (8001f2c <HAL_ADC_MspInit+0x248>)
 8001dde:	2280      	movs	r2, #128	@ 0x80
 8001de0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001de2:	4b52      	ldr	r3, [pc, #328]	@ (8001f2c <HAL_ADC_MspInit+0x248>)
 8001de4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001de8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001dea:	4b50      	ldr	r3, [pc, #320]	@ (8001f2c <HAL_ADC_MspInit+0x248>)
 8001dec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001df0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001df2:	4b4e      	ldr	r3, [pc, #312]	@ (8001f2c <HAL_ADC_MspInit+0x248>)
 8001df4:	2220      	movs	r2, #32
 8001df6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001df8:	4b4c      	ldr	r3, [pc, #304]	@ (8001f2c <HAL_ADC_MspInit+0x248>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001dfe:	484b      	ldr	r0, [pc, #300]	@ (8001f2c <HAL_ADC_MspInit+0x248>)
 8001e00:	f002 fcca 	bl	8004798 <HAL_DMA_Init>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <HAL_ADC_MspInit+0x12a>
    {
      Error_Handler();
 8001e0a:	f7ff ff41 	bl	8001c90 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4a46      	ldr	r2, [pc, #280]	@ (8001f2c <HAL_ADC_MspInit+0x248>)
 8001e12:	655a      	str	r2, [r3, #84]	@ 0x54
 8001e14:	4a45      	ldr	r2, [pc, #276]	@ (8001f2c <HAL_ADC_MspInit+0x248>)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	2012      	movs	r0, #18
 8001e20:	f002 fc85 	bl	800472e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001e24:	2012      	movs	r0, #18
 8001e26:	f002 fc9c 	bl	8004762 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001e2a:	e075      	b.n	8001f18 <HAL_ADC_MspInit+0x234>
  else if(hadc->Instance==ADC2)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a40      	ldr	r2, [pc, #256]	@ (8001f34 <HAL_ADC_MspInit+0x250>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d170      	bne.n	8001f18 <HAL_ADC_MspInit+0x234>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001e36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001e3a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001e3c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001e40:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e42:	f107 0320 	add.w	r3, r7, #32
 8001e46:	4618      	mov	r0, r3
 8001e48:	f004 fb2a 	bl	80064a0 <HAL_RCCEx_PeriphCLKConfig>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <HAL_ADC_MspInit+0x172>
      Error_Handler();
 8001e52:	f7ff ff1d 	bl	8001c90 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001e56:	4b32      	ldr	r3, [pc, #200]	@ (8001f20 <HAL_ADC_MspInit+0x23c>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	4a30      	ldr	r2, [pc, #192]	@ (8001f20 <HAL_ADC_MspInit+0x23c>)
 8001e5e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001e60:	4b2f      	ldr	r3, [pc, #188]	@ (8001f20 <HAL_ADC_MspInit+0x23c>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d10b      	bne.n	8001e80 <HAL_ADC_MspInit+0x19c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001e68:	4b2e      	ldr	r3, [pc, #184]	@ (8001f24 <HAL_ADC_MspInit+0x240>)
 8001e6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e6c:	4a2d      	ldr	r2, [pc, #180]	@ (8001f24 <HAL_ADC_MspInit+0x240>)
 8001e6e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001e72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e74:	4b2b      	ldr	r3, [pc, #172]	@ (8001f24 <HAL_ADC_MspInit+0x240>)
 8001e76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e7c:	613b      	str	r3, [r7, #16]
 8001e7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e80:	4b28      	ldr	r3, [pc, #160]	@ (8001f24 <HAL_ADC_MspInit+0x240>)
 8001e82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e84:	4a27      	ldr	r2, [pc, #156]	@ (8001f24 <HAL_ADC_MspInit+0x240>)
 8001e86:	f043 0301 	orr.w	r3, r3, #1
 8001e8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e8c:	4b25      	ldr	r3, [pc, #148]	@ (8001f24 <HAL_ADC_MspInit+0x240>)
 8001e8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e90:	f003 0301 	and.w	r3, r3, #1
 8001e94:	60fb      	str	r3, [r7, #12]
 8001e96:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001e98:	2340      	movs	r3, #64	@ 0x40
 8001e9a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ea4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001eae:	f003 f955 	bl	800515c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel4;
 8001eb2:	4b21      	ldr	r3, [pc, #132]	@ (8001f38 <HAL_ADC_MspInit+0x254>)
 8001eb4:	4a21      	ldr	r2, [pc, #132]	@ (8001f3c <HAL_ADC_MspInit+0x258>)
 8001eb6:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8001eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8001f38 <HAL_ADC_MspInit+0x254>)
 8001eba:	2224      	movs	r2, #36	@ 0x24
 8001ebc:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8001f38 <HAL_ADC_MspInit+0x254>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8001f38 <HAL_ADC_MspInit+0x254>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001eca:	4b1b      	ldr	r3, [pc, #108]	@ (8001f38 <HAL_ADC_MspInit+0x254>)
 8001ecc:	2280      	movs	r2, #128	@ 0x80
 8001ece:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ed0:	4b19      	ldr	r3, [pc, #100]	@ (8001f38 <HAL_ADC_MspInit+0x254>)
 8001ed2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ed6:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ed8:	4b17      	ldr	r3, [pc, #92]	@ (8001f38 <HAL_ADC_MspInit+0x254>)
 8001eda:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ede:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8001ee0:	4b15      	ldr	r3, [pc, #84]	@ (8001f38 <HAL_ADC_MspInit+0x254>)
 8001ee2:	2220      	movs	r2, #32
 8001ee4:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001ee6:	4b14      	ldr	r3, [pc, #80]	@ (8001f38 <HAL_ADC_MspInit+0x254>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001eec:	4812      	ldr	r0, [pc, #72]	@ (8001f38 <HAL_ADC_MspInit+0x254>)
 8001eee:	f002 fc53 	bl	8004798 <HAL_DMA_Init>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <HAL_ADC_MspInit+0x218>
      Error_Handler();
 8001ef8:	f7ff feca 	bl	8001c90 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	4a0e      	ldr	r2, [pc, #56]	@ (8001f38 <HAL_ADC_MspInit+0x254>)
 8001f00:	655a      	str	r2, [r3, #84]	@ 0x54
 8001f02:	4a0d      	ldr	r2, [pc, #52]	@ (8001f38 <HAL_ADC_MspInit+0x254>)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001f08:	2200      	movs	r2, #0
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	2012      	movs	r0, #18
 8001f0e:	f002 fc0e 	bl	800472e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001f12:	2012      	movs	r0, #18
 8001f14:	f002 fc25 	bl	8004762 <HAL_NVIC_EnableIRQ>
}
 8001f18:	bf00      	nop
 8001f1a:	3778      	adds	r7, #120	@ 0x78
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	20000690 	.word	0x20000690
 8001f24:	40021000 	.word	0x40021000
 8001f28:	48000400 	.word	0x48000400
 8001f2c:	200001b4 	.word	0x200001b4
 8001f30:	40020030 	.word	0x40020030
 8001f34:	50000100 	.word	0x50000100
 8001f38:	20000214 	.word	0x20000214
 8001f3c:	40020044 	.word	0x40020044

08001f40 <HAL_CORDIC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcordic: CORDIC handle pointer
  * @retval None
  */
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  if(hcordic->Instance==CORDIC)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001f84 <HAL_CORDIC_MspInit+0x44>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d113      	bne.n	8001f7a <HAL_CORDIC_MspInit+0x3a>
  {
    /* USER CODE BEGIN CORDIC_MspInit 0 */

    /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8001f52:	4b0d      	ldr	r3, [pc, #52]	@ (8001f88 <HAL_CORDIC_MspInit+0x48>)
 8001f54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f56:	4a0c      	ldr	r2, [pc, #48]	@ (8001f88 <HAL_CORDIC_MspInit+0x48>)
 8001f58:	f043 0308 	orr.w	r3, r3, #8
 8001f5c:	6493      	str	r3, [r2, #72]	@ 0x48
 8001f5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f88 <HAL_CORDIC_MspInit+0x48>)
 8001f60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f62:	f003 0308 	and.w	r3, r3, #8
 8001f66:	60fb      	str	r3, [r7, #12]
 8001f68:	68fb      	ldr	r3, [r7, #12]
    /* CORDIC interrupt Init */
    HAL_NVIC_SetPriority(CORDIC_IRQn, 0, 0);
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2100      	movs	r1, #0
 8001f6e:	2064      	movs	r0, #100	@ 0x64
 8001f70:	f002 fbdd 	bl	800472e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CORDIC_IRQn);
 8001f74:	2064      	movs	r0, #100	@ 0x64
 8001f76:	f002 fbf4 	bl	8004762 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CORDIC_MspInit 1 */

  }

}
 8001f7a:	bf00      	nop
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40020c00 	.word	0x40020c00
 8001f88:	40021000 	.word	0x40021000

08001f8c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b09c      	sub	sp, #112	@ 0x70
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f94:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001f98:	2200      	movs	r2, #0
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	605a      	str	r2, [r3, #4]
 8001f9e:	609a      	str	r2, [r3, #8]
 8001fa0:	60da      	str	r2, [r3, #12]
 8001fa2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fa4:	f107 0318 	add.w	r3, r7, #24
 8001fa8:	2244      	movs	r2, #68	@ 0x44
 8001faa:	2100      	movs	r1, #0
 8001fac:	4618      	mov	r0, r3
 8001fae:	f007 fc36 	bl	800981e <memset>
  if(hfdcan->Instance==FDCAN1)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	4a2f      	ldr	r2, [pc, #188]	@ (8002074 <HAL_FDCAN_MspInit+0xe8>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d156      	bne.n	800206a <HAL_FDCAN_MspInit+0xde>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001fbc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fc0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001fc2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001fc6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fc8:	f107 0318 	add.w	r3, r7, #24
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f004 fa67 	bl	80064a0 <HAL_RCCEx_PeriphCLKConfig>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001fd8:	f7ff fe5a 	bl	8001c90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001fdc:	4b26      	ldr	r3, [pc, #152]	@ (8002078 <HAL_FDCAN_MspInit+0xec>)
 8001fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fe0:	4a25      	ldr	r2, [pc, #148]	@ (8002078 <HAL_FDCAN_MspInit+0xec>)
 8001fe2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fe6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fe8:	4b23      	ldr	r3, [pc, #140]	@ (8002078 <HAL_FDCAN_MspInit+0xec>)
 8001fea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ff0:	617b      	str	r3, [r7, #20]
 8001ff2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ff4:	4b20      	ldr	r3, [pc, #128]	@ (8002078 <HAL_FDCAN_MspInit+0xec>)
 8001ff6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ff8:	4a1f      	ldr	r2, [pc, #124]	@ (8002078 <HAL_FDCAN_MspInit+0xec>)
 8001ffa:	f043 0301 	orr.w	r3, r3, #1
 8001ffe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002000:	4b1d      	ldr	r3, [pc, #116]	@ (8002078 <HAL_FDCAN_MspInit+0xec>)
 8002002:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002004:	f003 0301 	and.w	r3, r3, #1
 8002008:	613b      	str	r3, [r7, #16]
 800200a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800200c:	4b1a      	ldr	r3, [pc, #104]	@ (8002078 <HAL_FDCAN_MspInit+0xec>)
 800200e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002010:	4a19      	ldr	r2, [pc, #100]	@ (8002078 <HAL_FDCAN_MspInit+0xec>)
 8002012:	f043 0302 	orr.w	r3, r3, #2
 8002016:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002018:	4b17      	ldr	r3, [pc, #92]	@ (8002078 <HAL_FDCAN_MspInit+0xec>)
 800201a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800201c:	f003 0302 	and.w	r3, r3, #2
 8002020:	60fb      	str	r3, [r7, #12]
 8002022:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002024:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002028:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202a:	2302      	movs	r3, #2
 800202c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202e:	2300      	movs	r3, #0
 8002030:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002032:	2300      	movs	r3, #0
 8002034:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8002036:	2309      	movs	r3, #9
 8002038:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800203a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800203e:	4619      	mov	r1, r3
 8002040:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002044:	f003 f88a 	bl	800515c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002048:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800204c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204e:	2302      	movs	r3, #2
 8002050:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002052:	2300      	movs	r3, #0
 8002054:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002056:	2300      	movs	r3, #0
 8002058:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800205a:	2309      	movs	r3, #9
 800205c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800205e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002062:	4619      	mov	r1, r3
 8002064:	4805      	ldr	r0, [pc, #20]	@ (800207c <HAL_FDCAN_MspInit+0xf0>)
 8002066:	f003 f879 	bl	800515c <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800206a:	bf00      	nop
 800206c:	3770      	adds	r7, #112	@ 0x70
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	40006400 	.word	0x40006400
 8002078:	40021000 	.word	0x40021000
 800207c:	48000400 	.word	0x48000400

08002080 <HAL_OPAMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hopamp: OPAMP handle pointer
  * @retval None
  */
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b08a      	sub	sp, #40	@ 0x28
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002088:	f107 0314 	add.w	r3, r7, #20
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	605a      	str	r2, [r3, #4]
 8002092:	609a      	str	r2, [r3, #8]
 8002094:	60da      	str	r2, [r3, #12]
 8002096:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a2e      	ldr	r2, [pc, #184]	@ (8002158 <HAL_OPAMP_MspInit+0xd8>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d119      	bne.n	80020d6 <HAL_OPAMP_MspInit+0x56>
  {
    /* USER CODE BEGIN OPAMP1_MspInit 0 */

    /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a2:	4b2e      	ldr	r3, [pc, #184]	@ (800215c <HAL_OPAMP_MspInit+0xdc>)
 80020a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020a6:	4a2d      	ldr	r2, [pc, #180]	@ (800215c <HAL_OPAMP_MspInit+0xdc>)
 80020a8:	f043 0301 	orr.w	r3, r3, #1
 80020ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020ae:	4b2b      	ldr	r3, [pc, #172]	@ (800215c <HAL_OPAMP_MspInit+0xdc>)
 80020b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020b2:	f003 0301 	and.w	r3, r3, #1
 80020b6:	613b      	str	r3, [r7, #16]
 80020b8:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA3     ------> OPAMP1_VINM0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 80020ba:	230a      	movs	r3, #10
 80020bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020be:	2303      	movs	r3, #3
 80020c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c2:	2300      	movs	r3, #0
 80020c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c6:	f107 0314 	add.w	r3, r7, #20
 80020ca:	4619      	mov	r1, r3
 80020cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020d0:	f003 f844 	bl	800515c <HAL_GPIO_Init>
    /* USER CODE BEGIN OPAMP3_MspInit 1 */

    /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 80020d4:	e03b      	b.n	800214e <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP2)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a21      	ldr	r2, [pc, #132]	@ (8002160 <HAL_OPAMP_MspInit+0xe0>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d119      	bne.n	8002114 <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e0:	4b1e      	ldr	r3, [pc, #120]	@ (800215c <HAL_OPAMP_MspInit+0xdc>)
 80020e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020e4:	4a1d      	ldr	r2, [pc, #116]	@ (800215c <HAL_OPAMP_MspInit+0xdc>)
 80020e6:	f043 0301 	orr.w	r3, r3, #1
 80020ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020ec:	4b1b      	ldr	r3, [pc, #108]	@ (800215c <HAL_OPAMP_MspInit+0xdc>)
 80020ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020f0:	f003 0301 	and.w	r3, r3, #1
 80020f4:	60fb      	str	r3, [r7, #12]
 80020f6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80020f8:	23a0      	movs	r3, #160	@ 0xa0
 80020fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020fc:	2303      	movs	r3, #3
 80020fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002100:	2300      	movs	r3, #0
 8002102:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002104:	f107 0314 	add.w	r3, r7, #20
 8002108:	4619      	mov	r1, r3
 800210a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800210e:	f003 f825 	bl	800515c <HAL_GPIO_Init>
}
 8002112:	e01c      	b.n	800214e <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP3)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a12      	ldr	r2, [pc, #72]	@ (8002164 <HAL_OPAMP_MspInit+0xe4>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d117      	bne.n	800214e <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800211e:	4b0f      	ldr	r3, [pc, #60]	@ (800215c <HAL_OPAMP_MspInit+0xdc>)
 8002120:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002122:	4a0e      	ldr	r2, [pc, #56]	@ (800215c <HAL_OPAMP_MspInit+0xdc>)
 8002124:	f043 0302 	orr.w	r3, r3, #2
 8002128:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800212a:	4b0c      	ldr	r3, [pc, #48]	@ (800215c <HAL_OPAMP_MspInit+0xdc>)
 800212c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800212e:	f003 0302 	and.w	r3, r3, #2
 8002132:	60bb      	str	r3, [r7, #8]
 8002134:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8002136:	2305      	movs	r3, #5
 8002138:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800213a:	2303      	movs	r3, #3
 800213c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213e:	2300      	movs	r3, #0
 8002140:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002142:	f107 0314 	add.w	r3, r7, #20
 8002146:	4619      	mov	r1, r3
 8002148:	4807      	ldr	r0, [pc, #28]	@ (8002168 <HAL_OPAMP_MspInit+0xe8>)
 800214a:	f003 f807 	bl	800515c <HAL_GPIO_Init>
}
 800214e:	bf00      	nop
 8002150:	3728      	adds	r7, #40	@ 0x28
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	40010300 	.word	0x40010300
 800215c:	40021000 	.word	0x40021000
 8002160:	40010304 	.word	0x40010304
 8002164:	40010308 	.word	0x40010308
 8002168:	48000400 	.word	0x48000400

0800216c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a23      	ldr	r2, [pc, #140]	@ (8002208 <HAL_TIM_Base_MspInit+0x9c>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d114      	bne.n	80021a8 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800217e:	4b23      	ldr	r3, [pc, #140]	@ (800220c <HAL_TIM_Base_MspInit+0xa0>)
 8002180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002182:	4a22      	ldr	r2, [pc, #136]	@ (800220c <HAL_TIM_Base_MspInit+0xa0>)
 8002184:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002188:	6613      	str	r3, [r2, #96]	@ 0x60
 800218a:	4b20      	ldr	r3, [pc, #128]	@ (800220c <HAL_TIM_Base_MspInit+0xa0>)
 800218c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800218e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002192:	617b      	str	r3, [r7, #20]
 8002194:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8002196:	2200      	movs	r2, #0
 8002198:	2100      	movs	r1, #0
 800219a:	2019      	movs	r0, #25
 800219c:	f002 fac7 	bl	800472e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80021a0:	2019      	movs	r0, #25
 80021a2:	f002 fade 	bl	8004762 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM16_MspInit 1 */

    /* USER CODE END TIM16_MspInit 1 */
  }

}
 80021a6:	e02a      	b.n	80021fe <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a18      	ldr	r2, [pc, #96]	@ (8002210 <HAL_TIM_Base_MspInit+0xa4>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d10c      	bne.n	80021cc <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80021b2:	4b16      	ldr	r3, [pc, #88]	@ (800220c <HAL_TIM_Base_MspInit+0xa0>)
 80021b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021b6:	4a15      	ldr	r2, [pc, #84]	@ (800220c <HAL_TIM_Base_MspInit+0xa0>)
 80021b8:	f043 0310 	orr.w	r3, r3, #16
 80021bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80021be:	4b13      	ldr	r3, [pc, #76]	@ (800220c <HAL_TIM_Base_MspInit+0xa0>)
 80021c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021c2:	f003 0310 	and.w	r3, r3, #16
 80021c6:	613b      	str	r3, [r7, #16]
 80021c8:	693b      	ldr	r3, [r7, #16]
}
 80021ca:	e018      	b.n	80021fe <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM16)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a10      	ldr	r2, [pc, #64]	@ (8002214 <HAL_TIM_Base_MspInit+0xa8>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d113      	bne.n	80021fe <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80021d6:	4b0d      	ldr	r3, [pc, #52]	@ (800220c <HAL_TIM_Base_MspInit+0xa0>)
 80021d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021da:	4a0c      	ldr	r2, [pc, #48]	@ (800220c <HAL_TIM_Base_MspInit+0xa0>)
 80021dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80021e2:	4b0a      	ldr	r3, [pc, #40]	@ (800220c <HAL_TIM_Base_MspInit+0xa0>)
 80021e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ea:	60fb      	str	r3, [r7, #12]
 80021ec:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80021ee:	2200      	movs	r2, #0
 80021f0:	2100      	movs	r1, #0
 80021f2:	2019      	movs	r0, #25
 80021f4:	f002 fa9b 	bl	800472e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80021f8:	2019      	movs	r0, #25
 80021fa:	f002 fab2 	bl	8004762 <HAL_NVIC_EnableIRQ>
}
 80021fe:	bf00      	nop
 8002200:	3718      	adds	r7, #24
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	40012c00 	.word	0x40012c00
 800220c:	40021000 	.word	0x40021000
 8002210:	40001000 	.word	0x40001000
 8002214:	40014400 	.word	0x40014400

08002218 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b08a      	sub	sp, #40	@ 0x28
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002220:	f107 0314 	add.w	r3, r7, #20
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	609a      	str	r2, [r3, #8]
 800222c:	60da      	str	r2, [r3, #12]
 800222e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a2f      	ldr	r2, [pc, #188]	@ (80022f4 <HAL_TIM_MspPostInit+0xdc>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d157      	bne.n	80022ea <HAL_TIM_MspPostInit+0xd2>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800223a:	4b2f      	ldr	r3, [pc, #188]	@ (80022f8 <HAL_TIM_MspPostInit+0xe0>)
 800223c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223e:	4a2e      	ldr	r2, [pc, #184]	@ (80022f8 <HAL_TIM_MspPostInit+0xe0>)
 8002240:	f043 0304 	orr.w	r3, r3, #4
 8002244:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002246:	4b2c      	ldr	r3, [pc, #176]	@ (80022f8 <HAL_TIM_MspPostInit+0xe0>)
 8002248:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800224a:	f003 0304 	and.w	r3, r3, #4
 800224e:	613b      	str	r3, [r7, #16]
 8002250:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002252:	4b29      	ldr	r3, [pc, #164]	@ (80022f8 <HAL_TIM_MspPostInit+0xe0>)
 8002254:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002256:	4a28      	ldr	r2, [pc, #160]	@ (80022f8 <HAL_TIM_MspPostInit+0xe0>)
 8002258:	f043 0302 	orr.w	r3, r3, #2
 800225c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800225e:	4b26      	ldr	r3, [pc, #152]	@ (80022f8 <HAL_TIM_MspPostInit+0xe0>)
 8002260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002262:	f003 0302 	and.w	r3, r3, #2
 8002266:	60fb      	str	r3, [r7, #12]
 8002268:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800226a:	4b23      	ldr	r3, [pc, #140]	@ (80022f8 <HAL_TIM_MspPostInit+0xe0>)
 800226c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800226e:	4a22      	ldr	r2, [pc, #136]	@ (80022f8 <HAL_TIM_MspPostInit+0xe0>)
 8002270:	f043 0301 	orr.w	r3, r3, #1
 8002274:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002276:	4b20      	ldr	r3, [pc, #128]	@ (80022f8 <HAL_TIM_MspPostInit+0xe0>)
 8002278:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800227a:	f003 0301 	and.w	r3, r3, #1
 800227e:	60bb      	str	r3, [r7, #8]
 8002280:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002282:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002286:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002288:	2302      	movs	r3, #2
 800228a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228c:	2300      	movs	r3, #0
 800228e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002290:	2300      	movs	r3, #0
 8002292:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8002294:	2304      	movs	r3, #4
 8002296:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002298:	f107 0314 	add.w	r3, r7, #20
 800229c:	4619      	mov	r1, r3
 800229e:	4817      	ldr	r0, [pc, #92]	@ (80022fc <HAL_TIM_MspPostInit+0xe4>)
 80022a0:	f002 ff5c 	bl	800515c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80022a4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80022a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022aa:	2302      	movs	r3, #2
 80022ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ae:	2300      	movs	r3, #0
 80022b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b2:	2300      	movs	r3, #0
 80022b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 80022b6:	2304      	movs	r3, #4
 80022b8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022ba:	f107 0314 	add.w	r3, r7, #20
 80022be:	4619      	mov	r1, r3
 80022c0:	480f      	ldr	r0, [pc, #60]	@ (8002300 <HAL_TIM_MspPostInit+0xe8>)
 80022c2:	f002 ff4b 	bl	800515c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 80022c6:	f44f 53b8 	mov.w	r3, #5888	@ 0x1700
 80022ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022cc:	2302      	movs	r3, #2
 80022ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d0:	2300      	movs	r3, #0
 80022d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d4:	2300      	movs	r3, #0
 80022d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80022d8:	2306      	movs	r3, #6
 80022da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022dc:	f107 0314 	add.w	r3, r7, #20
 80022e0:	4619      	mov	r1, r3
 80022e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022e6:	f002 ff39 	bl	800515c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80022ea:	bf00      	nop
 80022ec:	3728      	adds	r7, #40	@ 0x28
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40012c00 	.word	0x40012c00
 80022f8:	40021000 	.word	0x40021000
 80022fc:	48000800 	.word	0x48000800
 8002300:	48000400 	.word	0x48000400

08002304 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b09a      	sub	sp, #104	@ 0x68
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800230c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]
 8002314:	605a      	str	r2, [r3, #4]
 8002316:	609a      	str	r2, [r3, #8]
 8002318:	60da      	str	r2, [r3, #12]
 800231a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800231c:	f107 0310 	add.w	r3, r7, #16
 8002320:	2244      	movs	r2, #68	@ 0x44
 8002322:	2100      	movs	r1, #0
 8002324:	4618      	mov	r0, r3
 8002326:	f007 fa7a 	bl	800981e <memset>
  if(huart->Instance==USART2)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a4c      	ldr	r2, [pc, #304]	@ (8002460 <HAL_UART_MspInit+0x15c>)
 8002330:	4293      	cmp	r3, r2
 8002332:	f040 8091 	bne.w	8002458 <HAL_UART_MspInit+0x154>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002336:	2302      	movs	r3, #2
 8002338:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800233a:	2300      	movs	r3, #0
 800233c:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800233e:	f107 0310 	add.w	r3, r7, #16
 8002342:	4618      	mov	r0, r3
 8002344:	f004 f8ac 	bl	80064a0 <HAL_RCCEx_PeriphCLKConfig>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800234e:	f7ff fc9f 	bl	8001c90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002352:	4b44      	ldr	r3, [pc, #272]	@ (8002464 <HAL_UART_MspInit+0x160>)
 8002354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002356:	4a43      	ldr	r2, [pc, #268]	@ (8002464 <HAL_UART_MspInit+0x160>)
 8002358:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800235c:	6593      	str	r3, [r2, #88]	@ 0x58
 800235e:	4b41      	ldr	r3, [pc, #260]	@ (8002464 <HAL_UART_MspInit+0x160>)
 8002360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002366:	60fb      	str	r3, [r7, #12]
 8002368:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800236a:	4b3e      	ldr	r3, [pc, #248]	@ (8002464 <HAL_UART_MspInit+0x160>)
 800236c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800236e:	4a3d      	ldr	r2, [pc, #244]	@ (8002464 <HAL_UART_MspInit+0x160>)
 8002370:	f043 0302 	orr.w	r3, r3, #2
 8002374:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002376:	4b3b      	ldr	r3, [pc, #236]	@ (8002464 <HAL_UART_MspInit+0x160>)
 8002378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	60bb      	str	r3, [r7, #8]
 8002380:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8002382:	2318      	movs	r3, #24
 8002384:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002386:	2302      	movs	r3, #2
 8002388:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238a:	2300      	movs	r3, #0
 800238c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800238e:	2300      	movs	r3, #0
 8002390:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002392:	2307      	movs	r3, #7
 8002394:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002396:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800239a:	4619      	mov	r1, r3
 800239c:	4832      	ldr	r0, [pc, #200]	@ (8002468 <HAL_UART_MspInit+0x164>)
 800239e:	f002 fedd 	bl	800515c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel1;
 80023a2:	4b32      	ldr	r3, [pc, #200]	@ (800246c <HAL_UART_MspInit+0x168>)
 80023a4:	4a32      	ldr	r2, [pc, #200]	@ (8002470 <HAL_UART_MspInit+0x16c>)
 80023a6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 80023a8:	4b30      	ldr	r3, [pc, #192]	@ (800246c <HAL_UART_MspInit+0x168>)
 80023aa:	221a      	movs	r2, #26
 80023ac:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80023ae:	4b2f      	ldr	r3, [pc, #188]	@ (800246c <HAL_UART_MspInit+0x168>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80023b4:	4b2d      	ldr	r3, [pc, #180]	@ (800246c <HAL_UART_MspInit+0x168>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80023ba:	4b2c      	ldr	r3, [pc, #176]	@ (800246c <HAL_UART_MspInit+0x168>)
 80023bc:	2280      	movs	r2, #128	@ 0x80
 80023be:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80023c0:	4b2a      	ldr	r3, [pc, #168]	@ (800246c <HAL_UART_MspInit+0x168>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80023c6:	4b29      	ldr	r3, [pc, #164]	@ (800246c <HAL_UART_MspInit+0x168>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80023cc:	4b27      	ldr	r3, [pc, #156]	@ (800246c <HAL_UART_MspInit+0x168>)
 80023ce:	2220      	movs	r2, #32
 80023d0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80023d2:	4b26      	ldr	r3, [pc, #152]	@ (800246c <HAL_UART_MspInit+0x168>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80023d8:	4824      	ldr	r0, [pc, #144]	@ (800246c <HAL_UART_MspInit+0x168>)
 80023da:	f002 f9dd 	bl	8004798 <HAL_DMA_Init>
 80023de:	4603      	mov	r3, r0
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 80023e4:	f7ff fc54 	bl	8001c90 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	4a20      	ldr	r2, [pc, #128]	@ (800246c <HAL_UART_MspInit+0x168>)
 80023ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80023f0:	4a1e      	ldr	r2, [pc, #120]	@ (800246c <HAL_UART_MspInit+0x168>)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 80023f6:	4b1f      	ldr	r3, [pc, #124]	@ (8002474 <HAL_UART_MspInit+0x170>)
 80023f8:	4a1f      	ldr	r2, [pc, #124]	@ (8002478 <HAL_UART_MspInit+0x174>)
 80023fa:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80023fc:	4b1d      	ldr	r3, [pc, #116]	@ (8002474 <HAL_UART_MspInit+0x170>)
 80023fe:	221b      	movs	r2, #27
 8002400:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002402:	4b1c      	ldr	r3, [pc, #112]	@ (8002474 <HAL_UART_MspInit+0x170>)
 8002404:	2210      	movs	r2, #16
 8002406:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002408:	4b1a      	ldr	r3, [pc, #104]	@ (8002474 <HAL_UART_MspInit+0x170>)
 800240a:	2200      	movs	r2, #0
 800240c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800240e:	4b19      	ldr	r3, [pc, #100]	@ (8002474 <HAL_UART_MspInit+0x170>)
 8002410:	2280      	movs	r2, #128	@ 0x80
 8002412:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002414:	4b17      	ldr	r3, [pc, #92]	@ (8002474 <HAL_UART_MspInit+0x170>)
 8002416:	2200      	movs	r2, #0
 8002418:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800241a:	4b16      	ldr	r3, [pc, #88]	@ (8002474 <HAL_UART_MspInit+0x170>)
 800241c:	2200      	movs	r2, #0
 800241e:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002420:	4b14      	ldr	r3, [pc, #80]	@ (8002474 <HAL_UART_MspInit+0x170>)
 8002422:	2200      	movs	r2, #0
 8002424:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002426:	4b13      	ldr	r3, [pc, #76]	@ (8002474 <HAL_UART_MspInit+0x170>)
 8002428:	2200      	movs	r2, #0
 800242a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800242c:	4811      	ldr	r0, [pc, #68]	@ (8002474 <HAL_UART_MspInit+0x170>)
 800242e:	f002 f9b3 	bl	8004798 <HAL_DMA_Init>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <HAL_UART_MspInit+0x138>
    {
      Error_Handler();
 8002438:	f7ff fc2a 	bl	8001c90 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a0d      	ldr	r2, [pc, #52]	@ (8002474 <HAL_UART_MspInit+0x170>)
 8002440:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002442:	4a0c      	ldr	r2, [pc, #48]	@ (8002474 <HAL_UART_MspInit+0x170>)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002448:	2200      	movs	r2, #0
 800244a:	2100      	movs	r1, #0
 800244c:	2026      	movs	r0, #38	@ 0x26
 800244e:	f002 f96e 	bl	800472e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002452:	2026      	movs	r0, #38	@ 0x26
 8002454:	f002 f985 	bl	8004762 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002458:	bf00      	nop
 800245a:	3768      	adds	r7, #104	@ 0x68
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	40004400 	.word	0x40004400
 8002464:	40021000 	.word	0x40021000
 8002468:	48000400 	.word	0x48000400
 800246c:	2000052c 	.word	0x2000052c
 8002470:	40020008 	.word	0x40020008
 8002474:	2000058c 	.word	0x2000058c
 8002478:	4002001c 	.word	0x4002001c

0800247c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002480:	bf00      	nop
 8002482:	e7fd      	b.n	8002480 <NMI_Handler+0x4>

08002484 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002488:	bf00      	nop
 800248a:	e7fd      	b.n	8002488 <HardFault_Handler+0x4>

0800248c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002490:	bf00      	nop
 8002492:	e7fd      	b.n	8002490 <MemManage_Handler+0x4>

08002494 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002498:	bf00      	nop
 800249a:	e7fd      	b.n	8002498 <BusFault_Handler+0x4>

0800249c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024a0:	bf00      	nop
 80024a2:	e7fd      	b.n	80024a0 <UsageFault_Handler+0x4>

080024a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024a8:	bf00      	nop
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr

080024b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024b2:	b480      	push	{r7}
 80024b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024b6:	bf00      	nop
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr

080024c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024c4:	bf00      	nop
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr

080024ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024ce:	b580      	push	{r7, lr}
 80024d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024d2:	f000 f971 	bl	80027b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024d6:	bf00      	nop
 80024d8:	bd80      	pop	{r7, pc}
	...

080024dc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80024e0:	4802      	ldr	r0, [pc, #8]	@ (80024ec <DMA1_Channel1_IRQHandler+0x10>)
 80024e2:	f002 fb3c 	bl	8004b5e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80024e6:	bf00      	nop
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	2000052c 	.word	0x2000052c

080024f0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80024f4:	4802      	ldr	r0, [pc, #8]	@ (8002500 <DMA1_Channel2_IRQHandler+0x10>)
 80024f6:	f002 fb32 	bl	8004b5e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	2000058c 	.word	0x2000058c

08002504 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002508:	4802      	ldr	r0, [pc, #8]	@ (8002514 <DMA1_Channel3_IRQHandler+0x10>)
 800250a:	f002 fb28 	bl	8004b5e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	200001b4 	.word	0x200001b4

08002518 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800251c:	4802      	ldr	r0, [pc, #8]	@ (8002528 <DMA1_Channel4_IRQHandler+0x10>)
 800251e:	f002 fb1e 	bl	8004b5e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002522:	bf00      	nop
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	20000214 	.word	0x20000214

0800252c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002530:	4803      	ldr	r0, [pc, #12]	@ (8002540 <ADC1_2_IRQHandler+0x14>)
 8002532:	f000 fe1f 	bl	8003174 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002536:	4803      	ldr	r0, [pc, #12]	@ (8002544 <ADC1_2_IRQHandler+0x18>)
 8002538:	f000 fe1c 	bl	8003174 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800253c:	bf00      	nop
 800253e:	bd80      	pop	{r7, pc}
 8002540:	200000dc 	.word	0x200000dc
 8002544:	20000148 	.word	0x20000148

08002548 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800254c:	4803      	ldr	r0, [pc, #12]	@ (800255c <TIM1_UP_TIM16_IRQHandler+0x14>)
 800254e:	f004 fbb3 	bl	8006cb8 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8002552:	4803      	ldr	r0, [pc, #12]	@ (8002560 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8002554:	f004 fbb0 	bl	8006cb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002558:	bf00      	nop
 800255a:	bd80      	pop	{r7, pc}
 800255c:	200003b4 	.word	0x200003b4
 8002560:	2000044c 	.word	0x2000044c

08002564 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002568:	4802      	ldr	r0, [pc, #8]	@ (8002574 <USART2_IRQHandler+0x10>)
 800256a:	f005 fe95 	bl	8008298 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800256e:	bf00      	nop
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	20000498 	.word	0x20000498

08002578 <CORDIC_IRQHandler>:

/**
  * @brief This function handles CORDIC interrupt.
  */
void CORDIC_IRQHandler(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CORDIC_IRQn 0 */

  /* USER CODE END CORDIC_IRQn 0 */
  HAL_CORDIC_IRQHandler(&hcordic);
 800257c:	4802      	ldr	r0, [pc, #8]	@ (8002588 <CORDIC_IRQHandler+0x10>)
 800257e:	f001 ff60 	bl	8004442 <HAL_CORDIC_IRQHandler>
  /* USER CODE BEGIN CORDIC_IRQn 1 */

  /* USER CODE END CORDIC_IRQn 1 */
}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	20000274 	.word	0x20000274

0800258c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b086      	sub	sp, #24
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002598:	2300      	movs	r3, #0
 800259a:	617b      	str	r3, [r7, #20]
 800259c:	e00a      	b.n	80025b4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800259e:	f3af 8000 	nop.w
 80025a2:	4601      	mov	r1, r0
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	1c5a      	adds	r2, r3, #1
 80025a8:	60ba      	str	r2, [r7, #8]
 80025aa:	b2ca      	uxtb	r2, r1
 80025ac:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	3301      	adds	r3, #1
 80025b2:	617b      	str	r3, [r7, #20]
 80025b4:	697a      	ldr	r2, [r7, #20]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	dbf0      	blt.n	800259e <_read+0x12>
  }

  return len;
 80025bc:	687b      	ldr	r3, [r7, #4]
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3718      	adds	r7, #24
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}

080025c6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80025c6:	b480      	push	{r7}
 80025c8:	b083      	sub	sp, #12
 80025ca:	af00      	add	r7, sp, #0
 80025cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr

080025de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025de:	b480      	push	{r7}
 80025e0:	b083      	sub	sp, #12
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
 80025e6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025ee:	605a      	str	r2, [r3, #4]
  return 0;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <_isatty>:

int _isatty(int file)
{
 80025fe:	b480      	push	{r7}
 8002600:	b083      	sub	sp, #12
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002606:	2301      	movs	r3, #1
}
 8002608:	4618      	mov	r0, r3
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr

08002614 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002614:	b480      	push	{r7}
 8002616:	b085      	sub	sp, #20
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002620:	2300      	movs	r3, #0
}
 8002622:	4618      	mov	r0, r3
 8002624:	3714      	adds	r7, #20
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
	...

08002630 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b086      	sub	sp, #24
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002638:	4a14      	ldr	r2, [pc, #80]	@ (800268c <_sbrk+0x5c>)
 800263a:	4b15      	ldr	r3, [pc, #84]	@ (8002690 <_sbrk+0x60>)
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002644:	4b13      	ldr	r3, [pc, #76]	@ (8002694 <_sbrk+0x64>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d102      	bne.n	8002652 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800264c:	4b11      	ldr	r3, [pc, #68]	@ (8002694 <_sbrk+0x64>)
 800264e:	4a12      	ldr	r2, [pc, #72]	@ (8002698 <_sbrk+0x68>)
 8002650:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002652:	4b10      	ldr	r3, [pc, #64]	@ (8002694 <_sbrk+0x64>)
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4413      	add	r3, r2
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	429a      	cmp	r2, r3
 800265e:	d207      	bcs.n	8002670 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002660:	f007 f92c 	bl	80098bc <__errno>
 8002664:	4603      	mov	r3, r0
 8002666:	220c      	movs	r2, #12
 8002668:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800266a:	f04f 33ff 	mov.w	r3, #4294967295
 800266e:	e009      	b.n	8002684 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002670:	4b08      	ldr	r3, [pc, #32]	@ (8002694 <_sbrk+0x64>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002676:	4b07      	ldr	r3, [pc, #28]	@ (8002694 <_sbrk+0x64>)
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4413      	add	r3, r2
 800267e:	4a05      	ldr	r2, [pc, #20]	@ (8002694 <_sbrk+0x64>)
 8002680:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002682:	68fb      	ldr	r3, [r7, #12]
}
 8002684:	4618      	mov	r0, r3
 8002686:	3718      	adds	r7, #24
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	20008000 	.word	0x20008000
 8002690:	00000400 	.word	0x00000400
 8002694:	20000694 	.word	0x20000694
 8002698:	200007e8 	.word	0x200007e8

0800269c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80026a0:	4b06      	ldr	r3, [pc, #24]	@ (80026bc <SystemInit+0x20>)
 80026a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026a6:	4a05      	ldr	r2, [pc, #20]	@ (80026bc <SystemInit+0x20>)
 80026a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026b0:	bf00      	nop
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	e000ed00 	.word	0xe000ed00

080026c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80026c0:	480d      	ldr	r0, [pc, #52]	@ (80026f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80026c2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80026c4:	f7ff ffea 	bl	800269c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026c8:	480c      	ldr	r0, [pc, #48]	@ (80026fc <LoopForever+0x6>)
  ldr r1, =_edata
 80026ca:	490d      	ldr	r1, [pc, #52]	@ (8002700 <LoopForever+0xa>)
  ldr r2, =_sidata
 80026cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002704 <LoopForever+0xe>)
  movs r3, #0
 80026ce:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80026d0:	e002      	b.n	80026d8 <LoopCopyDataInit>

080026d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026d6:	3304      	adds	r3, #4

080026d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026dc:	d3f9      	bcc.n	80026d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026de:	4a0a      	ldr	r2, [pc, #40]	@ (8002708 <LoopForever+0x12>)
  ldr r4, =_ebss
 80026e0:	4c0a      	ldr	r4, [pc, #40]	@ (800270c <LoopForever+0x16>)
  movs r3, #0
 80026e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026e4:	e001      	b.n	80026ea <LoopFillZerobss>

080026e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026e8:	3204      	adds	r2, #4

080026ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026ec:	d3fb      	bcc.n	80026e6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80026ee:	f007 f8eb 	bl	80098c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80026f2:	f7fe fd97 	bl	8001224 <main>

080026f6 <LoopForever>:

LoopForever:
    b LoopForever
 80026f6:	e7fe      	b.n	80026f6 <LoopForever>
  ldr   r0, =_estack
 80026f8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80026fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002700:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 8002704:	0800b878 	.word	0x0800b878
  ldr r2, =_sbss
 8002708:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 800270c:	200007e8 	.word	0x200007e8

08002710 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002710:	e7fe      	b.n	8002710 <COMP1_2_3_IRQHandler>

08002712 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	b082      	sub	sp, #8
 8002716:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002718:	2300      	movs	r3, #0
 800271a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800271c:	2003      	movs	r0, #3
 800271e:	f001 fffb 	bl	8004718 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002722:	2000      	movs	r0, #0
 8002724:	f000 f80e 	bl	8002744 <HAL_InitTick>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d002      	beq.n	8002734 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	71fb      	strb	r3, [r7, #7]
 8002732:	e001      	b.n	8002738 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002734:	f7ff fab2 	bl	8001c9c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002738:	79fb      	ldrb	r3, [r7, #7]

}
 800273a:	4618      	mov	r0, r3
 800273c:	3708      	adds	r7, #8
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
	...

08002744 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800274c:	2300      	movs	r3, #0
 800274e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002750:	4b16      	ldr	r3, [pc, #88]	@ (80027ac <HAL_InitTick+0x68>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d022      	beq.n	800279e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002758:	4b15      	ldr	r3, [pc, #84]	@ (80027b0 <HAL_InitTick+0x6c>)
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	4b13      	ldr	r3, [pc, #76]	@ (80027ac <HAL_InitTick+0x68>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002764:	fbb1 f3f3 	udiv	r3, r1, r3
 8002768:	fbb2 f3f3 	udiv	r3, r2, r3
 800276c:	4618      	mov	r0, r3
 800276e:	f002 f806 	bl	800477e <HAL_SYSTICK_Config>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d10f      	bne.n	8002798 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2b0f      	cmp	r3, #15
 800277c:	d809      	bhi.n	8002792 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800277e:	2200      	movs	r2, #0
 8002780:	6879      	ldr	r1, [r7, #4]
 8002782:	f04f 30ff 	mov.w	r0, #4294967295
 8002786:	f001 ffd2 	bl	800472e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800278a:	4a0a      	ldr	r2, [pc, #40]	@ (80027b4 <HAL_InitTick+0x70>)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6013      	str	r3, [r2, #0]
 8002790:	e007      	b.n	80027a2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	73fb      	strb	r3, [r7, #15]
 8002796:	e004      	b.n	80027a2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002798:	2301      	movs	r3, #1
 800279a:	73fb      	strb	r3, [r7, #15]
 800279c:	e001      	b.n	80027a2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	20000060 	.word	0x20000060
 80027b0:	20000058 	.word	0x20000058
 80027b4:	2000005c 	.word	0x2000005c

080027b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027bc:	4b05      	ldr	r3, [pc, #20]	@ (80027d4 <HAL_IncTick+0x1c>)
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	4b05      	ldr	r3, [pc, #20]	@ (80027d8 <HAL_IncTick+0x20>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4413      	add	r3, r2
 80027c6:	4a03      	ldr	r2, [pc, #12]	@ (80027d4 <HAL_IncTick+0x1c>)
 80027c8:	6013      	str	r3, [r2, #0]
}
 80027ca:	bf00      	nop
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr
 80027d4:	20000698 	.word	0x20000698
 80027d8:	20000060 	.word	0x20000060

080027dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  return uwTick;
 80027e0:	4b03      	ldr	r3, [pc, #12]	@ (80027f0 <HAL_GetTick+0x14>)
 80027e2:	681b      	ldr	r3, [r3, #0]
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop
 80027f0:	20000698 	.word	0x20000698

080027f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027fc:	f7ff ffee 	bl	80027dc <HAL_GetTick>
 8002800:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800280c:	d004      	beq.n	8002818 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800280e:	4b09      	ldr	r3, [pc, #36]	@ (8002834 <HAL_Delay+0x40>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68fa      	ldr	r2, [r7, #12]
 8002814:	4413      	add	r3, r2
 8002816:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002818:	bf00      	nop
 800281a:	f7ff ffdf 	bl	80027dc <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	68fa      	ldr	r2, [r7, #12]
 8002826:	429a      	cmp	r2, r3
 8002828:	d8f7      	bhi.n	800281a <HAL_Delay+0x26>
  {
  }
}
 800282a:	bf00      	nop
 800282c:	bf00      	nop
 800282e:	3710      	adds	r7, #16
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	20000060 	.word	0x20000060

08002838 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
 8002840:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	431a      	orrs	r2, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	609a      	str	r2, [r3, #8]
}
 8002852:	bf00      	nop
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr

0800285e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800285e:	b480      	push	{r7}
 8002860:	b083      	sub	sp, #12
 8002862:	af00      	add	r7, sp, #0
 8002864:	6078      	str	r0, [r7, #4]
 8002866:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	431a      	orrs	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	609a      	str	r2, [r3, #8]
}
 8002878:	bf00      	nop
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr

08002884 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	689b      	ldr	r3, [r3, #8]
 8002890:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002894:	4618      	mov	r0, r3
 8002896:	370c      	adds	r7, #12
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b087      	sub	sp, #28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	607a      	str	r2, [r7, #4]
 80028ac:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	3360      	adds	r3, #96	@ 0x60
 80028b2:	461a      	mov	r2, r3
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	4413      	add	r3, r2
 80028ba:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	4b08      	ldr	r3, [pc, #32]	@ (80028e4 <LL_ADC_SetOffset+0x44>)
 80028c2:	4013      	ands	r3, r2
 80028c4:	687a      	ldr	r2, [r7, #4]
 80028c6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80028ca:	683a      	ldr	r2, [r7, #0]
 80028cc:	430a      	orrs	r2, r1
 80028ce:	4313      	orrs	r3, r2
 80028d0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80028d4:	697b      	ldr	r3, [r7, #20]
 80028d6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80028d8:	bf00      	nop
 80028da:	371c      	adds	r7, #28
 80028dc:	46bd      	mov	sp, r7
 80028de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e2:	4770      	bx	lr
 80028e4:	03fff000 	.word	0x03fff000

080028e8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b085      	sub	sp, #20
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	3360      	adds	r3, #96	@ 0x60
 80028f6:	461a      	mov	r2, r3
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	4413      	add	r3, r2
 80028fe:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002908:	4618      	mov	r0, r3
 800290a:	3714      	adds	r7, #20
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002914:	b480      	push	{r7}
 8002916:	b087      	sub	sp, #28
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	3360      	adds	r3, #96	@ 0x60
 8002924:	461a      	mov	r2, r3
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	4413      	add	r3, r2
 800292c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	431a      	orrs	r2, r3
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800293e:	bf00      	nop
 8002940:	371c      	adds	r7, #28
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr

0800294a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800294a:	b480      	push	{r7}
 800294c:	b087      	sub	sp, #28
 800294e:	af00      	add	r7, sp, #0
 8002950:	60f8      	str	r0, [r7, #12]
 8002952:	60b9      	str	r1, [r7, #8]
 8002954:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	3360      	adds	r3, #96	@ 0x60
 800295a:	461a      	mov	r2, r3
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	009b      	lsls	r3, r3, #2
 8002960:	4413      	add	r3, r2
 8002962:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	431a      	orrs	r2, r3
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002974:	bf00      	nop
 8002976:	371c      	adds	r7, #28
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002980:	b480      	push	{r7}
 8002982:	b087      	sub	sp, #28
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	3360      	adds	r3, #96	@ 0x60
 8002990:	461a      	mov	r2, r3
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	4413      	add	r3, r2
 8002998:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	431a      	orrs	r2, r3
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80029aa:	bf00      	nop
 80029ac:	371c      	adds	r7, #28
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr

080029b6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80029b6:	b480      	push	{r7}
 80029b8:	b083      	sub	sp, #12
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
 80029be:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	695b      	ldr	r3, [r3, #20]
 80029c4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	431a      	orrs	r2, r3
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	615a      	str	r2, [r3, #20]
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr

080029dc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d101      	bne.n	80029f4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80029f0:	2301      	movs	r3, #1
 80029f2:	e000      	b.n	80029f6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	370c      	adds	r7, #12
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr

08002a02 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002a02:	b480      	push	{r7}
 8002a04:	b087      	sub	sp, #28
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	60f8      	str	r0, [r7, #12]
 8002a0a:	60b9      	str	r1, [r7, #8]
 8002a0c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	3330      	adds	r3, #48	@ 0x30
 8002a12:	461a      	mov	r2, r3
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	0a1b      	lsrs	r3, r3, #8
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	f003 030c 	and.w	r3, r3, #12
 8002a1e:	4413      	add	r3, r2
 8002a20:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	f003 031f 	and.w	r3, r3, #31
 8002a2c:	211f      	movs	r1, #31
 8002a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a32:	43db      	mvns	r3, r3
 8002a34:	401a      	ands	r2, r3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	0e9b      	lsrs	r3, r3, #26
 8002a3a:	f003 011f 	and.w	r1, r3, #31
 8002a3e:	68bb      	ldr	r3, [r7, #8]
 8002a40:	f003 031f 	and.w	r3, r3, #31
 8002a44:	fa01 f303 	lsl.w	r3, r1, r3
 8002a48:	431a      	orrs	r2, r3
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002a4e:	bf00      	nop
 8002a50:	371c      	adds	r7, #28
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr

08002a5a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	b083      	sub	sp, #12
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a66:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e000      	b.n	8002a74 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002a72:	2300      	movs	r3, #0
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	370c      	adds	r7, #12
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b087      	sub	sp, #28
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	3314      	adds	r3, #20
 8002a90:	461a      	mov	r2, r3
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	0e5b      	lsrs	r3, r3, #25
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	f003 0304 	and.w	r3, r3, #4
 8002a9c:	4413      	add	r3, r2
 8002a9e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	0d1b      	lsrs	r3, r3, #20
 8002aa8:	f003 031f 	and.w	r3, r3, #31
 8002aac:	2107      	movs	r1, #7
 8002aae:	fa01 f303 	lsl.w	r3, r1, r3
 8002ab2:	43db      	mvns	r3, r3
 8002ab4:	401a      	ands	r2, r3
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	0d1b      	lsrs	r3, r3, #20
 8002aba:	f003 031f 	and.w	r3, r3, #31
 8002abe:	6879      	ldr	r1, [r7, #4]
 8002ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ac4:	431a      	orrs	r2, r3
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002aca:	bf00      	nop
 8002acc:	371c      	adds	r7, #28
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
	...

08002ad8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002af0:	43db      	mvns	r3, r3
 8002af2:	401a      	ands	r2, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f003 0318 	and.w	r3, r3, #24
 8002afa:	4908      	ldr	r1, [pc, #32]	@ (8002b1c <LL_ADC_SetChannelSingleDiff+0x44>)
 8002afc:	40d9      	lsrs	r1, r3
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	400b      	ands	r3, r1
 8002b02:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b06:	431a      	orrs	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002b0e:	bf00      	nop
 8002b10:	3714      	adds	r7, #20
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	0007ffff 	.word	0x0007ffff

08002b20 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f003 031f 	and.w	r3, r3, #31
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	370c      	adds	r7, #12
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002b68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	6093      	str	r3, [r2, #8]
}
 8002b70:	bf00      	nop
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002b8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002b90:	d101      	bne.n	8002b96 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002b92:	2301      	movs	r3, #1
 8002b94:	e000      	b.n	8002b98 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002b96:	2300      	movs	r3, #0
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b083      	sub	sp, #12
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002bb4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002bb8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bdc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002be0:	d101      	bne.n	8002be6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002be2:	2301      	movs	r3, #1
 8002be4:	e000      	b.n	8002be8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c04:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c08:	f043 0201 	orr.w	r2, r3, #1
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002c2c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002c30:	f043 0202 	orr.w	r2, r3, #2
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002c38:	bf00      	nop
 8002c3a:	370c      	adds	r7, #12
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c42:	4770      	bx	lr

08002c44 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f003 0301 	and.w	r3, r3, #1
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d101      	bne.n	8002c5c <LL_ADC_IsEnabled+0x18>
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e000      	b.n	8002c5e <LL_ADC_IsEnabled+0x1a>
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	2b02      	cmp	r3, #2
 8002c7c:	d101      	bne.n	8002c82 <LL_ADC_IsDisableOngoing+0x18>
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e000      	b.n	8002c84 <LL_ADC_IsDisableOngoing+0x1a>
 8002c82:	2300      	movs	r3, #0
}
 8002c84:	4618      	mov	r0, r3
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8e:	4770      	bx	lr

08002c90 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ca0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002ca4:	f043 0204 	orr.w	r2, r3, #4
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002cac:	bf00      	nop
 8002cae:	370c      	adds	r7, #12
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	f003 0304 	and.w	r3, r3, #4
 8002cc8:	2b04      	cmp	r3, #4
 8002cca:	d101      	bne.n	8002cd0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e000      	b.n	8002cd2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002cd0:	2300      	movs	r3, #0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	370c      	adds	r7, #12
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr

08002cde <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002cde:	b480      	push	{r7}
 8002ce0:	b083      	sub	sp, #12
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	f003 0308 	and.w	r3, r3, #8
 8002cee:	2b08      	cmp	r3, #8
 8002cf0:	d101      	bne.n	8002cf6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e000      	b.n	8002cf8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002cf6:	2300      	movs	r3, #0
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr

08002d04 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d04:	b590      	push	{r4, r7, lr}
 8002d06:	b089      	sub	sp, #36	@ 0x24
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002d10:	2300      	movs	r3, #0
 8002d12:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e167      	b.n	8002fee <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d109      	bne.n	8002d40 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	f7fe ffd9 	bl	8001ce4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2200      	movs	r2, #0
 8002d36:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7ff ff19 	bl	8002b7c <LL_ADC_IsDeepPowerDownEnabled>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d004      	beq.n	8002d5a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff feff 	bl	8002b58 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7ff ff34 	bl	8002bcc <LL_ADC_IsInternalRegulatorEnabled>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d115      	bne.n	8002d96 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7ff ff18 	bl	8002ba4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d74:	4ba0      	ldr	r3, [pc, #640]	@ (8002ff8 <HAL_ADC_Init+0x2f4>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	099b      	lsrs	r3, r3, #6
 8002d7a:	4aa0      	ldr	r2, [pc, #640]	@ (8002ffc <HAL_ADC_Init+0x2f8>)
 8002d7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d80:	099b      	lsrs	r3, r3, #6
 8002d82:	3301      	adds	r3, #1
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002d88:	e002      	b.n	8002d90 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	3b01      	subs	r3, #1
 8002d8e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d1f9      	bne.n	8002d8a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7ff ff16 	bl	8002bcc <LL_ADC_IsInternalRegulatorEnabled>
 8002da0:	4603      	mov	r3, r0
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d10d      	bne.n	8002dc2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002daa:	f043 0210 	orr.w	r2, r3, #16
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002db6:	f043 0201 	orr.w	r2, r3, #1
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff ff76 	bl	8002cb8 <LL_ADC_REG_IsConversionOngoing>
 8002dcc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd2:	f003 0310 	and.w	r3, r3, #16
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	f040 8100 	bne.w	8002fdc <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	f040 80fc 	bne.w	8002fdc <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002dec:	f043 0202 	orr.w	r2, r3, #2
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f7ff ff23 	bl	8002c44 <LL_ADC_IsEnabled>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d111      	bne.n	8002e28 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e04:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002e08:	f7ff ff1c 	bl	8002c44 <LL_ADC_IsEnabled>
 8002e0c:	4604      	mov	r4, r0
 8002e0e:	487c      	ldr	r0, [pc, #496]	@ (8003000 <HAL_ADC_Init+0x2fc>)
 8002e10:	f7ff ff18 	bl	8002c44 <LL_ADC_IsEnabled>
 8002e14:	4603      	mov	r3, r0
 8002e16:	4323      	orrs	r3, r4
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d105      	bne.n	8002e28 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	4619      	mov	r1, r3
 8002e22:	4878      	ldr	r0, [pc, #480]	@ (8003004 <HAL_ADC_Init+0x300>)
 8002e24:	f7ff fd08 	bl	8002838 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	7f5b      	ldrb	r3, [r3, #29]
 8002e2c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002e32:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002e38:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002e3e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002e46:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d106      	bne.n	8002e64 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	045b      	lsls	r3, r3, #17
 8002e5e:	69ba      	ldr	r2, [r7, #24]
 8002e60:	4313      	orrs	r3, r2
 8002e62:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d009      	beq.n	8002e80 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e70:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e78:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002e7a:	69ba      	ldr	r2, [r7, #24]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	68da      	ldr	r2, [r3, #12]
 8002e86:	4b60      	ldr	r3, [pc, #384]	@ (8003008 <HAL_ADC_Init+0x304>)
 8002e88:	4013      	ands	r3, r2
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	6812      	ldr	r2, [r2, #0]
 8002e8e:	69b9      	ldr	r1, [r7, #24]
 8002e90:	430b      	orrs	r3, r1
 8002e92:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	691b      	ldr	r3, [r3, #16]
 8002e9a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7ff ff15 	bl	8002cde <LL_ADC_INJ_IsConversionOngoing>
 8002eb4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d16d      	bne.n	8002f98 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d16a      	bne.n	8002f98 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002ec6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002ece:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	68db      	ldr	r3, [r3, #12]
 8002eda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002ede:	f023 0302 	bic.w	r3, r3, #2
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	69b9      	ldr	r1, [r7, #24]
 8002ee8:	430b      	orrs	r3, r1
 8002eea:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	691b      	ldr	r3, [r3, #16]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d017      	beq.n	8002f24 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	691a      	ldr	r2, [r3, #16]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002f02:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002f0c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002f10:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	6911      	ldr	r1, [r2, #16]
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	6812      	ldr	r2, [r2, #0]
 8002f1c:	430b      	orrs	r3, r1
 8002f1e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002f22:	e013      	b.n	8002f4c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	691a      	ldr	r2, [r3, #16]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002f32:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	6812      	ldr	r2, [r2, #0]
 8002f40:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002f44:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f48:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d118      	bne.n	8002f88 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	691b      	ldr	r3, [r3, #16]
 8002f5c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002f60:	f023 0304 	bic.w	r3, r3, #4
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002f6c:	4311      	orrs	r1, r2
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002f72:	4311      	orrs	r1, r2
 8002f74:	687a      	ldr	r2, [r7, #4]
 8002f76:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002f78:	430a      	orrs	r2, r1
 8002f7a:	431a      	orrs	r2, r3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f042 0201 	orr.w	r2, r2, #1
 8002f84:	611a      	str	r2, [r3, #16]
 8002f86:	e007      	b.n	8002f98 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	691a      	ldr	r2, [r3, #16]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f022 0201 	bic.w	r2, r2, #1
 8002f96:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	695b      	ldr	r3, [r3, #20]
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d10c      	bne.n	8002fba <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fa6:	f023 010f 	bic.w	r1, r3, #15
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6a1b      	ldr	r3, [r3, #32]
 8002fae:	1e5a      	subs	r2, r3, #1
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	631a      	str	r2, [r3, #48]	@ 0x30
 8002fb8:	e007      	b.n	8002fca <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f022 020f 	bic.w	r2, r2, #15
 8002fc8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fce:	f023 0303 	bic.w	r3, r3, #3
 8002fd2:	f043 0201 	orr.w	r2, r3, #1
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002fda:	e007      	b.n	8002fec <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe0:	f043 0210 	orr.w	r2, r3, #16
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002fec:	7ffb      	ldrb	r3, [r7, #31]
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3724      	adds	r7, #36	@ 0x24
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd90      	pop	{r4, r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	20000058 	.word	0x20000058
 8002ffc:	053e2d63 	.word	0x053e2d63
 8003000:	50000100 	.word	0x50000100
 8003004:	50000300 	.word	0x50000300
 8003008:	fff04007 	.word	0xfff04007

0800300c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b086      	sub	sp, #24
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003018:	4851      	ldr	r0, [pc, #324]	@ (8003160 <HAL_ADC_Start_DMA+0x154>)
 800301a:	f7ff fd81 	bl	8002b20 <LL_ADC_GetMultimode>
 800301e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4618      	mov	r0, r3
 8003026:	f7ff fe47 	bl	8002cb8 <LL_ADC_REG_IsConversionOngoing>
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	f040 808f 	bne.w	8003150 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003038:	2b01      	cmp	r3, #1
 800303a:	d101      	bne.n	8003040 <HAL_ADC_Start_DMA+0x34>
 800303c:	2302      	movs	r3, #2
 800303e:	e08a      	b.n	8003156 <HAL_ADC_Start_DMA+0x14a>
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2201      	movs	r2, #1
 8003044:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d005      	beq.n	800305a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	2b05      	cmp	r3, #5
 8003052:	d002      	beq.n	800305a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	2b09      	cmp	r3, #9
 8003058:	d173      	bne.n	8003142 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f000 feb2 	bl	8003dc4 <ADC_Enable>
 8003060:	4603      	mov	r3, r0
 8003062:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003064:	7dfb      	ldrb	r3, [r7, #23]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d166      	bne.n	8003138 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800306e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003072:	f023 0301 	bic.w	r3, r3, #1
 8003076:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a38      	ldr	r2, [pc, #224]	@ (8003164 <HAL_ADC_Start_DMA+0x158>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d002      	beq.n	800308e <HAL_ADC_Start_DMA+0x82>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	e001      	b.n	8003092 <HAL_ADC_Start_DMA+0x86>
 800308e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003092:	68fa      	ldr	r2, [r7, #12]
 8003094:	6812      	ldr	r2, [r2, #0]
 8003096:	4293      	cmp	r3, r2
 8003098:	d002      	beq.n	80030a0 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d105      	bne.n	80030ac <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d006      	beq.n	80030c6 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030bc:	f023 0206 	bic.w	r2, r3, #6
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	661a      	str	r2, [r3, #96]	@ 0x60
 80030c4:	e002      	b.n	80030cc <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2200      	movs	r2, #0
 80030ca:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d0:	4a25      	ldr	r2, [pc, #148]	@ (8003168 <HAL_ADC_Start_DMA+0x15c>)
 80030d2:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d8:	4a24      	ldr	r2, [pc, #144]	@ (800316c <HAL_ADC_Start_DMA+0x160>)
 80030da:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030e0:	4a23      	ldr	r2, [pc, #140]	@ (8003170 <HAL_ADC_Start_DMA+0x164>)
 80030e2:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	221c      	movs	r2, #28
 80030ea:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	685a      	ldr	r2, [r3, #4]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f042 0210 	orr.w	r2, r2, #16
 8003102:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68da      	ldr	r2, [r3, #12]
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f042 0201 	orr.w	r2, r2, #1
 8003112:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	3340      	adds	r3, #64	@ 0x40
 800311e:	4619      	mov	r1, r3
 8003120:	68ba      	ldr	r2, [r7, #8]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	f001 fbe0 	bl	80048e8 <HAL_DMA_Start_IT>
 8003128:	4603      	mov	r3, r0
 800312a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4618      	mov	r0, r3
 8003132:	f7ff fdad 	bl	8002c90 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003136:	e00d      	b.n	8003154 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2200      	movs	r2, #0
 800313c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8003140:	e008      	b.n	8003154 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2200      	movs	r2, #0
 800314a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800314e:	e001      	b.n	8003154 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003150:	2302      	movs	r3, #2
 8003152:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003154:	7dfb      	ldrb	r3, [r7, #23]
}
 8003156:	4618      	mov	r0, r3
 8003158:	3718      	adds	r7, #24
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	50000300 	.word	0x50000300
 8003164:	50000100 	.word	0x50000100
 8003168:	08003f8f 	.word	0x08003f8f
 800316c:	08004067 	.word	0x08004067
 8003170:	08004083 	.word	0x08004083

08003174 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b08a      	sub	sp, #40	@ 0x28
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800317c:	2300      	movs	r3, #0
 800317e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003190:	4883      	ldr	r0, [pc, #524]	@ (80033a0 <HAL_ADC_IRQHandler+0x22c>)
 8003192:	f7ff fcc5 	bl	8002b20 <LL_ADC_GetMultimode>
 8003196:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d017      	beq.n	80031d2 <HAL_ADC_IRQHandler+0x5e>
 80031a2:	69bb      	ldr	r3, [r7, #24]
 80031a4:	f003 0302 	and.w	r3, r3, #2
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d012      	beq.n	80031d2 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031b0:	f003 0310 	and.w	r3, r3, #16
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d105      	bne.n	80031c4 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031bc:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f001 f853 	bl	8004270 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	2202      	movs	r2, #2
 80031d0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	f003 0304 	and.w	r3, r3, #4
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d004      	beq.n	80031e6 <HAL_ADC_IRQHandler+0x72>
 80031dc:	69bb      	ldr	r3, [r7, #24]
 80031de:	f003 0304 	and.w	r3, r3, #4
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d10a      	bne.n	80031fc <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 8085 	beq.w	80032fc <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	f003 0308 	and.w	r3, r3, #8
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d07f      	beq.n	80032fc <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003200:	f003 0310 	and.w	r3, r3, #16
 8003204:	2b00      	cmp	r3, #0
 8003206:	d105      	bne.n	8003214 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800320c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4618      	mov	r0, r3
 800321a:	f7ff fbdf 	bl	80029dc <LL_ADC_REG_IsTriggerSourceSWStart>
 800321e:	4603      	mov	r3, r0
 8003220:	2b00      	cmp	r3, #0
 8003222:	d064      	beq.n	80032ee <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a5e      	ldr	r2, [pc, #376]	@ (80033a4 <HAL_ADC_IRQHandler+0x230>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d002      	beq.n	8003234 <HAL_ADC_IRQHandler+0xc0>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	e001      	b.n	8003238 <HAL_ADC_IRQHandler+0xc4>
 8003234:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	6812      	ldr	r2, [r2, #0]
 800323c:	4293      	cmp	r3, r2
 800323e:	d008      	beq.n	8003252 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d005      	beq.n	8003252 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	2b05      	cmp	r3, #5
 800324a:	d002      	beq.n	8003252 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	2b09      	cmp	r3, #9
 8003250:	d104      	bne.n	800325c <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	623b      	str	r3, [r7, #32]
 800325a:	e00d      	b.n	8003278 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a50      	ldr	r2, [pc, #320]	@ (80033a4 <HAL_ADC_IRQHandler+0x230>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d002      	beq.n	800326c <HAL_ADC_IRQHandler+0xf8>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	e001      	b.n	8003270 <HAL_ADC_IRQHandler+0xfc>
 800326c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003270:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003272:	693b      	ldr	r3, [r7, #16]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003278:	6a3b      	ldr	r3, [r7, #32]
 800327a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d135      	bne.n	80032ee <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0308 	and.w	r3, r3, #8
 800328c:	2b08      	cmp	r3, #8
 800328e:	d12e      	bne.n	80032ee <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4618      	mov	r0, r3
 8003296:	f7ff fd0f 	bl	8002cb8 <LL_ADC_REG_IsConversionOngoing>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d11a      	bne.n	80032d6 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	685a      	ldr	r2, [r3, #4]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f022 020c 	bic.w	r2, r2, #12
 80032ae:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032c0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d112      	bne.n	80032ee <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032cc:	f043 0201 	orr.w	r2, r3, #1
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80032d4:	e00b      	b.n	80032ee <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032da:	f043 0210 	orr.w	r2, r3, #16
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032e6:	f043 0201 	orr.w	r2, r3, #1
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f7fd ff22 	bl	8001138 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	220c      	movs	r2, #12
 80032fa:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	f003 0320 	and.w	r3, r3, #32
 8003302:	2b00      	cmp	r3, #0
 8003304:	d004      	beq.n	8003310 <HAL_ADC_IRQHandler+0x19c>
 8003306:	69bb      	ldr	r3, [r7, #24]
 8003308:	f003 0320 	and.w	r3, r3, #32
 800330c:	2b00      	cmp	r3, #0
 800330e:	d10b      	bne.n	8003328 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003316:	2b00      	cmp	r3, #0
 8003318:	f000 809e 	beq.w	8003458 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800331c:	69bb      	ldr	r3, [r7, #24]
 800331e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003322:	2b00      	cmp	r3, #0
 8003324:	f000 8098 	beq.w	8003458 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800332c:	f003 0310 	and.w	r3, r3, #16
 8003330:	2b00      	cmp	r3, #0
 8003332:	d105      	bne.n	8003340 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003338:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4618      	mov	r0, r3
 8003346:	f7ff fb88 	bl	8002a5a <LL_ADC_INJ_IsTriggerSourceSWStart>
 800334a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4618      	mov	r0, r3
 8003352:	f7ff fb43 	bl	80029dc <LL_ADC_REG_IsTriggerSourceSWStart>
 8003356:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a11      	ldr	r2, [pc, #68]	@ (80033a4 <HAL_ADC_IRQHandler+0x230>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d002      	beq.n	8003368 <HAL_ADC_IRQHandler+0x1f4>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	e001      	b.n	800336c <HAL_ADC_IRQHandler+0x1f8>
 8003368:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	6812      	ldr	r2, [r2, #0]
 8003370:	4293      	cmp	r3, r2
 8003372:	d008      	beq.n	8003386 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d005      	beq.n	8003386 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	2b06      	cmp	r3, #6
 800337e:	d002      	beq.n	8003386 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	2b07      	cmp	r3, #7
 8003384:	d104      	bne.n	8003390 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	623b      	str	r3, [r7, #32]
 800338e:	e011      	b.n	80033b4 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a03      	ldr	r2, [pc, #12]	@ (80033a4 <HAL_ADC_IRQHandler+0x230>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d006      	beq.n	80033a8 <HAL_ADC_IRQHandler+0x234>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	e005      	b.n	80033ac <HAL_ADC_IRQHandler+0x238>
 80033a0:	50000300 	.word	0x50000300
 80033a4:	50000100 	.word	0x50000100
 80033a8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80033ac:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d047      	beq.n	800344a <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80033ba:	6a3b      	ldr	r3, [r7, #32]
 80033bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d007      	beq.n	80033d4 <HAL_ADC_IRQHandler+0x260>
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d03f      	beq.n	800344a <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80033ca:	6a3b      	ldr	r3, [r7, #32]
 80033cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d13a      	bne.n	800344a <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033de:	2b40      	cmp	r3, #64	@ 0x40
 80033e0:	d133      	bne.n	800344a <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80033e2:	6a3b      	ldr	r3, [r7, #32]
 80033e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d12e      	bne.n	800344a <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7ff fc74 	bl	8002cde <LL_ADC_INJ_IsConversionOngoing>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d11a      	bne.n	8003432 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	685a      	ldr	r2, [r3, #4]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800340a:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003410:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800341c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003420:	2b00      	cmp	r3, #0
 8003422:	d112      	bne.n	800344a <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003428:	f043 0201 	orr.w	r2, r3, #1
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003430:	e00b      	b.n	800344a <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003436:	f043 0210 	orr.w	r2, r3, #16
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003442:	f043 0201 	orr.w	r2, r3, #1
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 fee8 	bl	8004220 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	2260      	movs	r2, #96	@ 0x60
 8003456:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800345e:	2b00      	cmp	r3, #0
 8003460:	d011      	beq.n	8003486 <HAL_ADC_IRQHandler+0x312>
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003468:	2b00      	cmp	r3, #0
 800346a:	d00c      	beq.n	8003486 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003470:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f000 f89f 	bl	80035bc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	2280      	movs	r2, #128	@ 0x80
 8003484:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800348c:	2b00      	cmp	r3, #0
 800348e:	d012      	beq.n	80034b6 <HAL_ADC_IRQHandler+0x342>
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003496:	2b00      	cmp	r3, #0
 8003498:	d00d      	beq.n	80034b6 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800349e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f000 fece 	bl	8004248 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80034b4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d012      	beq.n	80034e6 <HAL_ADC_IRQHandler+0x372>
 80034c0:	69bb      	ldr	r3, [r7, #24]
 80034c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00d      	beq.n	80034e6 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ce:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 fec0 	bl	800425c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034e4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80034e6:	69fb      	ldr	r3, [r7, #28]
 80034e8:	f003 0310 	and.w	r3, r3, #16
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d036      	beq.n	800355e <HAL_ADC_IRQHandler+0x3ea>
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	f003 0310 	and.w	r3, r3, #16
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d031      	beq.n	800355e <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d102      	bne.n	8003508 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8003502:	2301      	movs	r3, #1
 8003504:	627b      	str	r3, [r7, #36]	@ 0x24
 8003506:	e014      	b.n	8003532 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d008      	beq.n	8003520 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800350e:	4825      	ldr	r0, [pc, #148]	@ (80035a4 <HAL_ADC_IRQHandler+0x430>)
 8003510:	f7ff fb14 	bl	8002b3c <LL_ADC_GetMultiDMATransfer>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d00b      	beq.n	8003532 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 800351a:	2301      	movs	r3, #1
 800351c:	627b      	str	r3, [r7, #36]	@ 0x24
 800351e:	e008      	b.n	8003532 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	2b00      	cmp	r3, #0
 800352c:	d001      	beq.n	8003532 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 800352e:	2301      	movs	r3, #1
 8003530:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003534:	2b01      	cmp	r3, #1
 8003536:	d10e      	bne.n	8003556 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800353c:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003548:	f043 0202 	orr.w	r2, r3, #2
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003550:	6878      	ldr	r0, [r7, #4]
 8003552:	f000 f83d 	bl	80035d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2210      	movs	r2, #16
 800355c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003564:	2b00      	cmp	r3, #0
 8003566:	d018      	beq.n	800359a <HAL_ADC_IRQHandler+0x426>
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800356e:	2b00      	cmp	r3, #0
 8003570:	d013      	beq.n	800359a <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003576:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003582:	f043 0208 	orr.w	r2, r3, #8
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003592:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003594:	6878      	ldr	r0, [r7, #4]
 8003596:	f000 fe4d 	bl	8004234 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800359a:	bf00      	nop
 800359c:	3728      	adds	r7, #40	@ 0x28
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	50000300 	.word	0x50000300

080035a8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80035b0:	bf00      	nop
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80035bc:	b480      	push	{r7}
 80035be:	b083      	sub	sp, #12
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80035c4:	bf00      	nop
 80035c6:	370c      	adds	r7, #12
 80035c8:	46bd      	mov	sp, r7
 80035ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ce:	4770      	bx	lr

080035d0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80035d8:	bf00      	nop
 80035da:	370c      	adds	r7, #12
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr

080035e4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b0b6      	sub	sp, #216	@ 0xd8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035ee:	2300      	movs	r3, #0
 80035f0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80035f4:	2300      	movs	r3, #0
 80035f6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d101      	bne.n	8003606 <HAL_ADC_ConfigChannel+0x22>
 8003602:	2302      	movs	r3, #2
 8003604:	e3c8      	b.n	8003d98 <HAL_ADC_ConfigChannel+0x7b4>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4618      	mov	r0, r3
 8003614:	f7ff fb50 	bl	8002cb8 <LL_ADC_REG_IsConversionOngoing>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	f040 83ad 	bne.w	8003d7a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6818      	ldr	r0, [r3, #0]
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	6859      	ldr	r1, [r3, #4]
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	461a      	mov	r2, r3
 800362e:	f7ff f9e8 	bl	8002a02 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4618      	mov	r0, r3
 8003638:	f7ff fb3e 	bl	8002cb8 <LL_ADC_REG_IsConversionOngoing>
 800363c:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4618      	mov	r0, r3
 8003646:	f7ff fb4a 	bl	8002cde <LL_ADC_INJ_IsConversionOngoing>
 800364a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800364e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003652:	2b00      	cmp	r3, #0
 8003654:	f040 81d9 	bne.w	8003a0a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003658:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800365c:	2b00      	cmp	r3, #0
 800365e:	f040 81d4 	bne.w	8003a0a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800366a:	d10f      	bne.n	800368c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6818      	ldr	r0, [r3, #0]
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2200      	movs	r2, #0
 8003676:	4619      	mov	r1, r3
 8003678:	f7ff fa02 	bl	8002a80 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003684:	4618      	mov	r0, r3
 8003686:	f7ff f996 	bl	80029b6 <LL_ADC_SetSamplingTimeCommonConfig>
 800368a:	e00e      	b.n	80036aa <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6818      	ldr	r0, [r3, #0]
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	6819      	ldr	r1, [r3, #0]
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	461a      	mov	r2, r3
 800369a:	f7ff f9f1 	bl	8002a80 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	2100      	movs	r1, #0
 80036a4:	4618      	mov	r0, r3
 80036a6:	f7ff f986 	bl	80029b6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	695a      	ldr	r2, [r3, #20]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	08db      	lsrs	r3, r3, #3
 80036b6:	f003 0303 	and.w	r3, r3, #3
 80036ba:	005b      	lsls	r3, r3, #1
 80036bc:	fa02 f303 	lsl.w	r3, r2, r3
 80036c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	691b      	ldr	r3, [r3, #16]
 80036c8:	2b04      	cmp	r3, #4
 80036ca:	d022      	beq.n	8003712 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6818      	ldr	r0, [r3, #0]
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	6919      	ldr	r1, [r3, #16]
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80036dc:	f7ff f8e0 	bl	80028a0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6818      	ldr	r0, [r3, #0]
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	6919      	ldr	r1, [r3, #16]
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	699b      	ldr	r3, [r3, #24]
 80036ec:	461a      	mov	r2, r3
 80036ee:	f7ff f92c 	bl	800294a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6818      	ldr	r0, [r3, #0]
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d102      	bne.n	8003708 <HAL_ADC_ConfigChannel+0x124>
 8003702:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003706:	e000      	b.n	800370a <HAL_ADC_ConfigChannel+0x126>
 8003708:	2300      	movs	r3, #0
 800370a:	461a      	mov	r2, r3
 800370c:	f7ff f938 	bl	8002980 <LL_ADC_SetOffsetSaturation>
 8003710:	e17b      	b.n	8003a0a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2100      	movs	r1, #0
 8003718:	4618      	mov	r0, r3
 800371a:	f7ff f8e5 	bl	80028e8 <LL_ADC_GetOffsetChannel>
 800371e:	4603      	mov	r3, r0
 8003720:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003724:	2b00      	cmp	r3, #0
 8003726:	d10a      	bne.n	800373e <HAL_ADC_ConfigChannel+0x15a>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2100      	movs	r1, #0
 800372e:	4618      	mov	r0, r3
 8003730:	f7ff f8da 	bl	80028e8 <LL_ADC_GetOffsetChannel>
 8003734:	4603      	mov	r3, r0
 8003736:	0e9b      	lsrs	r3, r3, #26
 8003738:	f003 021f 	and.w	r2, r3, #31
 800373c:	e01e      	b.n	800377c <HAL_ADC_ConfigChannel+0x198>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2100      	movs	r1, #0
 8003744:	4618      	mov	r0, r3
 8003746:	f7ff f8cf 	bl	80028e8 <LL_ADC_GetOffsetChannel>
 800374a:	4603      	mov	r3, r0
 800374c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003750:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003754:	fa93 f3a3 	rbit	r3, r3
 8003758:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800375c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003760:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003764:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003768:	2b00      	cmp	r3, #0
 800376a:	d101      	bne.n	8003770 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 800376c:	2320      	movs	r3, #32
 800376e:	e004      	b.n	800377a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003770:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003774:	fab3 f383 	clz	r3, r3
 8003778:	b2db      	uxtb	r3, r3
 800377a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003784:	2b00      	cmp	r3, #0
 8003786:	d105      	bne.n	8003794 <HAL_ADC_ConfigChannel+0x1b0>
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	0e9b      	lsrs	r3, r3, #26
 800378e:	f003 031f 	and.w	r3, r3, #31
 8003792:	e018      	b.n	80037c6 <HAL_ADC_ConfigChannel+0x1e2>
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800379c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80037a0:	fa93 f3a3 	rbit	r3, r3
 80037a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80037a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80037ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80037b0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d101      	bne.n	80037bc <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80037b8:	2320      	movs	r3, #32
 80037ba:	e004      	b.n	80037c6 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80037bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80037c0:	fab3 f383 	clz	r3, r3
 80037c4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d106      	bne.n	80037d8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2200      	movs	r2, #0
 80037d0:	2100      	movs	r1, #0
 80037d2:	4618      	mov	r0, r3
 80037d4:	f7ff f89e 	bl	8002914 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2101      	movs	r1, #1
 80037de:	4618      	mov	r0, r3
 80037e0:	f7ff f882 	bl	80028e8 <LL_ADC_GetOffsetChannel>
 80037e4:	4603      	mov	r3, r0
 80037e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d10a      	bne.n	8003804 <HAL_ADC_ConfigChannel+0x220>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	2101      	movs	r1, #1
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7ff f877 	bl	80028e8 <LL_ADC_GetOffsetChannel>
 80037fa:	4603      	mov	r3, r0
 80037fc:	0e9b      	lsrs	r3, r3, #26
 80037fe:	f003 021f 	and.w	r2, r3, #31
 8003802:	e01e      	b.n	8003842 <HAL_ADC_ConfigChannel+0x25e>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2101      	movs	r1, #1
 800380a:	4618      	mov	r0, r3
 800380c:	f7ff f86c 	bl	80028e8 <LL_ADC_GetOffsetChannel>
 8003810:	4603      	mov	r3, r0
 8003812:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003816:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800381a:	fa93 f3a3 	rbit	r3, r3
 800381e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003822:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003826:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800382a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8003832:	2320      	movs	r3, #32
 8003834:	e004      	b.n	8003840 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8003836:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800383a:	fab3 f383 	clz	r3, r3
 800383e:	b2db      	uxtb	r3, r3
 8003840:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003842:	683b      	ldr	r3, [r7, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800384a:	2b00      	cmp	r3, #0
 800384c:	d105      	bne.n	800385a <HAL_ADC_ConfigChannel+0x276>
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	0e9b      	lsrs	r3, r3, #26
 8003854:	f003 031f 	and.w	r3, r3, #31
 8003858:	e018      	b.n	800388c <HAL_ADC_ConfigChannel+0x2a8>
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003862:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003866:	fa93 f3a3 	rbit	r3, r3
 800386a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800386e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003872:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003876:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800387a:	2b00      	cmp	r3, #0
 800387c:	d101      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800387e:	2320      	movs	r3, #32
 8003880:	e004      	b.n	800388c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003882:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003886:	fab3 f383 	clz	r3, r3
 800388a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800388c:	429a      	cmp	r2, r3
 800388e:	d106      	bne.n	800389e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2200      	movs	r2, #0
 8003896:	2101      	movs	r1, #1
 8003898:	4618      	mov	r0, r3
 800389a:	f7ff f83b 	bl	8002914 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2102      	movs	r1, #2
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7ff f81f 	bl	80028e8 <LL_ADC_GetOffsetChannel>
 80038aa:	4603      	mov	r3, r0
 80038ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d10a      	bne.n	80038ca <HAL_ADC_ConfigChannel+0x2e6>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2102      	movs	r1, #2
 80038ba:	4618      	mov	r0, r3
 80038bc:	f7ff f814 	bl	80028e8 <LL_ADC_GetOffsetChannel>
 80038c0:	4603      	mov	r3, r0
 80038c2:	0e9b      	lsrs	r3, r3, #26
 80038c4:	f003 021f 	and.w	r2, r3, #31
 80038c8:	e01e      	b.n	8003908 <HAL_ADC_ConfigChannel+0x324>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2102      	movs	r1, #2
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7ff f809 	bl	80028e8 <LL_ADC_GetOffsetChannel>
 80038d6:	4603      	mov	r3, r0
 80038d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80038e0:	fa93 f3a3 	rbit	r3, r3
 80038e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80038e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80038ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80038f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d101      	bne.n	80038fc <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80038f8:	2320      	movs	r3, #32
 80038fa:	e004      	b.n	8003906 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80038fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003900:	fab3 f383 	clz	r3, r3
 8003904:	b2db      	uxtb	r3, r3
 8003906:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003910:	2b00      	cmp	r3, #0
 8003912:	d105      	bne.n	8003920 <HAL_ADC_ConfigChannel+0x33c>
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	0e9b      	lsrs	r3, r3, #26
 800391a:	f003 031f 	and.w	r3, r3, #31
 800391e:	e016      	b.n	800394e <HAL_ADC_ConfigChannel+0x36a>
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003928:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800392c:	fa93 f3a3 	rbit	r3, r3
 8003930:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003932:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003934:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8003938:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800393c:	2b00      	cmp	r3, #0
 800393e:	d101      	bne.n	8003944 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8003940:	2320      	movs	r3, #32
 8003942:	e004      	b.n	800394e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8003944:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003948:	fab3 f383 	clz	r3, r3
 800394c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800394e:	429a      	cmp	r2, r3
 8003950:	d106      	bne.n	8003960 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2200      	movs	r2, #0
 8003958:	2102      	movs	r1, #2
 800395a:	4618      	mov	r0, r3
 800395c:	f7fe ffda 	bl	8002914 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2103      	movs	r1, #3
 8003966:	4618      	mov	r0, r3
 8003968:	f7fe ffbe 	bl	80028e8 <LL_ADC_GetOffsetChannel>
 800396c:	4603      	mov	r3, r0
 800396e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003972:	2b00      	cmp	r3, #0
 8003974:	d10a      	bne.n	800398c <HAL_ADC_ConfigChannel+0x3a8>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2103      	movs	r1, #3
 800397c:	4618      	mov	r0, r3
 800397e:	f7fe ffb3 	bl	80028e8 <LL_ADC_GetOffsetChannel>
 8003982:	4603      	mov	r3, r0
 8003984:	0e9b      	lsrs	r3, r3, #26
 8003986:	f003 021f 	and.w	r2, r3, #31
 800398a:	e017      	b.n	80039bc <HAL_ADC_ConfigChannel+0x3d8>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	2103      	movs	r1, #3
 8003992:	4618      	mov	r0, r3
 8003994:	f7fe ffa8 	bl	80028e8 <LL_ADC_GetOffsetChannel>
 8003998:	4603      	mov	r3, r0
 800399a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800399c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800399e:	fa93 f3a3 	rbit	r3, r3
 80039a2:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80039a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039a6:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80039a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d101      	bne.n	80039b2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80039ae:	2320      	movs	r3, #32
 80039b0:	e003      	b.n	80039ba <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80039b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039b4:	fab3 f383 	clz	r3, r3
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d105      	bne.n	80039d4 <HAL_ADC_ConfigChannel+0x3f0>
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	0e9b      	lsrs	r3, r3, #26
 80039ce:	f003 031f 	and.w	r3, r3, #31
 80039d2:	e011      	b.n	80039f8 <HAL_ADC_ConfigChannel+0x414>
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80039dc:	fa93 f3a3 	rbit	r3, r3
 80039e0:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80039e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80039e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80039e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d101      	bne.n	80039f0 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80039ec:	2320      	movs	r3, #32
 80039ee:	e003      	b.n	80039f8 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80039f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039f2:	fab3 f383 	clz	r3, r3
 80039f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d106      	bne.n	8003a0a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	2200      	movs	r2, #0
 8003a02:	2103      	movs	r1, #3
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7fe ff85 	bl	8002914 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7ff f918 	bl	8002c44 <LL_ADC_IsEnabled>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	f040 8140 	bne.w	8003c9c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6818      	ldr	r0, [r3, #0]
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	6819      	ldr	r1, [r3, #0]
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	461a      	mov	r2, r3
 8003a2a:	f7ff f855 	bl	8002ad8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	4a8f      	ldr	r2, [pc, #572]	@ (8003c70 <HAL_ADC_ConfigChannel+0x68c>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	f040 8131 	bne.w	8003c9c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d10b      	bne.n	8003a62 <HAL_ADC_ConfigChannel+0x47e>
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	0e9b      	lsrs	r3, r3, #26
 8003a50:	3301      	adds	r3, #1
 8003a52:	f003 031f 	and.w	r3, r3, #31
 8003a56:	2b09      	cmp	r3, #9
 8003a58:	bf94      	ite	ls
 8003a5a:	2301      	movls	r3, #1
 8003a5c:	2300      	movhi	r3, #0
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	e019      	b.n	8003a96 <HAL_ADC_ConfigChannel+0x4b2>
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a68:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a6a:	fa93 f3a3 	rbit	r3, r3
 8003a6e:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003a70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a72:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003a74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d101      	bne.n	8003a7e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003a7a:	2320      	movs	r3, #32
 8003a7c:	e003      	b.n	8003a86 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003a7e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a80:	fab3 f383 	clz	r3, r3
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	3301      	adds	r3, #1
 8003a88:	f003 031f 	and.w	r3, r3, #31
 8003a8c:	2b09      	cmp	r3, #9
 8003a8e:	bf94      	ite	ls
 8003a90:	2301      	movls	r3, #1
 8003a92:	2300      	movhi	r3, #0
 8003a94:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d079      	beq.n	8003b8e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d107      	bne.n	8003ab6 <HAL_ADC_ConfigChannel+0x4d2>
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	0e9b      	lsrs	r3, r3, #26
 8003aac:	3301      	adds	r3, #1
 8003aae:	069b      	lsls	r3, r3, #26
 8003ab0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ab4:	e015      	b.n	8003ae2 <HAL_ADC_ConfigChannel+0x4fe>
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003abc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003abe:	fa93 f3a3 	rbit	r3, r3
 8003ac2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003ac4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ac6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003ac8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d101      	bne.n	8003ad2 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003ace:	2320      	movs	r3, #32
 8003ad0:	e003      	b.n	8003ada <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003ad2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ad4:	fab3 f383 	clz	r3, r3
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	3301      	adds	r3, #1
 8003adc:	069b      	lsls	r3, r3, #26
 8003ade:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d109      	bne.n	8003b02 <HAL_ADC_ConfigChannel+0x51e>
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	0e9b      	lsrs	r3, r3, #26
 8003af4:	3301      	adds	r3, #1
 8003af6:	f003 031f 	and.w	r3, r3, #31
 8003afa:	2101      	movs	r1, #1
 8003afc:	fa01 f303 	lsl.w	r3, r1, r3
 8003b00:	e017      	b.n	8003b32 <HAL_ADC_ConfigChannel+0x54e>
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b0a:	fa93 f3a3 	rbit	r3, r3
 8003b0e:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003b10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b12:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003b14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003b1a:	2320      	movs	r3, #32
 8003b1c:	e003      	b.n	8003b26 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003b1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b20:	fab3 f383 	clz	r3, r3
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	3301      	adds	r3, #1
 8003b28:	f003 031f 	and.w	r3, r3, #31
 8003b2c:	2101      	movs	r1, #1
 8003b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b32:	ea42 0103 	orr.w	r1, r2, r3
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d10a      	bne.n	8003b58 <HAL_ADC_ConfigChannel+0x574>
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	0e9b      	lsrs	r3, r3, #26
 8003b48:	3301      	adds	r3, #1
 8003b4a:	f003 021f 	and.w	r2, r3, #31
 8003b4e:	4613      	mov	r3, r2
 8003b50:	005b      	lsls	r3, r3, #1
 8003b52:	4413      	add	r3, r2
 8003b54:	051b      	lsls	r3, r3, #20
 8003b56:	e018      	b.n	8003b8a <HAL_ADC_ConfigChannel+0x5a6>
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b60:	fa93 f3a3 	rbit	r3, r3
 8003b64:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003b66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003b6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d101      	bne.n	8003b74 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003b70:	2320      	movs	r3, #32
 8003b72:	e003      	b.n	8003b7c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003b74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b76:	fab3 f383 	clz	r3, r3
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	f003 021f 	and.w	r2, r3, #31
 8003b82:	4613      	mov	r3, r2
 8003b84:	005b      	lsls	r3, r3, #1
 8003b86:	4413      	add	r3, r2
 8003b88:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b8a:	430b      	orrs	r3, r1
 8003b8c:	e081      	b.n	8003c92 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d107      	bne.n	8003baa <HAL_ADC_ConfigChannel+0x5c6>
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	0e9b      	lsrs	r3, r3, #26
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	069b      	lsls	r3, r3, #26
 8003ba4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ba8:	e015      	b.n	8003bd6 <HAL_ADC_ConfigChannel+0x5f2>
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bb2:	fa93 f3a3 	rbit	r3, r3
 8003bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003bb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bba:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d101      	bne.n	8003bc6 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003bc2:	2320      	movs	r3, #32
 8003bc4:	e003      	b.n	8003bce <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc8:	fab3 f383 	clz	r3, r3
 8003bcc:	b2db      	uxtb	r3, r3
 8003bce:	3301      	adds	r3, #1
 8003bd0:	069b      	lsls	r3, r3, #26
 8003bd2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d109      	bne.n	8003bf6 <HAL_ADC_ConfigChannel+0x612>
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	0e9b      	lsrs	r3, r3, #26
 8003be8:	3301      	adds	r3, #1
 8003bea:	f003 031f 	and.w	r3, r3, #31
 8003bee:	2101      	movs	r1, #1
 8003bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bf4:	e017      	b.n	8003c26 <HAL_ADC_ConfigChannel+0x642>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bfc:	6a3b      	ldr	r3, [r7, #32]
 8003bfe:	fa93 f3a3 	rbit	r3, r3
 8003c02:	61fb      	str	r3, [r7, #28]
  return result;
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d101      	bne.n	8003c12 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003c0e:	2320      	movs	r3, #32
 8003c10:	e003      	b.n	8003c1a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c14:	fab3 f383 	clz	r3, r3
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	f003 031f 	and.w	r3, r3, #31
 8003c20:	2101      	movs	r1, #1
 8003c22:	fa01 f303 	lsl.w	r3, r1, r3
 8003c26:	ea42 0103 	orr.w	r1, r2, r3
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d10d      	bne.n	8003c52 <HAL_ADC_ConfigChannel+0x66e>
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	0e9b      	lsrs	r3, r3, #26
 8003c3c:	3301      	adds	r3, #1
 8003c3e:	f003 021f 	and.w	r2, r3, #31
 8003c42:	4613      	mov	r3, r2
 8003c44:	005b      	lsls	r3, r3, #1
 8003c46:	4413      	add	r3, r2
 8003c48:	3b1e      	subs	r3, #30
 8003c4a:	051b      	lsls	r3, r3, #20
 8003c4c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003c50:	e01e      	b.n	8003c90 <HAL_ADC_ConfigChannel+0x6ac>
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	fa93 f3a3 	rbit	r3, r3
 8003c5e:	613b      	str	r3, [r7, #16]
  return result;
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d104      	bne.n	8003c74 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003c6a:	2320      	movs	r3, #32
 8003c6c:	e006      	b.n	8003c7c <HAL_ADC_ConfigChannel+0x698>
 8003c6e:	bf00      	nop
 8003c70:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003c74:	69bb      	ldr	r3, [r7, #24]
 8003c76:	fab3 f383 	clz	r3, r3
 8003c7a:	b2db      	uxtb	r3, r3
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	f003 021f 	and.w	r2, r3, #31
 8003c82:	4613      	mov	r3, r2
 8003c84:	005b      	lsls	r3, r3, #1
 8003c86:	4413      	add	r3, r2
 8003c88:	3b1e      	subs	r3, #30
 8003c8a:	051b      	lsls	r3, r3, #20
 8003c8c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c90:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003c92:	683a      	ldr	r2, [r7, #0]
 8003c94:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c96:	4619      	mov	r1, r3
 8003c98:	f7fe fef2 	bl	8002a80 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	4b3f      	ldr	r3, [pc, #252]	@ (8003da0 <HAL_ADC_ConfigChannel+0x7bc>)
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d071      	beq.n	8003d8c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ca8:	483e      	ldr	r0, [pc, #248]	@ (8003da4 <HAL_ADC_ConfigChannel+0x7c0>)
 8003caa:	f7fe fdeb 	bl	8002884 <LL_ADC_GetCommonPathInternalCh>
 8003cae:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a3c      	ldr	r2, [pc, #240]	@ (8003da8 <HAL_ADC_ConfigChannel+0x7c4>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d004      	beq.n	8003cc6 <HAL_ADC_ConfigChannel+0x6e2>
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a3a      	ldr	r2, [pc, #232]	@ (8003dac <HAL_ADC_ConfigChannel+0x7c8>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d127      	bne.n	8003d16 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003cc6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d121      	bne.n	8003d16 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003cda:	d157      	bne.n	8003d8c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003cdc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ce0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	482f      	ldr	r0, [pc, #188]	@ (8003da4 <HAL_ADC_ConfigChannel+0x7c0>)
 8003ce8:	f7fe fdb9 	bl	800285e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003cec:	4b30      	ldr	r3, [pc, #192]	@ (8003db0 <HAL_ADC_ConfigChannel+0x7cc>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	099b      	lsrs	r3, r3, #6
 8003cf2:	4a30      	ldr	r2, [pc, #192]	@ (8003db4 <HAL_ADC_ConfigChannel+0x7d0>)
 8003cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf8:	099b      	lsrs	r3, r3, #6
 8003cfa:	1c5a      	adds	r2, r3, #1
 8003cfc:	4613      	mov	r3, r2
 8003cfe:	005b      	lsls	r3, r3, #1
 8003d00:	4413      	add	r3, r2
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003d06:	e002      	b.n	8003d0e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	3b01      	subs	r3, #1
 8003d0c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d1f9      	bne.n	8003d08 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003d14:	e03a      	b.n	8003d8c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a27      	ldr	r2, [pc, #156]	@ (8003db8 <HAL_ADC_ConfigChannel+0x7d4>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d113      	bne.n	8003d48 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003d20:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d10d      	bne.n	8003d48 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a22      	ldr	r2, [pc, #136]	@ (8003dbc <HAL_ADC_ConfigChannel+0x7d8>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d02a      	beq.n	8003d8c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d36:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d3a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d3e:	4619      	mov	r1, r3
 8003d40:	4818      	ldr	r0, [pc, #96]	@ (8003da4 <HAL_ADC_ConfigChannel+0x7c0>)
 8003d42:	f7fe fd8c 	bl	800285e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003d46:	e021      	b.n	8003d8c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a1c      	ldr	r2, [pc, #112]	@ (8003dc0 <HAL_ADC_ConfigChannel+0x7dc>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d11c      	bne.n	8003d8c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003d52:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d116      	bne.n	8003d8c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a16      	ldr	r2, [pc, #88]	@ (8003dbc <HAL_ADC_ConfigChannel+0x7d8>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d011      	beq.n	8003d8c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d68:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d6c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003d70:	4619      	mov	r1, r3
 8003d72:	480c      	ldr	r0, [pc, #48]	@ (8003da4 <HAL_ADC_ConfigChannel+0x7c0>)
 8003d74:	f7fe fd73 	bl	800285e <LL_ADC_SetCommonPathInternalCh>
 8003d78:	e008      	b.n	8003d8c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d7e:	f043 0220 	orr.w	r2, r3, #32
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003d94:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	37d8      	adds	r7, #216	@ 0xd8
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}
 8003da0:	80080000 	.word	0x80080000
 8003da4:	50000300 	.word	0x50000300
 8003da8:	c3210000 	.word	0xc3210000
 8003dac:	90c00010 	.word	0x90c00010
 8003db0:	20000058 	.word	0x20000058
 8003db4:	053e2d63 	.word	0x053e2d63
 8003db8:	c7520000 	.word	0xc7520000
 8003dbc:	50000100 	.word	0x50000100
 8003dc0:	cb840000 	.word	0xcb840000

08003dc4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f7fe ff35 	bl	8002c44 <LL_ADC_IsEnabled>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d169      	bne.n	8003eb4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	689a      	ldr	r2, [r3, #8]
 8003de6:	4b36      	ldr	r3, [pc, #216]	@ (8003ec0 <ADC_Enable+0xfc>)
 8003de8:	4013      	ands	r3, r2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d00d      	beq.n	8003e0a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003df2:	f043 0210 	orr.w	r2, r3, #16
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dfe:	f043 0201 	orr.w	r2, r3, #1
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003e06:	2301      	movs	r3, #1
 8003e08:	e055      	b.n	8003eb6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4618      	mov	r0, r3
 8003e10:	f7fe fef0 	bl	8002bf4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003e14:	482b      	ldr	r0, [pc, #172]	@ (8003ec4 <ADC_Enable+0x100>)
 8003e16:	f7fe fd35 	bl	8002884 <LL_ADC_GetCommonPathInternalCh>
 8003e1a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003e1c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d013      	beq.n	8003e4c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e24:	4b28      	ldr	r3, [pc, #160]	@ (8003ec8 <ADC_Enable+0x104>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	099b      	lsrs	r3, r3, #6
 8003e2a:	4a28      	ldr	r2, [pc, #160]	@ (8003ecc <ADC_Enable+0x108>)
 8003e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003e30:	099b      	lsrs	r3, r3, #6
 8003e32:	1c5a      	adds	r2, r3, #1
 8003e34:	4613      	mov	r3, r2
 8003e36:	005b      	lsls	r3, r3, #1
 8003e38:	4413      	add	r3, r2
 8003e3a:	009b      	lsls	r3, r3, #2
 8003e3c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003e3e:	e002      	b.n	8003e46 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	3b01      	subs	r3, #1
 8003e44:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d1f9      	bne.n	8003e40 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003e4c:	f7fe fcc6 	bl	80027dc <HAL_GetTick>
 8003e50:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e52:	e028      	b.n	8003ea6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f7fe fef3 	bl	8002c44 <LL_ADC_IsEnabled>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d104      	bne.n	8003e6e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7fe fec3 	bl	8002bf4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003e6e:	f7fe fcb5 	bl	80027dc <HAL_GetTick>
 8003e72:	4602      	mov	r2, r0
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	2b02      	cmp	r3, #2
 8003e7a:	d914      	bls.n	8003ea6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0301 	and.w	r3, r3, #1
 8003e86:	2b01      	cmp	r3, #1
 8003e88:	d00d      	beq.n	8003ea6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e8e:	f043 0210 	orr.w	r2, r3, #16
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e9a:	f043 0201 	orr.w	r2, r3, #1
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e007      	b.n	8003eb6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0301 	and.w	r3, r3, #1
 8003eb0:	2b01      	cmp	r3, #1
 8003eb2:	d1cf      	bne.n	8003e54 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003eb4:	2300      	movs	r3, #0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3710      	adds	r7, #16
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
 8003ebe:	bf00      	nop
 8003ec0:	8000003f 	.word	0x8000003f
 8003ec4:	50000300 	.word	0x50000300
 8003ec8:	20000058 	.word	0x20000058
 8003ecc:	053e2d63 	.word	0x053e2d63

08003ed0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4618      	mov	r0, r3
 8003ede:	f7fe fec4 	bl	8002c6a <LL_ADC_IsDisableOngoing>
 8003ee2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f7fe feab 	bl	8002c44 <LL_ADC_IsEnabled>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d047      	beq.n	8003f84 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d144      	bne.n	8003f84 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f003 030d 	and.w	r3, r3, #13
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d10c      	bne.n	8003f22 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f7fe fe85 	bl	8002c1c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2203      	movs	r2, #3
 8003f18:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003f1a:	f7fe fc5f 	bl	80027dc <HAL_GetTick>
 8003f1e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f20:	e029      	b.n	8003f76 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f26:	f043 0210 	orr.w	r2, r3, #16
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f32:	f043 0201 	orr.w	r2, r3, #1
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e023      	b.n	8003f86 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003f3e:	f7fe fc4d 	bl	80027dc <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d914      	bls.n	8003f76 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00d      	beq.n	8003f76 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f5e:	f043 0210 	orr.w	r2, r3, #16
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f6a:	f043 0201 	orr.w	r2, r3, #1
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e007      	b.n	8003f86 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f003 0301 	and.w	r3, r3, #1
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1dc      	bne.n	8003f3e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b084      	sub	sp, #16
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f9a:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fa0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d14b      	bne.n	8004040 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0308 	and.w	r3, r3, #8
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d021      	beq.n	8004006 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f7fe fd08 	bl	80029dc <LL_ADC_REG_IsTriggerSourceSWStart>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d032      	beq.n	8004038 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68db      	ldr	r3, [r3, #12]
 8003fd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d12b      	bne.n	8004038 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fe4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ff0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d11f      	bne.n	8004038 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ffc:	f043 0201 	orr.w	r2, r3, #1
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004004:	e018      	b.n	8004038 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68db      	ldr	r3, [r3, #12]
 800400c:	f003 0302 	and.w	r3, r3, #2
 8004010:	2b00      	cmp	r3, #0
 8004012:	d111      	bne.n	8004038 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004018:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004024:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004028:	2b00      	cmp	r3, #0
 800402a:	d105      	bne.n	8004038 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004030:	f043 0201 	orr.w	r2, r3, #1
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004038:	68f8      	ldr	r0, [r7, #12]
 800403a:	f7fd f87d 	bl	8001138 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800403e:	e00e      	b.n	800405e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004044:	f003 0310 	and.w	r3, r3, #16
 8004048:	2b00      	cmp	r3, #0
 800404a:	d003      	beq.n	8004054 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	f7ff fabf 	bl	80035d0 <HAL_ADC_ErrorCallback>
}
 8004052:	e004      	b.n	800405e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004058:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	4798      	blx	r3
}
 800405e:	bf00      	nop
 8004060:	3710      	adds	r7, #16
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}

08004066 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004066:	b580      	push	{r7, lr}
 8004068:	b084      	sub	sp, #16
 800406a:	af00      	add	r7, sp, #0
 800406c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004072:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004074:	68f8      	ldr	r0, [r7, #12]
 8004076:	f7ff fa97 	bl	80035a8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800407a:	bf00      	nop
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}

08004082 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004082:	b580      	push	{r7, lr}
 8004084:	b084      	sub	sp, #16
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800408e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004094:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040a0:	f043 0204 	orr.w	r2, r3, #4
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f7ff fa91 	bl	80035d0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80040ae:	bf00      	nop
 80040b0:	3710      	adds	r7, #16
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}

080040b6 <LL_ADC_IsEnabled>:
{
 80040b6:	b480      	push	{r7}
 80040b8:	b083      	sub	sp, #12
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f003 0301 	and.w	r3, r3, #1
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d101      	bne.n	80040ce <LL_ADC_IsEnabled+0x18>
 80040ca:	2301      	movs	r3, #1
 80040cc:	e000      	b.n	80040d0 <LL_ADC_IsEnabled+0x1a>
 80040ce:	2300      	movs	r3, #0
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	370c      	adds	r7, #12
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr

080040dc <LL_ADC_StartCalibration>:
{
 80040dc:	b480      	push	{r7}
 80040de:	b083      	sub	sp, #12
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80040ee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80040f2:	683a      	ldr	r2, [r7, #0]
 80040f4:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80040f8:	4313      	orrs	r3, r2
 80040fa:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	609a      	str	r2, [r3, #8]
}
 8004102:	bf00      	nop
 8004104:	370c      	adds	r7, #12
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr

0800410e <LL_ADC_IsCalibrationOnGoing>:
{
 800410e:	b480      	push	{r7}
 8004110:	b083      	sub	sp, #12
 8004112:	af00      	add	r7, sp, #0
 8004114:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800411e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004122:	d101      	bne.n	8004128 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004124:	2301      	movs	r3, #1
 8004126:	e000      	b.n	800412a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	370c      	adds	r7, #12
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr

08004136 <LL_ADC_REG_IsConversionOngoing>:
{
 8004136:	b480      	push	{r7}
 8004138:	b083      	sub	sp, #12
 800413a:	af00      	add	r7, sp, #0
 800413c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	f003 0304 	and.w	r3, r3, #4
 8004146:	2b04      	cmp	r3, #4
 8004148:	d101      	bne.n	800414e <LL_ADC_REG_IsConversionOngoing+0x18>
 800414a:	2301      	movs	r3, #1
 800414c:	e000      	b.n	8004150 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800414e:	2300      	movs	r3, #0
}
 8004150:	4618      	mov	r0, r3
 8004152:	370c      	adds	r7, #12
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004166:	2300      	movs	r3, #0
 8004168:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004170:	2b01      	cmp	r3, #1
 8004172:	d101      	bne.n	8004178 <HAL_ADCEx_Calibration_Start+0x1c>
 8004174:	2302      	movs	r3, #2
 8004176:	e04d      	b.n	8004214 <HAL_ADCEx_Calibration_Start+0xb8>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f7ff fea5 	bl	8003ed0 <ADC_Disable>
 8004186:	4603      	mov	r3, r0
 8004188:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800418a:	7bfb      	ldrb	r3, [r7, #15]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d136      	bne.n	80041fe <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004194:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004198:	f023 0302 	bic.w	r3, r3, #2
 800419c:	f043 0202 	orr.w	r2, r3, #2
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	6839      	ldr	r1, [r7, #0]
 80041aa:	4618      	mov	r0, r3
 80041ac:	f7ff ff96 	bl	80040dc <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80041b0:	e014      	b.n	80041dc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	3301      	adds	r3, #1
 80041b6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	4a18      	ldr	r2, [pc, #96]	@ (800421c <HAL_ADCEx_Calibration_Start+0xc0>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d90d      	bls.n	80041dc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041c4:	f023 0312 	bic.w	r3, r3, #18
 80041c8:	f043 0210 	orr.w	r2, r3, #16
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e01b      	b.n	8004214 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4618      	mov	r0, r3
 80041e2:	f7ff ff94 	bl	800410e <LL_ADC_IsCalibrationOnGoing>
 80041e6:	4603      	mov	r3, r0
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d1e2      	bne.n	80041b2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041f0:	f023 0303 	bic.w	r3, r3, #3
 80041f4:	f043 0201 	orr.w	r2, r3, #1
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80041fc:	e005      	b.n	800420a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004202:	f043 0210 	orr.w	r2, r3, #16
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004212:	7bfb      	ldrb	r3, [r7, #15]
}
 8004214:	4618      	mov	r0, r3
 8004216:	3710      	adds	r7, #16
 8004218:	46bd      	mov	sp, r7
 800421a:	bd80      	pop	{r7, pc}
 800421c:	0004de01 	.word	0x0004de01

08004220 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004220:	b480      	push	{r7}
 8004222:	b083      	sub	sp, #12
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004228:	bf00      	nop
 800422a:	370c      	adds	r7, #12
 800422c:	46bd      	mov	sp, r7
 800422e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004232:	4770      	bx	lr

08004234 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800423c:	bf00      	nop
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004250:	bf00      	nop
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004264:	bf00      	nop
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004278:	bf00      	nop
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr

08004284 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8004284:	b590      	push	{r4, r7, lr}
 8004286:	b0a1      	sub	sp, #132	@ 0x84
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800428e:	2300      	movs	r3, #0
 8004290:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800429a:	2b01      	cmp	r3, #1
 800429c:	d101      	bne.n	80042a2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800429e:	2302      	movs	r3, #2
 80042a0:	e08b      	b.n	80043ba <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2201      	movs	r2, #1
 80042a6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80042aa:	2300      	movs	r3, #0
 80042ac:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80042ae:	2300      	movs	r3, #0
 80042b0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042ba:	d102      	bne.n	80042c2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80042bc:	4b41      	ldr	r3, [pc, #260]	@ (80043c4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80042be:	60bb      	str	r3, [r7, #8]
 80042c0:	e001      	b.n	80042c6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80042c2:	2300      	movs	r3, #0
 80042c4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d10b      	bne.n	80042e4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042d0:	f043 0220 	orr.w	r2, r3, #32
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2200      	movs	r2, #0
 80042dc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e06a      	b.n	80043ba <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	4618      	mov	r0, r3
 80042e8:	f7ff ff25 	bl	8004136 <LL_ADC_REG_IsConversionOngoing>
 80042ec:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f7ff ff1f 	bl	8004136 <LL_ADC_REG_IsConversionOngoing>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d14c      	bne.n	8004398 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80042fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004300:	2b00      	cmp	r3, #0
 8004302:	d149      	bne.n	8004398 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004304:	4b30      	ldr	r3, [pc, #192]	@ (80043c8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8004306:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d028      	beq.n	8004362 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004310:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	6859      	ldr	r1, [r3, #4]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004322:	035b      	lsls	r3, r3, #13
 8004324:	430b      	orrs	r3, r1
 8004326:	431a      	orrs	r2, r3
 8004328:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800432a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800432c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004330:	f7ff fec1 	bl	80040b6 <LL_ADC_IsEnabled>
 8004334:	4604      	mov	r4, r0
 8004336:	4823      	ldr	r0, [pc, #140]	@ (80043c4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004338:	f7ff febd 	bl	80040b6 <LL_ADC_IsEnabled>
 800433c:	4603      	mov	r3, r0
 800433e:	4323      	orrs	r3, r4
 8004340:	2b00      	cmp	r3, #0
 8004342:	d133      	bne.n	80043ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004344:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800434c:	f023 030f 	bic.w	r3, r3, #15
 8004350:	683a      	ldr	r2, [r7, #0]
 8004352:	6811      	ldr	r1, [r2, #0]
 8004354:	683a      	ldr	r2, [r7, #0]
 8004356:	6892      	ldr	r2, [r2, #8]
 8004358:	430a      	orrs	r2, r1
 800435a:	431a      	orrs	r2, r3
 800435c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800435e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004360:	e024      	b.n	80043ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004362:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800436a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800436c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800436e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004372:	f7ff fea0 	bl	80040b6 <LL_ADC_IsEnabled>
 8004376:	4604      	mov	r4, r0
 8004378:	4812      	ldr	r0, [pc, #72]	@ (80043c4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800437a:	f7ff fe9c 	bl	80040b6 <LL_ADC_IsEnabled>
 800437e:	4603      	mov	r3, r0
 8004380:	4323      	orrs	r3, r4
 8004382:	2b00      	cmp	r3, #0
 8004384:	d112      	bne.n	80043ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004386:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800438e:	f023 030f 	bic.w	r3, r3, #15
 8004392:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004394:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004396:	e009      	b.n	80043ac <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800439c:	f043 0220 	orr.w	r2, r3, #32
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80043aa:	e000      	b.n	80043ae <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80043ac:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80043b6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3784      	adds	r7, #132	@ 0x84
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd90      	pop	{r4, r7, pc}
 80043c2:	bf00      	nop
 80043c4:	50000100 	.word	0x50000100
 80043c8:	50000300 	.word	0x50000300

080043cc <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b082      	sub	sp, #8
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d101      	bne.n	80043de <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e023      	b.n	8004426 <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d106      	bne.n	80043f8 <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f7fd fda4 	bl	8001f40 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2200      	movs	r2, #0
 800440e:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2200      	movs	r2, #0
 8004414:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2200      	movs	r2, #0
 800441a:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 8004424:	2300      	movs	r3, #0
}
 8004426:	4618      	mov	r0, r3
 8004428:	3708      	adds	r7, #8
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}

0800442e <HAL_CORDIC_CalculateCpltCallback>:
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure that contains
  *         the configuration information for CORDIC module
  * @retval None
  */
__weak void HAL_CORDIC_CalculateCpltCallback(CORDIC_HandleTypeDef *hcordic)
{
 800442e:	b480      	push	{r7}
 8004430:	b083      	sub	sp, #12
 8004432:	af00      	add	r7, sp, #0
 8004434:	6078      	str	r0, [r7, #4]
  UNUSED(hcordic);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_CORDIC_CalculateCpltCallback can be implemented in the user file
   */
}
 8004436:	bf00      	nop
 8004438:	370c      	adds	r7, #12
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr

08004442 <HAL_CORDIC_IRQHandler>:
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure that contains
  *         the configuration information for CORDIC module
  * @retval None
  */
void HAL_CORDIC_IRQHandler(CORDIC_HandleTypeDef *hcordic)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	b082      	sub	sp, #8
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
  /* Check if calculation complete interrupt is enabled and if result ready
     flag is raised */
  if (__HAL_CORDIC_GET_IT_SOURCE(hcordic, CORDIC_IT_IEN) != 0U)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d039      	beq.n	80044cc <HAL_CORDIC_IRQHandler+0x8a>
  {
    if (__HAL_CORDIC_GET_FLAG(hcordic, CORDIC_FLAG_RRDY) != 0U)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004462:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004466:	d101      	bne.n	800446c <HAL_CORDIC_IRQHandler+0x2a>
 8004468:	2301      	movs	r3, #1
 800446a:	e000      	b.n	800446e <HAL_CORDIC_IRQHandler+0x2c>
 800446c:	2300      	movs	r3, #0
 800446e:	2b00      	cmp	r3, #0
 8004470:	d02c      	beq.n	80044cc <HAL_CORDIC_IRQHandler+0x8a>
    {
      /* Decrement number of calculations to get */
      hcordic->NbCalcToGet--;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	691b      	ldr	r3, [r3, #16]
 8004476:	1e5a      	subs	r2, r3, #1
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	611a      	str	r2, [r3, #16]

      /* Read output data from Read Data register, and increment output buffer pointer */
      CORDIC_ReadOutDataIncrementPtr(hcordic, &(hcordic->pOutBuff));
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	3308      	adds	r3, #8
 8004480:	4619      	mov	r1, r3
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 f84f 	bl	8004526 <CORDIC_ReadOutDataIncrementPtr>

      /* Check if calculations are still to be ordered */
      if (hcordic->NbCalcToOrder > 0U)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d00a      	beq.n	80044a6 <HAL_CORDIC_IRQHandler+0x64>
      {
        /* Decrement number of calculations to order */
        hcordic->NbCalcToOrder--;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	1e5a      	subs	r2, r3, #1
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	60da      	str	r2, [r3, #12]

        /* Continue the processing by providing another write of input data
           in the Write Data register, and increment input buffer pointer */
        CORDIC_WriteInDataIncrementPtr(hcordic, &(hcordic->pInBuff));
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	3304      	adds	r3, #4
 800449e:	4619      	mov	r1, r3
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	f000 f817 	bl	80044d4 <CORDIC_WriteInDataIncrementPtr>
      }

      /* Check if all calculations results are got */
      if (hcordic->NbCalcToGet == 0U)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	691b      	ldr	r3, [r3, #16]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d10e      	bne.n	80044cc <HAL_CORDIC_IRQHandler+0x8a>
      {
        /* Disable Result Ready Interrupt */
        __HAL_CORDIC_DISABLE_IT(hcordic, CORDIC_IT_IEN);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80044bc:	601a      	str	r2, [r3, #0]

        /* Change the CORDIC state */
        hcordic->State = HAL_CORDIC_STATE_READY;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2201      	movs	r2, #1
 80044c2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
#if USE_HAL_CORDIC_REGISTER_CALLBACKS == 1
        /*Call registered callback*/
        hcordic->CalculateCpltCallback(hcordic);
#else
        /*Call legacy weak callback*/
        HAL_CORDIC_CalculateCpltCallback(hcordic);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f7ff ffb1 	bl	800442e <HAL_CORDIC_CalculateCpltCallback>
#endif /* USE_HAL_CORDIC_REGISTER_CALLBACKS */
      }
    }
  }
}
 80044cc:	bf00      	nop
 80044ce:	3708      	adds	r7, #8
 80044d0:	46bd      	mov	sp, r7
 80044d2:	bd80      	pop	{r7, pc}

080044d4 <CORDIC_WriteInDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppInBuff Pointer to pointer to input buffer.
  * @retval none
  */
static void CORDIC_WriteInDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, const int32_t **ppInBuff)
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  /* First write of input data in the Write Data register */
  WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	605a      	str	r2, [r3, #4]

  /* Increment input data pointer */
  (*ppInBuff)++;
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	1d1a      	adds	r2, r3, #4
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	601a      	str	r2, [r3, #0]

  /* Check if second write of input data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NARGS))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004502:	d10a      	bne.n	800451a <CORDIC_WriteInDataIncrementPtr+0x46>
  {
    /* Second write of input data in the Write Data register */
    WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	605a      	str	r2, [r3, #4]

    /* Increment input data pointer */
    (*ppInBuff)++;
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	1d1a      	adds	r2, r3, #4
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	601a      	str	r2, [r3, #0]
  }
}
 800451a:	bf00      	nop
 800451c:	370c      	adds	r7, #12
 800451e:	46bd      	mov	sp, r7
 8004520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004524:	4770      	bx	lr

08004526 <CORDIC_ReadOutDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppOutBuff Pointer to pointer to output buffer.
  * @retval none
  */
static void CORDIC_ReadOutDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, int32_t **ppOutBuff)
{
 8004526:	b480      	push	{r7}
 8004528:	b083      	sub	sp, #12
 800452a:	af00      	add	r7, sp, #0
 800452c:	6078      	str	r0, [r7, #4]
 800452e:	6039      	str	r1, [r7, #0]
  /* First read of output data from the Read Data register */
  **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	689a      	ldr	r2, [r3, #8]
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	601a      	str	r2, [r3, #0]

  /* Increment output data pointer */
  (*ppOutBuff)++;
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	1d1a      	adds	r2, r3, #4
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	601a      	str	r2, [r3, #0]

  /* Check if second read of output data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NRES))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004550:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004554:	d10a      	bne.n	800456c <CORDIC_ReadOutDataIncrementPtr+0x46>
  {
    /* Second read of output data from the Read Data register */
    **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	689a      	ldr	r2, [r3, #8]
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	601a      	str	r2, [r3, #0]

    /* Increment output data pointer */
    (*ppOutBuff)++;
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	1d1a      	adds	r2, r3, #4
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	601a      	str	r2, [r3, #0]
  }
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr

08004578 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004578:	b480      	push	{r7}
 800457a:	b085      	sub	sp, #20
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f003 0307 	and.w	r3, r3, #7
 8004586:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004588:	4b0c      	ldr	r3, [pc, #48]	@ (80045bc <__NVIC_SetPriorityGrouping+0x44>)
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800458e:	68ba      	ldr	r2, [r7, #8]
 8004590:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004594:	4013      	ands	r3, r2
 8004596:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80045a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80045a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80045aa:	4a04      	ldr	r2, [pc, #16]	@ (80045bc <__NVIC_SetPriorityGrouping+0x44>)
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	60d3      	str	r3, [r2, #12]
}
 80045b0:	bf00      	nop
 80045b2:	3714      	adds	r7, #20
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr
 80045bc:	e000ed00 	.word	0xe000ed00

080045c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80045c0:	b480      	push	{r7}
 80045c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80045c4:	4b04      	ldr	r3, [pc, #16]	@ (80045d8 <__NVIC_GetPriorityGrouping+0x18>)
 80045c6:	68db      	ldr	r3, [r3, #12]
 80045c8:	0a1b      	lsrs	r3, r3, #8
 80045ca:	f003 0307 	and.w	r3, r3, #7
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr
 80045d8:	e000ed00 	.word	0xe000ed00

080045dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	4603      	mov	r3, r0
 80045e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	db0b      	blt.n	8004606 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045ee:	79fb      	ldrb	r3, [r7, #7]
 80045f0:	f003 021f 	and.w	r2, r3, #31
 80045f4:	4907      	ldr	r1, [pc, #28]	@ (8004614 <__NVIC_EnableIRQ+0x38>)
 80045f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045fa:	095b      	lsrs	r3, r3, #5
 80045fc:	2001      	movs	r0, #1
 80045fe:	fa00 f202 	lsl.w	r2, r0, r2
 8004602:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004606:	bf00      	nop
 8004608:	370c      	adds	r7, #12
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr
 8004612:	bf00      	nop
 8004614:	e000e100 	.word	0xe000e100

08004618 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	4603      	mov	r3, r0
 8004620:	6039      	str	r1, [r7, #0]
 8004622:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004628:	2b00      	cmp	r3, #0
 800462a:	db0a      	blt.n	8004642 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	b2da      	uxtb	r2, r3
 8004630:	490c      	ldr	r1, [pc, #48]	@ (8004664 <__NVIC_SetPriority+0x4c>)
 8004632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004636:	0112      	lsls	r2, r2, #4
 8004638:	b2d2      	uxtb	r2, r2
 800463a:	440b      	add	r3, r1
 800463c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004640:	e00a      	b.n	8004658 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	b2da      	uxtb	r2, r3
 8004646:	4908      	ldr	r1, [pc, #32]	@ (8004668 <__NVIC_SetPriority+0x50>)
 8004648:	79fb      	ldrb	r3, [r7, #7]
 800464a:	f003 030f 	and.w	r3, r3, #15
 800464e:	3b04      	subs	r3, #4
 8004650:	0112      	lsls	r2, r2, #4
 8004652:	b2d2      	uxtb	r2, r2
 8004654:	440b      	add	r3, r1
 8004656:	761a      	strb	r2, [r3, #24]
}
 8004658:	bf00      	nop
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr
 8004664:	e000e100 	.word	0xe000e100
 8004668:	e000ed00 	.word	0xe000ed00

0800466c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800466c:	b480      	push	{r7}
 800466e:	b089      	sub	sp, #36	@ 0x24
 8004670:	af00      	add	r7, sp, #0
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f003 0307 	and.w	r3, r3, #7
 800467e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	f1c3 0307 	rsb	r3, r3, #7
 8004686:	2b04      	cmp	r3, #4
 8004688:	bf28      	it	cs
 800468a:	2304      	movcs	r3, #4
 800468c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800468e:	69fb      	ldr	r3, [r7, #28]
 8004690:	3304      	adds	r3, #4
 8004692:	2b06      	cmp	r3, #6
 8004694:	d902      	bls.n	800469c <NVIC_EncodePriority+0x30>
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	3b03      	subs	r3, #3
 800469a:	e000      	b.n	800469e <NVIC_EncodePriority+0x32>
 800469c:	2300      	movs	r3, #0
 800469e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046a0:	f04f 32ff 	mov.w	r2, #4294967295
 80046a4:	69bb      	ldr	r3, [r7, #24]
 80046a6:	fa02 f303 	lsl.w	r3, r2, r3
 80046aa:	43da      	mvns	r2, r3
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	401a      	ands	r2, r3
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80046b4:	f04f 31ff 	mov.w	r1, #4294967295
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	fa01 f303 	lsl.w	r3, r1, r3
 80046be:	43d9      	mvns	r1, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046c4:	4313      	orrs	r3, r2
         );
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3724      	adds	r7, #36	@ 0x24
 80046ca:	46bd      	mov	sp, r7
 80046cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d0:	4770      	bx	lr
	...

080046d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	3b01      	subs	r3, #1
 80046e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80046e4:	d301      	bcc.n	80046ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80046e6:	2301      	movs	r3, #1
 80046e8:	e00f      	b.n	800470a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046ea:	4a0a      	ldr	r2, [pc, #40]	@ (8004714 <SysTick_Config+0x40>)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	3b01      	subs	r3, #1
 80046f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046f2:	210f      	movs	r1, #15
 80046f4:	f04f 30ff 	mov.w	r0, #4294967295
 80046f8:	f7ff ff8e 	bl	8004618 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046fc:	4b05      	ldr	r3, [pc, #20]	@ (8004714 <SysTick_Config+0x40>)
 80046fe:	2200      	movs	r2, #0
 8004700:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004702:	4b04      	ldr	r3, [pc, #16]	@ (8004714 <SysTick_Config+0x40>)
 8004704:	2207      	movs	r2, #7
 8004706:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004708:	2300      	movs	r3, #0
}
 800470a:	4618      	mov	r0, r3
 800470c:	3708      	adds	r7, #8
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop
 8004714:	e000e010 	.word	0xe000e010

08004718 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b082      	sub	sp, #8
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f7ff ff29 	bl	8004578 <__NVIC_SetPriorityGrouping>
}
 8004726:	bf00      	nop
 8004728:	3708      	adds	r7, #8
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}

0800472e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800472e:	b580      	push	{r7, lr}
 8004730:	b086      	sub	sp, #24
 8004732:	af00      	add	r7, sp, #0
 8004734:	4603      	mov	r3, r0
 8004736:	60b9      	str	r1, [r7, #8]
 8004738:	607a      	str	r2, [r7, #4]
 800473a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800473c:	f7ff ff40 	bl	80045c0 <__NVIC_GetPriorityGrouping>
 8004740:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004742:	687a      	ldr	r2, [r7, #4]
 8004744:	68b9      	ldr	r1, [r7, #8]
 8004746:	6978      	ldr	r0, [r7, #20]
 8004748:	f7ff ff90 	bl	800466c <NVIC_EncodePriority>
 800474c:	4602      	mov	r2, r0
 800474e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004752:	4611      	mov	r1, r2
 8004754:	4618      	mov	r0, r3
 8004756:	f7ff ff5f 	bl	8004618 <__NVIC_SetPriority>
}
 800475a:	bf00      	nop
 800475c:	3718      	adds	r7, #24
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}

08004762 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004762:	b580      	push	{r7, lr}
 8004764:	b082      	sub	sp, #8
 8004766:	af00      	add	r7, sp, #0
 8004768:	4603      	mov	r3, r0
 800476a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800476c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004770:	4618      	mov	r0, r3
 8004772:	f7ff ff33 	bl	80045dc <__NVIC_EnableIRQ>
}
 8004776:	bf00      	nop
 8004778:	3708      	adds	r7, #8
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800477e:	b580      	push	{r7, lr}
 8004780:	b082      	sub	sp, #8
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004786:	6878      	ldr	r0, [r7, #4]
 8004788:	f7ff ffa4 	bl	80046d4 <SysTick_Config>
 800478c:	4603      	mov	r3, r0
}
 800478e:	4618      	mov	r0, r3
 8004790:	3708      	adds	r7, #8
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
	...

08004798 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b084      	sub	sp, #16
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d101      	bne.n	80047aa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80047a6:	2301      	movs	r3, #1
 80047a8:	e08d      	b.n	80048c6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	461a      	mov	r2, r3
 80047b0:	4b47      	ldr	r3, [pc, #284]	@ (80048d0 <HAL_DMA_Init+0x138>)
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d80f      	bhi.n	80047d6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	461a      	mov	r2, r3
 80047bc:	4b45      	ldr	r3, [pc, #276]	@ (80048d4 <HAL_DMA_Init+0x13c>)
 80047be:	4413      	add	r3, r2
 80047c0:	4a45      	ldr	r2, [pc, #276]	@ (80048d8 <HAL_DMA_Init+0x140>)
 80047c2:	fba2 2303 	umull	r2, r3, r2, r3
 80047c6:	091b      	lsrs	r3, r3, #4
 80047c8:	009a      	lsls	r2, r3, #2
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a42      	ldr	r2, [pc, #264]	@ (80048dc <HAL_DMA_Init+0x144>)
 80047d2:	641a      	str	r2, [r3, #64]	@ 0x40
 80047d4:	e00e      	b.n	80047f4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	461a      	mov	r2, r3
 80047dc:	4b40      	ldr	r3, [pc, #256]	@ (80048e0 <HAL_DMA_Init+0x148>)
 80047de:	4413      	add	r3, r2
 80047e0:	4a3d      	ldr	r2, [pc, #244]	@ (80048d8 <HAL_DMA_Init+0x140>)
 80047e2:	fba2 2303 	umull	r2, r3, r2, r3
 80047e6:	091b      	lsrs	r3, r3, #4
 80047e8:	009a      	lsls	r2, r3, #2
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a3c      	ldr	r2, [pc, #240]	@ (80048e4 <HAL_DMA_Init+0x14c>)
 80047f2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2202      	movs	r2, #2
 80047f8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800480a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800480e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004818:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004824:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004830:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6a1b      	ldr	r3, [r3, #32]
 8004836:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004838:	68fa      	ldr	r2, [r7, #12]
 800483a:	4313      	orrs	r3, r2
 800483c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	68fa      	ldr	r2, [r7, #12]
 8004844:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 fa76 	bl	8004d38 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004854:	d102      	bne.n	800485c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	685a      	ldr	r2, [r3, #4]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004864:	b2d2      	uxtb	r2, r2
 8004866:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004870:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d010      	beq.n	800489c <HAL_DMA_Init+0x104>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	2b04      	cmp	r3, #4
 8004880:	d80c      	bhi.n	800489c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f000 fa96 	bl	8004db4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800488c:	2200      	movs	r2, #0
 800488e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004894:	687a      	ldr	r2, [r7, #4]
 8004896:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004898:	605a      	str	r2, [r3, #4]
 800489a:	e008      	b.n	80048ae <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2200      	movs	r2, #0
 80048a0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2200      	movs	r2, #0
 80048ac:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2200      	movs	r2, #0
 80048b2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3710      	adds	r7, #16
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	40020407 	.word	0x40020407
 80048d4:	bffdfff8 	.word	0xbffdfff8
 80048d8:	cccccccd 	.word	0xcccccccd
 80048dc:	40020000 	.word	0x40020000
 80048e0:	bffdfbf8 	.word	0xbffdfbf8
 80048e4:	40020400 	.word	0x40020400

080048e8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b086      	sub	sp, #24
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	607a      	str	r2, [r7, #4]
 80048f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048f6:	2300      	movs	r3, #0
 80048f8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004900:	2b01      	cmp	r3, #1
 8004902:	d101      	bne.n	8004908 <HAL_DMA_Start_IT+0x20>
 8004904:	2302      	movs	r3, #2
 8004906:	e066      	b.n	80049d6 <HAL_DMA_Start_IT+0xee>
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b01      	cmp	r3, #1
 800491a:	d155      	bne.n	80049c8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2202      	movs	r2, #2
 8004920:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2200      	movs	r2, #0
 8004928:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f022 0201 	bic.w	r2, r2, #1
 8004938:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	687a      	ldr	r2, [r7, #4]
 800493e:	68b9      	ldr	r1, [r7, #8]
 8004940:	68f8      	ldr	r0, [r7, #12]
 8004942:	f000 f9bb 	bl	8004cbc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800494a:	2b00      	cmp	r3, #0
 800494c:	d008      	beq.n	8004960 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681a      	ldr	r2, [r3, #0]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f042 020e 	orr.w	r2, r2, #14
 800495c:	601a      	str	r2, [r3, #0]
 800495e:	e00f      	b.n	8004980 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f022 0204 	bic.w	r2, r2, #4
 800496e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f042 020a 	orr.w	r2, r2, #10
 800497e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d007      	beq.n	800499e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004998:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800499c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d007      	beq.n	80049b6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80049b4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f042 0201 	orr.w	r2, r2, #1
 80049c4:	601a      	str	r2, [r3, #0]
 80049c6:	e005      	b.n	80049d4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80049d0:	2302      	movs	r3, #2
 80049d2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80049d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3718      	adds	r7, #24
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}

080049de <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80049de:	b480      	push	{r7}
 80049e0:	b085      	sub	sp, #20
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049e6:	2300      	movs	r3, #0
 80049e8:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	2b02      	cmp	r3, #2
 80049f4:	d005      	beq.n	8004a02 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2204      	movs	r2, #4
 80049fa:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	73fb      	strb	r3, [r7, #15]
 8004a00:	e037      	b.n	8004a72 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f022 020e 	bic.w	r2, r2, #14
 8004a10:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a20:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f022 0201 	bic.w	r2, r2, #1
 8004a30:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a36:	f003 021f 	and.w	r2, r3, #31
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3e:	2101      	movs	r1, #1
 8004a40:	fa01 f202 	lsl.w	r2, r1, r2
 8004a44:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a4a:	687a      	ldr	r2, [r7, #4]
 8004a4c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004a4e:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00c      	beq.n	8004a72 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a62:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a66:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004a70:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2201      	movs	r2, #1
 8004a76:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3714      	adds	r7, #20
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8e:	4770      	bx	lr

08004a90 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	d00d      	beq.n	8004ac4 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2204      	movs	r2, #4
 8004aac:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	73fb      	strb	r3, [r7, #15]
 8004ac2:	e047      	b.n	8004b54 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f022 020e 	bic.w	r2, r2, #14
 8004ad2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f022 0201 	bic.w	r2, r2, #1
 8004ae2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004aee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004af2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004af8:	f003 021f 	and.w	r2, r3, #31
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b00:	2101      	movs	r1, #1
 8004b02:	fa01 f202 	lsl.w	r2, r1, r2
 8004b06:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004b10:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d00c      	beq.n	8004b34 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b24:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b28:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004b32:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2201      	movs	r2, #1
 8004b38:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d003      	beq.n	8004b54 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	4798      	blx	r3
    }
  }
  return status;
 8004b54:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	3710      	adds	r7, #16
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}

08004b5e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b5e:	b580      	push	{r7, lr}
 8004b60:	b084      	sub	sp, #16
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b7a:	f003 031f 	and.w	r3, r3, #31
 8004b7e:	2204      	movs	r2, #4
 8004b80:	409a      	lsls	r2, r3
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	4013      	ands	r3, r2
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d026      	beq.n	8004bd8 <HAL_DMA_IRQHandler+0x7a>
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	f003 0304 	and.w	r3, r3, #4
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d021      	beq.n	8004bd8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0320 	and.w	r3, r3, #32
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d107      	bne.n	8004bb2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f022 0204 	bic.w	r2, r2, #4
 8004bb0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bb6:	f003 021f 	and.w	r2, r3, #31
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bbe:	2104      	movs	r1, #4
 8004bc0:	fa01 f202 	lsl.w	r2, r1, r2
 8004bc4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d071      	beq.n	8004cb2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd2:	6878      	ldr	r0, [r7, #4]
 8004bd4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004bd6:	e06c      	b.n	8004cb2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bdc:	f003 031f 	and.w	r3, r3, #31
 8004be0:	2202      	movs	r2, #2
 8004be2:	409a      	lsls	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	4013      	ands	r3, r2
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d02e      	beq.n	8004c4a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d029      	beq.n	8004c4a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f003 0320 	and.w	r3, r3, #32
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d10b      	bne.n	8004c1c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f022 020a 	bic.w	r2, r2, #10
 8004c12:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c20:	f003 021f 	and.w	r2, r3, #31
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c28:	2102      	movs	r1, #2
 8004c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8004c2e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2200      	movs	r2, #0
 8004c34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d038      	beq.n	8004cb2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004c48:	e033      	b.n	8004cb2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c4e:	f003 031f 	and.w	r3, r3, #31
 8004c52:	2208      	movs	r2, #8
 8004c54:	409a      	lsls	r2, r3
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	4013      	ands	r3, r2
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d02a      	beq.n	8004cb4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004c5e:	68bb      	ldr	r3, [r7, #8]
 8004c60:	f003 0308 	and.w	r3, r3, #8
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d025      	beq.n	8004cb4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f022 020e 	bic.w	r2, r2, #14
 8004c76:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c7c:	f003 021f 	and.w	r2, r3, #31
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c84:	2101      	movs	r1, #1
 8004c86:	fa01 f202 	lsl.w	r2, r1, r2
 8004c8a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2201      	movs	r2, #1
 8004c96:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d004      	beq.n	8004cb4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004cb2:	bf00      	nop
 8004cb4:	bf00      	nop
}
 8004cb6:	3710      	adds	r7, #16
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b085      	sub	sp, #20
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	60f8      	str	r0, [r7, #12]
 8004cc4:	60b9      	str	r1, [r7, #8]
 8004cc6:	607a      	str	r2, [r7, #4]
 8004cc8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cce:	68fa      	ldr	r2, [r7, #12]
 8004cd0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004cd2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d004      	beq.n	8004ce6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ce0:	68fa      	ldr	r2, [r7, #12]
 8004ce2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004ce4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cea:	f003 021f 	and.w	r2, r3, #31
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cf2:	2101      	movs	r1, #1
 8004cf4:	fa01 f202 	lsl.w	r2, r1, r2
 8004cf8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	683a      	ldr	r2, [r7, #0]
 8004d00:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	2b10      	cmp	r3, #16
 8004d08:	d108      	bne.n	8004d1c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	687a      	ldr	r2, [r7, #4]
 8004d10:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68ba      	ldr	r2, [r7, #8]
 8004d18:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004d1a:	e007      	b.n	8004d2c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68ba      	ldr	r2, [r7, #8]
 8004d22:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	60da      	str	r2, [r3, #12]
}
 8004d2c:	bf00      	nop
 8004d2e:	3714      	adds	r7, #20
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr

08004d38 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b087      	sub	sp, #28
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	461a      	mov	r2, r3
 8004d46:	4b16      	ldr	r3, [pc, #88]	@ (8004da0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d802      	bhi.n	8004d52 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004d4c:	4b15      	ldr	r3, [pc, #84]	@ (8004da4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004d4e:	617b      	str	r3, [r7, #20]
 8004d50:	e001      	b.n	8004d56 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004d52:	4b15      	ldr	r3, [pc, #84]	@ (8004da8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004d54:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	3b08      	subs	r3, #8
 8004d62:	4a12      	ldr	r2, [pc, #72]	@ (8004dac <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004d64:	fba2 2303 	umull	r2, r3, r2, r3
 8004d68:	091b      	lsrs	r3, r3, #4
 8004d6a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d70:	089b      	lsrs	r3, r3, #2
 8004d72:	009a      	lsls	r2, r3, #2
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	4413      	add	r3, r2
 8004d78:	461a      	mov	r2, r3
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4a0b      	ldr	r2, [pc, #44]	@ (8004db0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004d82:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f003 031f 	and.w	r3, r3, #31
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	409a      	lsls	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004d92:	bf00      	nop
 8004d94:	371c      	adds	r7, #28
 8004d96:	46bd      	mov	sp, r7
 8004d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9c:	4770      	bx	lr
 8004d9e:	bf00      	nop
 8004da0:	40020407 	.word	0x40020407
 8004da4:	40020800 	.word	0x40020800
 8004da8:	40020820 	.word	0x40020820
 8004dac:	cccccccd 	.word	0xcccccccd
 8004db0:	40020880 	.word	0x40020880

08004db4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b085      	sub	sp, #20
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	b2db      	uxtb	r3, r3
 8004dc2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004dc4:	68fa      	ldr	r2, [r7, #12]
 8004dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8004df4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004dc8:	4413      	add	r3, r2
 8004dca:	009b      	lsls	r3, r3, #2
 8004dcc:	461a      	mov	r2, r3
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	4a08      	ldr	r2, [pc, #32]	@ (8004df8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004dd6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	f003 031f 	and.w	r3, r3, #31
 8004de0:	2201      	movs	r2, #1
 8004de2:	409a      	lsls	r2, r3
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004de8:	bf00      	nop
 8004dea:	3714      	adds	r7, #20
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr
 8004df4:	1000823f 	.word	0x1000823f
 8004df8:	40020940 	.word	0x40020940

08004dfc <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b084      	sub	sp, #16
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d101      	bne.n	8004e0e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e147      	b.n	800509e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d106      	bne.n	8004e28 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f7fd f8b2 	bl	8001f8c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	699a      	ldr	r2, [r3, #24]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f022 0210 	bic.w	r2, r2, #16
 8004e36:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e38:	f7fd fcd0 	bl	80027dc <HAL_GetTick>
 8004e3c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004e3e:	e012      	b.n	8004e66 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004e40:	f7fd fccc 	bl	80027dc <HAL_GetTick>
 8004e44:	4602      	mov	r2, r0
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	1ad3      	subs	r3, r2, r3
 8004e4a:	2b0a      	cmp	r3, #10
 8004e4c:	d90b      	bls.n	8004e66 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e52:	f043 0201 	orr.w	r2, r3, #1
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2203      	movs	r2, #3
 8004e5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e11b      	b.n	800509e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	f003 0308 	and.w	r3, r3, #8
 8004e70:	2b08      	cmp	r3, #8
 8004e72:	d0e5      	beq.n	8004e40 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	699a      	ldr	r2, [r3, #24]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f042 0201 	orr.w	r2, r2, #1
 8004e82:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e84:	f7fd fcaa 	bl	80027dc <HAL_GetTick>
 8004e88:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004e8a:	e012      	b.n	8004eb2 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004e8c:	f7fd fca6 	bl	80027dc <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	2b0a      	cmp	r3, #10
 8004e98:	d90b      	bls.n	8004eb2 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e9e:	f043 0201 	orr.w	r2, r3, #1
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2203      	movs	r2, #3
 8004eaa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e0f5      	b.n	800509e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	699b      	ldr	r3, [r3, #24]
 8004eb8:	f003 0301 	and.w	r3, r3, #1
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d0e5      	beq.n	8004e8c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	699a      	ldr	r2, [r3, #24]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f042 0202 	orr.w	r2, r2, #2
 8004ece:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a74      	ldr	r2, [pc, #464]	@ (80050a8 <HAL_FDCAN_Init+0x2ac>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d103      	bne.n	8004ee2 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8004eda:	4a74      	ldr	r2, [pc, #464]	@ (80050ac <HAL_FDCAN_Init+0x2b0>)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	7c1b      	ldrb	r3, [r3, #16]
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d108      	bne.n	8004efc <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	699a      	ldr	r2, [r3, #24]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ef8:	619a      	str	r2, [r3, #24]
 8004efa:	e007      	b.n	8004f0c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	699a      	ldr	r2, [r3, #24]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004f0a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	7c5b      	ldrb	r3, [r3, #17]
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d108      	bne.n	8004f26 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	699a      	ldr	r2, [r3, #24]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004f22:	619a      	str	r2, [r3, #24]
 8004f24:	e007      	b.n	8004f36 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	699a      	ldr	r2, [r3, #24]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004f34:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	7c9b      	ldrb	r3, [r3, #18]
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d108      	bne.n	8004f50 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	699a      	ldr	r2, [r3, #24]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004f4c:	619a      	str	r2, [r3, #24]
 8004f4e:	e007      	b.n	8004f60 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	699a      	ldr	r2, [r3, #24]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004f5e:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	699b      	ldr	r3, [r3, #24]
 8004f66:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	689a      	ldr	r2, [r3, #8]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	430a      	orrs	r2, r1
 8004f74:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	699a      	ldr	r2, [r3, #24]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004f84:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	691a      	ldr	r2, [r3, #16]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f022 0210 	bic.w	r2, r2, #16
 8004f94:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	68db      	ldr	r3, [r3, #12]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d108      	bne.n	8004fb0 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	699a      	ldr	r2, [r3, #24]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f042 0204 	orr.w	r2, r2, #4
 8004fac:	619a      	str	r2, [r3, #24]
 8004fae:	e02c      	b.n	800500a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d028      	beq.n	800500a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d01c      	beq.n	8004ffa <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	699a      	ldr	r2, [r3, #24]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004fce:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	691a      	ldr	r2, [r3, #16]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f042 0210 	orr.w	r2, r2, #16
 8004fde:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	2b03      	cmp	r3, #3
 8004fe6:	d110      	bne.n	800500a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	699a      	ldr	r2, [r3, #24]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f042 0220 	orr.w	r2, r2, #32
 8004ff6:	619a      	str	r2, [r3, #24]
 8004ff8:	e007      	b.n	800500a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	699a      	ldr	r2, [r3, #24]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f042 0220 	orr.w	r2, r2, #32
 8005008:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	699b      	ldr	r3, [r3, #24]
 800500e:	3b01      	subs	r3, #1
 8005010:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	69db      	ldr	r3, [r3, #28]
 8005016:	3b01      	subs	r3, #1
 8005018:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800501a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a1b      	ldr	r3, [r3, #32]
 8005020:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8005022:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	695b      	ldr	r3, [r3, #20]
 800502a:	3b01      	subs	r3, #1
 800502c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005032:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005034:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800503e:	d115      	bne.n	800506c <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005044:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800504a:	3b01      	subs	r3, #1
 800504c:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800504e:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005054:	3b01      	subs	r3, #1
 8005056:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8005058:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005060:	3b01      	subs	r3, #1
 8005062:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8005068:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800506a:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	430a      	orrs	r2, r1
 800507e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 f814 	bl	80050b0 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2201      	movs	r2, #1
 8005098:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3710      	adds	r7, #16
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	40006400 	.word	0x40006400
 80050ac:	40006500 	.word	0x40006500

080050b0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b085      	sub	sp, #20
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80050b8:	4b27      	ldr	r3, [pc, #156]	@ (8005158 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 80050ba:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	68ba      	ldr	r2, [r7, #8]
 80050c0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050ca:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050d2:	041a      	lsls	r2, r3, #16
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	430a      	orrs	r2, r1
 80050da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050f0:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050f8:	061a      	lsls	r2, r3, #24
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	430a      	orrs	r2, r1
 8005100:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	60fb      	str	r3, [r7, #12]
 8005130:	e005      	b.n	800513e <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2200      	movs	r2, #0
 8005136:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	3304      	adds	r3, #4
 800513c:	60fb      	str	r3, [r7, #12]
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005144:	68fa      	ldr	r2, [r7, #12]
 8005146:	429a      	cmp	r2, r3
 8005148:	d3f3      	bcc.n	8005132 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 800514a:	bf00      	nop
 800514c:	bf00      	nop
 800514e:	3714      	adds	r7, #20
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr
 8005158:	4000a400 	.word	0x4000a400

0800515c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800515c:	b480      	push	{r7}
 800515e:	b087      	sub	sp, #28
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005166:	2300      	movs	r3, #0
 8005168:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800516a:	e15a      	b.n	8005422 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	2101      	movs	r1, #1
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	fa01 f303 	lsl.w	r3, r1, r3
 8005178:	4013      	ands	r3, r2
 800517a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2b00      	cmp	r3, #0
 8005180:	f000 814c 	beq.w	800541c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	f003 0303 	and.w	r3, r3, #3
 800518c:	2b01      	cmp	r3, #1
 800518e:	d005      	beq.n	800519c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005198:	2b02      	cmp	r3, #2
 800519a:	d130      	bne.n	80051fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	005b      	lsls	r3, r3, #1
 80051a6:	2203      	movs	r2, #3
 80051a8:	fa02 f303 	lsl.w	r3, r2, r3
 80051ac:	43db      	mvns	r3, r3
 80051ae:	693a      	ldr	r2, [r7, #16]
 80051b0:	4013      	ands	r3, r2
 80051b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	68da      	ldr	r2, [r3, #12]
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	005b      	lsls	r3, r3, #1
 80051bc:	fa02 f303 	lsl.w	r3, r2, r3
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	4313      	orrs	r3, r2
 80051c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	693a      	ldr	r2, [r7, #16]
 80051ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80051d2:	2201      	movs	r2, #1
 80051d4:	697b      	ldr	r3, [r7, #20]
 80051d6:	fa02 f303 	lsl.w	r3, r2, r3
 80051da:	43db      	mvns	r3, r3
 80051dc:	693a      	ldr	r2, [r7, #16]
 80051de:	4013      	ands	r3, r2
 80051e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	091b      	lsrs	r3, r3, #4
 80051e8:	f003 0201 	and.w	r2, r3, #1
 80051ec:	697b      	ldr	r3, [r7, #20]
 80051ee:	fa02 f303 	lsl.w	r3, r2, r3
 80051f2:	693a      	ldr	r2, [r7, #16]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	693a      	ldr	r2, [r7, #16]
 80051fc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	f003 0303 	and.w	r3, r3, #3
 8005206:	2b03      	cmp	r3, #3
 8005208:	d017      	beq.n	800523a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005210:	697b      	ldr	r3, [r7, #20]
 8005212:	005b      	lsls	r3, r3, #1
 8005214:	2203      	movs	r2, #3
 8005216:	fa02 f303 	lsl.w	r3, r2, r3
 800521a:	43db      	mvns	r3, r3
 800521c:	693a      	ldr	r2, [r7, #16]
 800521e:	4013      	ands	r3, r2
 8005220:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	689a      	ldr	r2, [r3, #8]
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	005b      	lsls	r3, r3, #1
 800522a:	fa02 f303 	lsl.w	r3, r2, r3
 800522e:	693a      	ldr	r2, [r7, #16]
 8005230:	4313      	orrs	r3, r2
 8005232:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	693a      	ldr	r2, [r7, #16]
 8005238:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	f003 0303 	and.w	r3, r3, #3
 8005242:	2b02      	cmp	r3, #2
 8005244:	d123      	bne.n	800528e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	08da      	lsrs	r2, r3, #3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	3208      	adds	r2, #8
 800524e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005252:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	f003 0307 	and.w	r3, r3, #7
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	220f      	movs	r2, #15
 800525e:	fa02 f303 	lsl.w	r3, r2, r3
 8005262:	43db      	mvns	r3, r3
 8005264:	693a      	ldr	r2, [r7, #16]
 8005266:	4013      	ands	r3, r2
 8005268:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	691a      	ldr	r2, [r3, #16]
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	f003 0307 	and.w	r3, r3, #7
 8005274:	009b      	lsls	r3, r3, #2
 8005276:	fa02 f303 	lsl.w	r3, r2, r3
 800527a:	693a      	ldr	r2, [r7, #16]
 800527c:	4313      	orrs	r3, r2
 800527e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	08da      	lsrs	r2, r3, #3
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	3208      	adds	r2, #8
 8005288:	6939      	ldr	r1, [r7, #16]
 800528a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	005b      	lsls	r3, r3, #1
 8005298:	2203      	movs	r2, #3
 800529a:	fa02 f303 	lsl.w	r3, r2, r3
 800529e:	43db      	mvns	r3, r3
 80052a0:	693a      	ldr	r2, [r7, #16]
 80052a2:	4013      	ands	r3, r2
 80052a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f003 0203 	and.w	r2, r3, #3
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	005b      	lsls	r3, r3, #1
 80052b2:	fa02 f303 	lsl.w	r3, r2, r3
 80052b6:	693a      	ldr	r2, [r7, #16]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	693a      	ldr	r2, [r7, #16]
 80052c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	f000 80a6 	beq.w	800541c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80052d0:	4b5b      	ldr	r3, [pc, #364]	@ (8005440 <HAL_GPIO_Init+0x2e4>)
 80052d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052d4:	4a5a      	ldr	r2, [pc, #360]	@ (8005440 <HAL_GPIO_Init+0x2e4>)
 80052d6:	f043 0301 	orr.w	r3, r3, #1
 80052da:	6613      	str	r3, [r2, #96]	@ 0x60
 80052dc:	4b58      	ldr	r3, [pc, #352]	@ (8005440 <HAL_GPIO_Init+0x2e4>)
 80052de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052e0:	f003 0301 	and.w	r3, r3, #1
 80052e4:	60bb      	str	r3, [r7, #8]
 80052e6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80052e8:	4a56      	ldr	r2, [pc, #344]	@ (8005444 <HAL_GPIO_Init+0x2e8>)
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	089b      	lsrs	r3, r3, #2
 80052ee:	3302      	adds	r3, #2
 80052f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80052f6:	697b      	ldr	r3, [r7, #20]
 80052f8:	f003 0303 	and.w	r3, r3, #3
 80052fc:	009b      	lsls	r3, r3, #2
 80052fe:	220f      	movs	r2, #15
 8005300:	fa02 f303 	lsl.w	r3, r2, r3
 8005304:	43db      	mvns	r3, r3
 8005306:	693a      	ldr	r2, [r7, #16]
 8005308:	4013      	ands	r3, r2
 800530a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005312:	d01f      	beq.n	8005354 <HAL_GPIO_Init+0x1f8>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	4a4c      	ldr	r2, [pc, #304]	@ (8005448 <HAL_GPIO_Init+0x2ec>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d019      	beq.n	8005350 <HAL_GPIO_Init+0x1f4>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	4a4b      	ldr	r2, [pc, #300]	@ (800544c <HAL_GPIO_Init+0x2f0>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d013      	beq.n	800534c <HAL_GPIO_Init+0x1f0>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	4a4a      	ldr	r2, [pc, #296]	@ (8005450 <HAL_GPIO_Init+0x2f4>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d00d      	beq.n	8005348 <HAL_GPIO_Init+0x1ec>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	4a49      	ldr	r2, [pc, #292]	@ (8005454 <HAL_GPIO_Init+0x2f8>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d007      	beq.n	8005344 <HAL_GPIO_Init+0x1e8>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	4a48      	ldr	r2, [pc, #288]	@ (8005458 <HAL_GPIO_Init+0x2fc>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d101      	bne.n	8005340 <HAL_GPIO_Init+0x1e4>
 800533c:	2305      	movs	r3, #5
 800533e:	e00a      	b.n	8005356 <HAL_GPIO_Init+0x1fa>
 8005340:	2306      	movs	r3, #6
 8005342:	e008      	b.n	8005356 <HAL_GPIO_Init+0x1fa>
 8005344:	2304      	movs	r3, #4
 8005346:	e006      	b.n	8005356 <HAL_GPIO_Init+0x1fa>
 8005348:	2303      	movs	r3, #3
 800534a:	e004      	b.n	8005356 <HAL_GPIO_Init+0x1fa>
 800534c:	2302      	movs	r3, #2
 800534e:	e002      	b.n	8005356 <HAL_GPIO_Init+0x1fa>
 8005350:	2301      	movs	r3, #1
 8005352:	e000      	b.n	8005356 <HAL_GPIO_Init+0x1fa>
 8005354:	2300      	movs	r3, #0
 8005356:	697a      	ldr	r2, [r7, #20]
 8005358:	f002 0203 	and.w	r2, r2, #3
 800535c:	0092      	lsls	r2, r2, #2
 800535e:	4093      	lsls	r3, r2
 8005360:	693a      	ldr	r2, [r7, #16]
 8005362:	4313      	orrs	r3, r2
 8005364:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005366:	4937      	ldr	r1, [pc, #220]	@ (8005444 <HAL_GPIO_Init+0x2e8>)
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	089b      	lsrs	r3, r3, #2
 800536c:	3302      	adds	r3, #2
 800536e:	693a      	ldr	r2, [r7, #16]
 8005370:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005374:	4b39      	ldr	r3, [pc, #228]	@ (800545c <HAL_GPIO_Init+0x300>)
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	43db      	mvns	r3, r3
 800537e:	693a      	ldr	r2, [r7, #16]
 8005380:	4013      	ands	r3, r2
 8005382:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800538c:	2b00      	cmp	r3, #0
 800538e:	d003      	beq.n	8005398 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005390:	693a      	ldr	r2, [r7, #16]
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	4313      	orrs	r3, r2
 8005396:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005398:	4a30      	ldr	r2, [pc, #192]	@ (800545c <HAL_GPIO_Init+0x300>)
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800539e:	4b2f      	ldr	r3, [pc, #188]	@ (800545c <HAL_GPIO_Init+0x300>)
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	43db      	mvns	r3, r3
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	4013      	ands	r3, r2
 80053ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d003      	beq.n	80053c2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	4313      	orrs	r3, r2
 80053c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80053c2:	4a26      	ldr	r2, [pc, #152]	@ (800545c <HAL_GPIO_Init+0x300>)
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80053c8:	4b24      	ldr	r3, [pc, #144]	@ (800545c <HAL_GPIO_Init+0x300>)
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	43db      	mvns	r3, r3
 80053d2:	693a      	ldr	r2, [r7, #16]
 80053d4:	4013      	ands	r3, r2
 80053d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d003      	beq.n	80053ec <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80053e4:	693a      	ldr	r2, [r7, #16]
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	4313      	orrs	r3, r2
 80053ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80053ec:	4a1b      	ldr	r2, [pc, #108]	@ (800545c <HAL_GPIO_Init+0x300>)
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80053f2:	4b1a      	ldr	r3, [pc, #104]	@ (800545c <HAL_GPIO_Init+0x300>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	43db      	mvns	r3, r3
 80053fc:	693a      	ldr	r2, [r7, #16]
 80053fe:	4013      	ands	r3, r2
 8005400:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800540a:	2b00      	cmp	r3, #0
 800540c:	d003      	beq.n	8005416 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800540e:	693a      	ldr	r2, [r7, #16]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	4313      	orrs	r3, r2
 8005414:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005416:	4a11      	ldr	r2, [pc, #68]	@ (800545c <HAL_GPIO_Init+0x300>)
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	3301      	adds	r3, #1
 8005420:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	fa22 f303 	lsr.w	r3, r2, r3
 800542c:	2b00      	cmp	r3, #0
 800542e:	f47f ae9d 	bne.w	800516c <HAL_GPIO_Init+0x10>
  }
}
 8005432:	bf00      	nop
 8005434:	bf00      	nop
 8005436:	371c      	adds	r7, #28
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr
 8005440:	40021000 	.word	0x40021000
 8005444:	40010000 	.word	0x40010000
 8005448:	48000400 	.word	0x48000400
 800544c:	48000800 	.word	0x48000800
 8005450:	48000c00 	.word	0x48000c00
 8005454:	48001000 	.word	0x48001000
 8005458:	48001400 	.word	0x48001400
 800545c:	40010400 	.word	0x40010400

08005460 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
 8005468:	460b      	mov	r3, r1
 800546a:	807b      	strh	r3, [r7, #2]
 800546c:	4613      	mov	r3, r2
 800546e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005470:	787b      	ldrb	r3, [r7, #1]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d003      	beq.n	800547e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005476:	887a      	ldrh	r2, [r7, #2]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800547c:	e002      	b.n	8005484 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800547e:	887a      	ldrh	r2, [r7, #2]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005484:	bf00      	nop
 8005486:	370c      	adds	r7, #12
 8005488:	46bd      	mov	sp, r7
 800548a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548e:	4770      	bx	lr

08005490 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8005490:	b580      	push	{r7, lr}
 8005492:	b084      	sub	sp, #16
 8005494:	af00      	add	r7, sp, #0
 8005496:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005498:	2300      	movs	r3, #0
 800549a:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d101      	bne.n	80054a6 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e0bb      	b.n	800561e <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	2b05      	cmp	r3, #5
 80054b0:	d101      	bne.n	80054b6 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 80054b2:	2301      	movs	r3, #1
 80054b4:	e0b3      	b.n	800561e <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	2b02      	cmp	r3, #2
 80054c0:	d101      	bne.n	80054c6 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	e0ab      	b.n	800561e <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80054c6:	4b58      	ldr	r3, [pc, #352]	@ (8005628 <HAL_OPAMP_Init+0x198>)
 80054c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054ca:	4a57      	ldr	r2, [pc, #348]	@ (8005628 <HAL_OPAMP_Init+0x198>)
 80054cc:	f043 0301 	orr.w	r3, r3, #1
 80054d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80054d2:	4b55      	ldr	r3, [pc, #340]	@ (8005628 <HAL_OPAMP_Init+0x198>)
 80054d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054d6:	f003 0301 	and.w	r3, r3, #1
 80054da:	60bb      	str	r3, [r7, #8]
 80054dc:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80054e4:	b2db      	uxtb	r3, r3
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d103      	bne.n	80054f2 <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f7fc fdc4 	bl	8002080 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	2b40      	cmp	r3, #64	@ 0x40
 80054fe:	d003      	beq.n	8005508 <HAL_OPAMP_Init+0x78>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	2b60      	cmp	r3, #96	@ 0x60
 8005506:	d133      	bne.n	8005570 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f023 0110 	bic.w	r1, r3, #16
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	430a      	orrs	r2, r1
 800551c:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	4b41      	ldr	r3, [pc, #260]	@ (800562c <HAL_OPAMP_Init+0x19c>)
 8005526:	4013      	ands	r3, r2
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	6851      	ldr	r1, [r2, #4]
 800552c:	687a      	ldr	r2, [r7, #4]
 800552e:	6892      	ldr	r2, [r2, #8]
 8005530:	4311      	orrs	r1, r2
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	6912      	ldr	r2, [r2, #16]
 8005536:	430a      	orrs	r2, r1
 8005538:	6879      	ldr	r1, [r7, #4]
 800553a:	7d09      	ldrb	r1, [r1, #20]
 800553c:	2901      	cmp	r1, #1
 800553e:	d102      	bne.n	8005546 <HAL_OPAMP_Init+0xb6>
 8005540:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005544:	e000      	b.n	8005548 <HAL_OPAMP_Init+0xb8>
 8005546:	2100      	movs	r1, #0
 8005548:	4311      	orrs	r1, r2
 800554a:	687a      	ldr	r2, [r7, #4]
 800554c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800554e:	4311      	orrs	r1, r2
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005554:	4311      	orrs	r1, r2
 8005556:	687a      	ldr	r2, [r7, #4]
 8005558:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800555a:	04d2      	lsls	r2, r2, #19
 800555c:	4311      	orrs	r1, r2
 800555e:	687a      	ldr	r2, [r7, #4]
 8005560:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005562:	0612      	lsls	r2, r2, #24
 8005564:	4311      	orrs	r1, r2
 8005566:	687a      	ldr	r2, [r7, #4]
 8005568:	6812      	ldr	r2, [r2, #0]
 800556a:	430b      	orrs	r3, r1
 800556c:	6013      	str	r3, [r2, #0]
 800556e:	e035      	b.n	80055dc <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f023 0110 	bic.w	r1, r3, #16
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	430a      	orrs	r2, r1
 8005584:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	4b27      	ldr	r3, [pc, #156]	@ (800562c <HAL_OPAMP_Init+0x19c>)
 800558e:	4013      	ands	r3, r2
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	6851      	ldr	r1, [r2, #4]
 8005594:	687a      	ldr	r2, [r7, #4]
 8005596:	6892      	ldr	r2, [r2, #8]
 8005598:	4311      	orrs	r1, r2
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	68d2      	ldr	r2, [r2, #12]
 800559e:	4311      	orrs	r1, r2
 80055a0:	687a      	ldr	r2, [r7, #4]
 80055a2:	6912      	ldr	r2, [r2, #16]
 80055a4:	430a      	orrs	r2, r1
 80055a6:	6879      	ldr	r1, [r7, #4]
 80055a8:	7d09      	ldrb	r1, [r1, #20]
 80055aa:	2901      	cmp	r1, #1
 80055ac:	d102      	bne.n	80055b4 <HAL_OPAMP_Init+0x124>
 80055ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80055b2:	e000      	b.n	80055b6 <HAL_OPAMP_Init+0x126>
 80055b4:	2100      	movs	r1, #0
 80055b6:	4311      	orrs	r1, r2
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80055bc:	4311      	orrs	r1, r2
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80055c2:	4311      	orrs	r1, r2
 80055c4:	687a      	ldr	r2, [r7, #4]
 80055c6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80055c8:	04d2      	lsls	r2, r2, #19
 80055ca:	4311      	orrs	r1, r2
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80055d0:	0612      	lsls	r2, r2, #24
 80055d2:	4311      	orrs	r1, r2
 80055d4:	687a      	ldr	r2, [r7, #4]
 80055d6:	6812      	ldr	r2, [r2, #0]
 80055d8:	430b      	orrs	r3, r1
 80055da:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	699b      	ldr	r3, [r3, #24]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	db10      	blt.n	8005608 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	699b      	ldr	r3, [r3, #24]
 80055ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	699a      	ldr	r2, [r3, #24]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	69db      	ldr	r3, [r3, #28]
 80055f8:	431a      	orrs	r2, r3
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6a1b      	ldr	r3, [r3, #32]
 80055fe:	431a      	orrs	r2, r3
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	430a      	orrs	r2, r1
 8005606:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800560e:	b2db      	uxtb	r3, r3
 8005610:	2b00      	cmp	r3, #0
 8005612:	d103      	bne.n	800561c <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 800561c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800561e:	4618      	mov	r0, r3
 8005620:	3710      	adds	r7, #16
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	40021000 	.word	0x40021000
 800562c:	e0003e11 	.word	0xe0003e11

08005630 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8005630:	b480      	push	{r7}
 8005632:	b085      	sub	sp, #20
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005638:	2300      	movs	r3, #0
 800563a:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d102      	bne.n	8005648 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	73fb      	strb	r3, [r7, #15]
 8005646:	e01d      	b.n	8005684 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800564e:	b2db      	uxtb	r3, r3
 8005650:	2b05      	cmp	r3, #5
 8005652:	d102      	bne.n	800565a <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	73fb      	strb	r3, [r7, #15]
 8005658:	e014      	b.n	8005684 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8005660:	b2db      	uxtb	r3, r3
 8005662:	2b01      	cmp	r3, #1
 8005664:	d10c      	bne.n	8005680 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f042 0201 	orr.w	r2, r2, #1
 8005674:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2204      	movs	r2, #4
 800567a:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 800567e:	e001      	b.n	8005684 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 8005684:	7bfb      	ldrb	r3, [r7, #15]
}
 8005686:	4618      	mov	r0, r3
 8005688:	3714      	adds	r7, #20
 800568a:	46bd      	mov	sp, r7
 800568c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005690:	4770      	bx	lr

08005692 <HAL_OPAMP_SelfCalibrate>:
  * @retval HAL status
  * @note   Calibration runs about 25 ms.
  */

HAL_StatusTypeDef HAL_OPAMP_SelfCalibrate(OPAMP_HandleTypeDef *hopamp)
{
 8005692:	b580      	push	{r7, lr}
 8005694:	b086      	sub	sp, #24
 8005696:	af00      	add	r7, sp, #0
 8005698:	6078      	str	r0, [r7, #4]

  HAL_StatusTypeDef status = HAL_OK;
 800569a:	2300      	movs	r3, #0
 800569c:	75fb      	strb	r3, [r7, #23]
  uint32_t trimmingvaluep;
  uint32_t delta;

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d102      	bne.n	80056aa <HAL_OPAMP_SelfCalibrate+0x18>
  {
    status = HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	75fb      	strb	r3, [r7, #23]
 80056a8:	e113      	b.n	80058d2 <HAL_OPAMP_SelfCalibrate+0x240>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	2b05      	cmp	r3, #5
 80056b4:	d102      	bne.n	80056bc <HAL_OPAMP_SelfCalibrate+0x2a>
  {
    status = HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	75fb      	strb	r3, [r7, #23]
 80056ba:	e10a      	b.n	80058d2 <HAL_OPAMP_SelfCalibrate+0x240>
  }
  else
  {

    /* Check if OPAMP in calibration mode and calibration not yet enable */
    if (hopamp->State ==  HAL_OPAMP_STATE_READY)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	f040 8102 	bne.w	80058ce <HAL_OPAMP_SelfCalibrate+0x23c>
      /* Check the parameter */
      assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

      /* Set Calibration mode */
      /* Non-inverting input connected to calibration reference voltage. */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_FORCEVP);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f042 0202 	orr.w	r2, r2, #2
 80056d8:	601a      	str	r2, [r3, #0]

      /*  user trimming values are used for offset calibration */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_USERTRIM);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	681a      	ldr	r2, [r3, #0]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f042 0210 	orr.w	r2, r2, #16
 80056e8:	601a      	str	r2, [r3, #0]

      /* Enable calibration */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056f8:	601a      	str	r2, [r3, #0]

      /* 1st calibration - N */
      /* Select 90% VREF */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f442 5240 	orr.w	r2, r2, #12288	@ 0x3000
 8005708:	601a      	str	r2, [r3, #0]

      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f042 0201 	orr.w	r2, r2, #1
 8005718:	601a      	str	r2, [r3, #0]

      /* Init trimming counter */
      /* Medium value */
      trimmingvaluen = 16UL;
 800571a:	2310      	movs	r3, #16
 800571c:	613b      	str	r3, [r7, #16]
      delta = 8UL;
 800571e:	2308      	movs	r3, #8
 8005720:	60bb      	str	r3, [r7, #8]

      while (delta != 0UL)
 8005722:	e020      	b.n	8005766 <HAL_OPAMP_SelfCalibrate+0xd4>
      {
        /* Set candidate trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	061a      	lsls	r2, r3, #24
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	430a      	orrs	r2, r1
 8005738:	601a      	str	r2, [r3, #0]

        /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
        /* Offset trim time: during calibration, minimum time needed between */
        /* two steps to have 1 mV accuracy */
        HAL_Delay(2);
 800573a:	2002      	movs	r0, #2
 800573c:	f7fd f85a 	bl	80027f4 <HAL_Delay>

        if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d004      	beq.n	8005758 <HAL_OPAMP_SelfCalibrate+0xc6>
        {
          /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
          trimmingvaluen += delta;
 800574e:	693a      	ldr	r2, [r7, #16]
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	4413      	add	r3, r2
 8005754:	613b      	str	r3, [r7, #16]
 8005756:	e003      	b.n	8005760 <HAL_OPAMP_SelfCalibrate+0xce>
        }
        else
        {
          /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
          trimmingvaluen -= delta;
 8005758:	693a      	ldr	r2, [r7, #16]
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	1ad3      	subs	r3, r2, r3
 800575e:	613b      	str	r3, [r7, #16]
        }

        delta >>= 1;
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	085b      	lsrs	r3, r3, #1
 8005764:	60bb      	str	r3, [r7, #8]
      while (delta != 0UL)
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d1db      	bne.n	8005724 <HAL_OPAMP_SelfCalibrate+0x92>
      }

      /* Still need to check if righ calibration is current value or un step below */
      /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0  */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	061a      	lsls	r2, r3, #24
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	430a      	orrs	r2, r1
 8005780:	601a      	str	r2, [r3, #0]

      /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(2);
 8005782:	2002      	movs	r0, #2
 8005784:	f7fd f836 	bl	80027f4 <HAL_Delay>

      if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005792:	2b00      	cmp	r3, #0
 8005794:	d00d      	beq.n	80057b2 <HAL_OPAMP_SelfCalibrate+0x120>
      {
        /* OPAMP_CSR_OUTCAL is actually one value more */
        trimmingvaluen++;
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	3301      	adds	r3, #1
 800579a:	613b      	str	r3, [r7, #16]
        /* Set right trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	061a      	lsls	r2, r3, #24
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	430a      	orrs	r2, r1
 80057b0:	601a      	str	r2, [r3, #0]
      }

      /* 2nd calibration - P */
      /* Select 10% VREF */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80057c4:	601a      	str	r2, [r3, #0]

      /* Init trimming counter */
      /* Medium value */
      trimmingvaluep = 16UL;
 80057c6:	2310      	movs	r3, #16
 80057c8:	60fb      	str	r3, [r7, #12]
      delta = 8UL;
 80057ca:	2308      	movs	r3, #8
 80057cc:	60bb      	str	r3, [r7, #8]

      while (delta != 0UL)
 80057ce:	e020      	b.n	8005812 <HAL_OPAMP_SelfCalibrate+0x180>
      {
        /* Set candidate trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f423 0178 	bic.w	r1, r3, #16252928	@ 0xf80000
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	04da      	lsls	r2, r3, #19
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	430a      	orrs	r2, r1
 80057e4:	601a      	str	r2, [r3, #0]

        /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
        /* Offset trim time: during calibration, minimum time needed between */
        /* two steps to have 1 mV accuracy */
        HAL_Delay(2);
 80057e6:	2002      	movs	r0, #2
 80057e8:	f7fd f804 	bl	80027f4 <HAL_Delay>

        if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d004      	beq.n	8005804 <HAL_OPAMP_SelfCalibrate+0x172>
        {
          /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
          trimmingvaluep += delta;
 80057fa:	68fa      	ldr	r2, [r7, #12]
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	4413      	add	r3, r2
 8005800:	60fb      	str	r3, [r7, #12]
 8005802:	e003      	b.n	800580c <HAL_OPAMP_SelfCalibrate+0x17a>
        }
        else
        {
          trimmingvaluep -= delta;
 8005804:	68fa      	ldr	r2, [r7, #12]
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	1ad3      	subs	r3, r2, r3
 800580a:	60fb      	str	r3, [r7, #12]
        }

        delta >>= 1;
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	085b      	lsrs	r3, r3, #1
 8005810:	60bb      	str	r3, [r7, #8]
      while (delta != 0UL)
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d1db      	bne.n	80057d0 <HAL_OPAMP_SelfCalibrate+0x13e>
      }

      /* Still need to check if righ calibration is current value or un step below */
      /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0U */
      /* Set candidate trimming */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f423 0178 	bic.w	r1, r3, #16252928	@ 0xf80000
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	04da      	lsls	r2, r3, #19
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	430a      	orrs	r2, r1
 800582c:	601a      	str	r2, [r3, #0]

      /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(2);
 800582e:	2002      	movs	r0, #2
 8005830:	f7fc ffe0 	bl	80027f4 <HAL_Delay>

      if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800583e:	2b00      	cmp	r3, #0
 8005840:	d00d      	beq.n	800585e <HAL_OPAMP_SelfCalibrate+0x1cc>
      {
        /* OPAMP_CSR_OUTCAL is actually one value more */
        trimmingvaluep++;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	3301      	adds	r3, #1
 8005846:	60fb      	str	r3, [r7, #12]
        /* Set right trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f423 0178 	bic.w	r1, r3, #16252928	@ 0xf80000
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	04da      	lsls	r2, r3, #19
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	430a      	orrs	r2, r1
 800585c:	601a      	str	r2, [r3, #0]
      }

      /* Disable calibration */
      CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800586c:	601a      	str	r2, [r3, #0]

      /* Disable the OPAMP */
      CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f022 0201 	bic.w	r2, r2, #1
 800587c:	601a      	str	r2, [r3, #0]

      /* Set operating mode  */
      /* Non-inverting input connected to calibration reference voltage. */
      CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_FORCEVP);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f022 0202 	bic.w	r2, r2, #2
 800588c:	601a      	str	r2, [r3, #0]

      /* Self calibration is successful  */
      /* Store calibration(user timing) results in init structure. */

      /* Write calibration result N */
      hopamp->Init.TrimmingValueN = trimmingvaluen;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	693a      	ldr	r2, [r7, #16]
 8005892:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Write calibration result P */
      hopamp->Init.TrimmingValueP = trimmingvaluep;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	68fa      	ldr	r2, [r7, #12]
 8005898:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Select user timing mode */
      /* And updated with calibrated settings */
      hopamp->Init.UserTrimming = OPAMP_TRIMMING_USER;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2210      	movs	r2, #16
 800589e:	62da      	str	r2, [r3, #44]	@ 0x2c
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f423 0178 	bic.w	r1, r3, #16252928	@ 0xf80000
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	04da      	lsls	r2, r3, #19
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	430a      	orrs	r2, r1
 80058b4:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	061a      	lsls	r2, r3, #24
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	430a      	orrs	r2, r1
 80058ca:	601a      	str	r2, [r3, #0]
 80058cc:	e001      	b.n	80058d2 <HAL_OPAMP_SelfCalibrate+0x240>
    }

    else
    {
      /* OPAMP can not be calibrated from this mode */
      status = HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 80058d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3718      	adds	r7, #24
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80058dc:	b480      	push	{r7}
 80058de:	b085      	sub	sp, #20
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d141      	bne.n	800596e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80058ea:	4b4b      	ldr	r3, [pc, #300]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80058f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80058f6:	d131      	bne.n	800595c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80058f8:	4b47      	ldr	r3, [pc, #284]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058fe:	4a46      	ldr	r2, [pc, #280]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005900:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005904:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005908:	4b43      	ldr	r3, [pc, #268]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005910:	4a41      	ldr	r2, [pc, #260]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005912:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005916:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005918:	4b40      	ldr	r3, [pc, #256]	@ (8005a1c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	2232      	movs	r2, #50	@ 0x32
 800591e:	fb02 f303 	mul.w	r3, r2, r3
 8005922:	4a3f      	ldr	r2, [pc, #252]	@ (8005a20 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005924:	fba2 2303 	umull	r2, r3, r2, r3
 8005928:	0c9b      	lsrs	r3, r3, #18
 800592a:	3301      	adds	r3, #1
 800592c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800592e:	e002      	b.n	8005936 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	3b01      	subs	r3, #1
 8005934:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005936:	4b38      	ldr	r3, [pc, #224]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005938:	695b      	ldr	r3, [r3, #20]
 800593a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800593e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005942:	d102      	bne.n	800594a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1f2      	bne.n	8005930 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800594a:	4b33      	ldr	r3, [pc, #204]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005952:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005956:	d158      	bne.n	8005a0a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005958:	2303      	movs	r3, #3
 800595a:	e057      	b.n	8005a0c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800595c:	4b2e      	ldr	r3, [pc, #184]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800595e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005962:	4a2d      	ldr	r2, [pc, #180]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005964:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005968:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800596c:	e04d      	b.n	8005a0a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005974:	d141      	bne.n	80059fa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005976:	4b28      	ldr	r3, [pc, #160]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800597e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005982:	d131      	bne.n	80059e8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005984:	4b24      	ldr	r3, [pc, #144]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005986:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800598a:	4a23      	ldr	r2, [pc, #140]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800598c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005990:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005994:	4b20      	ldr	r3, [pc, #128]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800599c:	4a1e      	ldr	r2, [pc, #120]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800599e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80059a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80059a4:	4b1d      	ldr	r3, [pc, #116]	@ (8005a1c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2232      	movs	r2, #50	@ 0x32
 80059aa:	fb02 f303 	mul.w	r3, r2, r3
 80059ae:	4a1c      	ldr	r2, [pc, #112]	@ (8005a20 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80059b0:	fba2 2303 	umull	r2, r3, r2, r3
 80059b4:	0c9b      	lsrs	r3, r3, #18
 80059b6:	3301      	adds	r3, #1
 80059b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80059ba:	e002      	b.n	80059c2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	3b01      	subs	r3, #1
 80059c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80059c2:	4b15      	ldr	r3, [pc, #84]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059c4:	695b      	ldr	r3, [r3, #20]
 80059c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059ce:	d102      	bne.n	80059d6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d1f2      	bne.n	80059bc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80059d6:	4b10      	ldr	r3, [pc, #64]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059d8:	695b      	ldr	r3, [r3, #20]
 80059da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059e2:	d112      	bne.n	8005a0a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80059e4:	2303      	movs	r3, #3
 80059e6:	e011      	b.n	8005a0c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80059e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80059ee:	4a0a      	ldr	r2, [pc, #40]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80059f8:	e007      	b.n	8005a0a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80059fa:	4b07      	ldr	r3, [pc, #28]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005a02:	4a05      	ldr	r2, [pc, #20]	@ (8005a18 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005a04:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005a08:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3714      	adds	r7, #20
 8005a10:	46bd      	mov	sp, r7
 8005a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a16:	4770      	bx	lr
 8005a18:	40007000 	.word	0x40007000
 8005a1c:	20000058 	.word	0x20000058
 8005a20:	431bde83 	.word	0x431bde83

08005a24 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005a24:	b480      	push	{r7}
 8005a26:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005a28:	4b05      	ldr	r3, [pc, #20]	@ (8005a40 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	4a04      	ldr	r2, [pc, #16]	@ (8005a40 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005a2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005a32:	6093      	str	r3, [r2, #8]
}
 8005a34:	bf00      	nop
 8005a36:	46bd      	mov	sp, r7
 8005a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3c:	4770      	bx	lr
 8005a3e:	bf00      	nop
 8005a40:	40007000 	.word	0x40007000

08005a44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b088      	sub	sp, #32
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d101      	bne.n	8005a56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	e2fe      	b.n	8006054 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 0301 	and.w	r3, r3, #1
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d075      	beq.n	8005b4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a62:	4b97      	ldr	r3, [pc, #604]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005a64:	689b      	ldr	r3, [r3, #8]
 8005a66:	f003 030c 	and.w	r3, r3, #12
 8005a6a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a6c:	4b94      	ldr	r3, [pc, #592]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	f003 0303 	and.w	r3, r3, #3
 8005a74:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	2b0c      	cmp	r3, #12
 8005a7a:	d102      	bne.n	8005a82 <HAL_RCC_OscConfig+0x3e>
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	2b03      	cmp	r3, #3
 8005a80:	d002      	beq.n	8005a88 <HAL_RCC_OscConfig+0x44>
 8005a82:	69bb      	ldr	r3, [r7, #24]
 8005a84:	2b08      	cmp	r3, #8
 8005a86:	d10b      	bne.n	8005aa0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a88:	4b8d      	ldr	r3, [pc, #564]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d05b      	beq.n	8005b4c <HAL_RCC_OscConfig+0x108>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	685b      	ldr	r3, [r3, #4]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d157      	bne.n	8005b4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e2d9      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005aa8:	d106      	bne.n	8005ab8 <HAL_RCC_OscConfig+0x74>
 8005aaa:	4b85      	ldr	r3, [pc, #532]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a84      	ldr	r2, [pc, #528]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005ab0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ab4:	6013      	str	r3, [r2, #0]
 8005ab6:	e01d      	b.n	8005af4 <HAL_RCC_OscConfig+0xb0>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	685b      	ldr	r3, [r3, #4]
 8005abc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ac0:	d10c      	bne.n	8005adc <HAL_RCC_OscConfig+0x98>
 8005ac2:	4b7f      	ldr	r3, [pc, #508]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a7e      	ldr	r2, [pc, #504]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005ac8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005acc:	6013      	str	r3, [r2, #0]
 8005ace:	4b7c      	ldr	r3, [pc, #496]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a7b      	ldr	r2, [pc, #492]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005ad4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ad8:	6013      	str	r3, [r2, #0]
 8005ada:	e00b      	b.n	8005af4 <HAL_RCC_OscConfig+0xb0>
 8005adc:	4b78      	ldr	r3, [pc, #480]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a77      	ldr	r2, [pc, #476]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005ae2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ae6:	6013      	str	r3, [r2, #0]
 8005ae8:	4b75      	ldr	r3, [pc, #468]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a74      	ldr	r2, [pc, #464]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005aee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005af2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d013      	beq.n	8005b24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005afc:	f7fc fe6e 	bl	80027dc <HAL_GetTick>
 8005b00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b02:	e008      	b.n	8005b16 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b04:	f7fc fe6a 	bl	80027dc <HAL_GetTick>
 8005b08:	4602      	mov	r2, r0
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	1ad3      	subs	r3, r2, r3
 8005b0e:	2b64      	cmp	r3, #100	@ 0x64
 8005b10:	d901      	bls.n	8005b16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b12:	2303      	movs	r3, #3
 8005b14:	e29e      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b16:	4b6a      	ldr	r3, [pc, #424]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d0f0      	beq.n	8005b04 <HAL_RCC_OscConfig+0xc0>
 8005b22:	e014      	b.n	8005b4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b24:	f7fc fe5a 	bl	80027dc <HAL_GetTick>
 8005b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005b2a:	e008      	b.n	8005b3e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b2c:	f7fc fe56 	bl	80027dc <HAL_GetTick>
 8005b30:	4602      	mov	r2, r0
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	2b64      	cmp	r3, #100	@ 0x64
 8005b38:	d901      	bls.n	8005b3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e28a      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005b3e:	4b60      	ldr	r3, [pc, #384]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d1f0      	bne.n	8005b2c <HAL_RCC_OscConfig+0xe8>
 8005b4a:	e000      	b.n	8005b4e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f003 0302 	and.w	r3, r3, #2
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d075      	beq.n	8005c46 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b5a:	4b59      	ldr	r3, [pc, #356]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005b5c:	689b      	ldr	r3, [r3, #8]
 8005b5e:	f003 030c 	and.w	r3, r3, #12
 8005b62:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005b64:	4b56      	ldr	r3, [pc, #344]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	f003 0303 	and.w	r3, r3, #3
 8005b6c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	2b0c      	cmp	r3, #12
 8005b72:	d102      	bne.n	8005b7a <HAL_RCC_OscConfig+0x136>
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d002      	beq.n	8005b80 <HAL_RCC_OscConfig+0x13c>
 8005b7a:	69bb      	ldr	r3, [r7, #24]
 8005b7c:	2b04      	cmp	r3, #4
 8005b7e:	d11f      	bne.n	8005bc0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b80:	4b4f      	ldr	r3, [pc, #316]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d005      	beq.n	8005b98 <HAL_RCC_OscConfig+0x154>
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d101      	bne.n	8005b98 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e25d      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b98:	4b49      	ldr	r3, [pc, #292]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	691b      	ldr	r3, [r3, #16]
 8005ba4:	061b      	lsls	r3, r3, #24
 8005ba6:	4946      	ldr	r1, [pc, #280]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005ba8:	4313      	orrs	r3, r2
 8005baa:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005bac:	4b45      	ldr	r3, [pc, #276]	@ (8005cc4 <HAL_RCC_OscConfig+0x280>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f7fc fdc7 	bl	8002744 <HAL_InitTick>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d043      	beq.n	8005c44 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e249      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d023      	beq.n	8005c10 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005bc8:	4b3d      	ldr	r3, [pc, #244]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a3c      	ldr	r2, [pc, #240]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005bce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bd4:	f7fc fe02 	bl	80027dc <HAL_GetTick>
 8005bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005bda:	e008      	b.n	8005bee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bdc:	f7fc fdfe 	bl	80027dc <HAL_GetTick>
 8005be0:	4602      	mov	r2, r0
 8005be2:	693b      	ldr	r3, [r7, #16]
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	2b02      	cmp	r3, #2
 8005be8:	d901      	bls.n	8005bee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005bea:	2303      	movs	r3, #3
 8005bec:	e232      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005bee:	4b34      	ldr	r3, [pc, #208]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d0f0      	beq.n	8005bdc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bfa:	4b31      	ldr	r3, [pc, #196]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	061b      	lsls	r3, r3, #24
 8005c08:	492d      	ldr	r1, [pc, #180]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	604b      	str	r3, [r1, #4]
 8005c0e:	e01a      	b.n	8005c46 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c10:	4b2b      	ldr	r3, [pc, #172]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a2a      	ldr	r2, [pc, #168]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005c16:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c1c:	f7fc fdde 	bl	80027dc <HAL_GetTick>
 8005c20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005c22:	e008      	b.n	8005c36 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c24:	f7fc fdda 	bl	80027dc <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	d901      	bls.n	8005c36 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005c32:	2303      	movs	r3, #3
 8005c34:	e20e      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005c36:	4b22      	ldr	r3, [pc, #136]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d1f0      	bne.n	8005c24 <HAL_RCC_OscConfig+0x1e0>
 8005c42:	e000      	b.n	8005c46 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005c44:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0308 	and.w	r3, r3, #8
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d041      	beq.n	8005cd6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	695b      	ldr	r3, [r3, #20]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d01c      	beq.n	8005c94 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c5a:	4b19      	ldr	r3, [pc, #100]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005c5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c60:	4a17      	ldr	r2, [pc, #92]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005c62:	f043 0301 	orr.w	r3, r3, #1
 8005c66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c6a:	f7fc fdb7 	bl	80027dc <HAL_GetTick>
 8005c6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005c70:	e008      	b.n	8005c84 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c72:	f7fc fdb3 	bl	80027dc <HAL_GetTick>
 8005c76:	4602      	mov	r2, r0
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	1ad3      	subs	r3, r2, r3
 8005c7c:	2b02      	cmp	r3, #2
 8005c7e:	d901      	bls.n	8005c84 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005c80:	2303      	movs	r3, #3
 8005c82:	e1e7      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005c84:	4b0e      	ldr	r3, [pc, #56]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005c86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c8a:	f003 0302 	and.w	r3, r3, #2
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d0ef      	beq.n	8005c72 <HAL_RCC_OscConfig+0x22e>
 8005c92:	e020      	b.n	8005cd6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c94:	4b0a      	ldr	r3, [pc, #40]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005c96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c9a:	4a09      	ldr	r2, [pc, #36]	@ (8005cc0 <HAL_RCC_OscConfig+0x27c>)
 8005c9c:	f023 0301 	bic.w	r3, r3, #1
 8005ca0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ca4:	f7fc fd9a 	bl	80027dc <HAL_GetTick>
 8005ca8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005caa:	e00d      	b.n	8005cc8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cac:	f7fc fd96 	bl	80027dc <HAL_GetTick>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	1ad3      	subs	r3, r2, r3
 8005cb6:	2b02      	cmp	r3, #2
 8005cb8:	d906      	bls.n	8005cc8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e1ca      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
 8005cbe:	bf00      	nop
 8005cc0:	40021000 	.word	0x40021000
 8005cc4:	2000005c 	.word	0x2000005c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005cc8:	4b8c      	ldr	r3, [pc, #560]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005cca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005cce:	f003 0302 	and.w	r3, r3, #2
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d1ea      	bne.n	8005cac <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f003 0304 	and.w	r3, r3, #4
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	f000 80a6 	beq.w	8005e30 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005ce8:	4b84      	ldr	r3, [pc, #528]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005cea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d101      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x2b4>
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e000      	b.n	8005cfa <HAL_RCC_OscConfig+0x2b6>
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d00d      	beq.n	8005d1a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cfe:	4b7f      	ldr	r3, [pc, #508]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d02:	4a7e      	ldr	r2, [pc, #504]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005d04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005d08:	6593      	str	r3, [r2, #88]	@ 0x58
 8005d0a:	4b7c      	ldr	r3, [pc, #496]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d12:	60fb      	str	r3, [r7, #12]
 8005d14:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005d16:	2301      	movs	r3, #1
 8005d18:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d1a:	4b79      	ldr	r3, [pc, #484]	@ (8005f00 <HAL_RCC_OscConfig+0x4bc>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d118      	bne.n	8005d58 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d26:	4b76      	ldr	r3, [pc, #472]	@ (8005f00 <HAL_RCC_OscConfig+0x4bc>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a75      	ldr	r2, [pc, #468]	@ (8005f00 <HAL_RCC_OscConfig+0x4bc>)
 8005d2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005d30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d32:	f7fc fd53 	bl	80027dc <HAL_GetTick>
 8005d36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d38:	e008      	b.n	8005d4c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d3a:	f7fc fd4f 	bl	80027dc <HAL_GetTick>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	1ad3      	subs	r3, r2, r3
 8005d44:	2b02      	cmp	r3, #2
 8005d46:	d901      	bls.n	8005d4c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	e183      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d4c:	4b6c      	ldr	r3, [pc, #432]	@ (8005f00 <HAL_RCC_OscConfig+0x4bc>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d0f0      	beq.n	8005d3a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d108      	bne.n	8005d72 <HAL_RCC_OscConfig+0x32e>
 8005d60:	4b66      	ldr	r3, [pc, #408]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d66:	4a65      	ldr	r2, [pc, #404]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005d68:	f043 0301 	orr.w	r3, r3, #1
 8005d6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005d70:	e024      	b.n	8005dbc <HAL_RCC_OscConfig+0x378>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	2b05      	cmp	r3, #5
 8005d78:	d110      	bne.n	8005d9c <HAL_RCC_OscConfig+0x358>
 8005d7a:	4b60      	ldr	r3, [pc, #384]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005d7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d80:	4a5e      	ldr	r2, [pc, #376]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005d82:	f043 0304 	orr.w	r3, r3, #4
 8005d86:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005d8a:	4b5c      	ldr	r3, [pc, #368]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d90:	4a5a      	ldr	r2, [pc, #360]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005d92:	f043 0301 	orr.w	r3, r3, #1
 8005d96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005d9a:	e00f      	b.n	8005dbc <HAL_RCC_OscConfig+0x378>
 8005d9c:	4b57      	ldr	r3, [pc, #348]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005da2:	4a56      	ldr	r2, [pc, #344]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005da4:	f023 0301 	bic.w	r3, r3, #1
 8005da8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005dac:	4b53      	ldr	r3, [pc, #332]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005db2:	4a52      	ldr	r2, [pc, #328]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005db4:	f023 0304 	bic.w	r3, r3, #4
 8005db8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d016      	beq.n	8005df2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dc4:	f7fc fd0a 	bl	80027dc <HAL_GetTick>
 8005dc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005dca:	e00a      	b.n	8005de2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dcc:	f7fc fd06 	bl	80027dc <HAL_GetTick>
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	1ad3      	subs	r3, r2, r3
 8005dd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d901      	bls.n	8005de2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e138      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005de2:	4b46      	ldr	r3, [pc, #280]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005de8:	f003 0302 	and.w	r3, r3, #2
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d0ed      	beq.n	8005dcc <HAL_RCC_OscConfig+0x388>
 8005df0:	e015      	b.n	8005e1e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005df2:	f7fc fcf3 	bl	80027dc <HAL_GetTick>
 8005df6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005df8:	e00a      	b.n	8005e10 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dfa:	f7fc fcef 	bl	80027dc <HAL_GetTick>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	1ad3      	subs	r3, r2, r3
 8005e04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d901      	bls.n	8005e10 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005e0c:	2303      	movs	r3, #3
 8005e0e:	e121      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e10:	4b3a      	ldr	r3, [pc, #232]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005e12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e16:	f003 0302 	and.w	r3, r3, #2
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d1ed      	bne.n	8005dfa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005e1e:	7ffb      	ldrb	r3, [r7, #31]
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d105      	bne.n	8005e30 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e24:	4b35      	ldr	r3, [pc, #212]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e28:	4a34      	ldr	r2, [pc, #208]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005e2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e2e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f003 0320 	and.w	r3, r3, #32
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d03c      	beq.n	8005eb6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	699b      	ldr	r3, [r3, #24]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d01c      	beq.n	8005e7e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005e44:	4b2d      	ldr	r3, [pc, #180]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005e46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e4a:	4a2c      	ldr	r2, [pc, #176]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005e4c:	f043 0301 	orr.w	r3, r3, #1
 8005e50:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e54:	f7fc fcc2 	bl	80027dc <HAL_GetTick>
 8005e58:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005e5a:	e008      	b.n	8005e6e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005e5c:	f7fc fcbe 	bl	80027dc <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	2b02      	cmp	r3, #2
 8005e68:	d901      	bls.n	8005e6e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005e6a:	2303      	movs	r3, #3
 8005e6c:	e0f2      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005e6e:	4b23      	ldr	r3, [pc, #140]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005e70:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e74:	f003 0302 	and.w	r3, r3, #2
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d0ef      	beq.n	8005e5c <HAL_RCC_OscConfig+0x418>
 8005e7c:	e01b      	b.n	8005eb6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005e7e:	4b1f      	ldr	r3, [pc, #124]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005e80:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005e84:	4a1d      	ldr	r2, [pc, #116]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005e86:	f023 0301 	bic.w	r3, r3, #1
 8005e8a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e8e:	f7fc fca5 	bl	80027dc <HAL_GetTick>
 8005e92:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005e94:	e008      	b.n	8005ea8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005e96:	f7fc fca1 	bl	80027dc <HAL_GetTick>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	2b02      	cmp	r3, #2
 8005ea2:	d901      	bls.n	8005ea8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005ea4:	2303      	movs	r3, #3
 8005ea6:	e0d5      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ea8:	4b14      	ldr	r3, [pc, #80]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005eaa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005eae:	f003 0302 	and.w	r3, r3, #2
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d1ef      	bne.n	8005e96 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	69db      	ldr	r3, [r3, #28]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	f000 80c9 	beq.w	8006052 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ec0:	4b0e      	ldr	r3, [pc, #56]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	f003 030c 	and.w	r3, r3, #12
 8005ec8:	2b0c      	cmp	r3, #12
 8005eca:	f000 8083 	beq.w	8005fd4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	69db      	ldr	r3, [r3, #28]
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d15e      	bne.n	8005f94 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ed6:	4b09      	ldr	r3, [pc, #36]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a08      	ldr	r2, [pc, #32]	@ (8005efc <HAL_RCC_OscConfig+0x4b8>)
 8005edc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ee0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ee2:	f7fc fc7b 	bl	80027dc <HAL_GetTick>
 8005ee6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ee8:	e00c      	b.n	8005f04 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005eea:	f7fc fc77 	bl	80027dc <HAL_GetTick>
 8005eee:	4602      	mov	r2, r0
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	1ad3      	subs	r3, r2, r3
 8005ef4:	2b02      	cmp	r3, #2
 8005ef6:	d905      	bls.n	8005f04 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	e0ab      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
 8005efc:	40021000 	.word	0x40021000
 8005f00:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f04:	4b55      	ldr	r3, [pc, #340]	@ (800605c <HAL_RCC_OscConfig+0x618>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d1ec      	bne.n	8005eea <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f10:	4b52      	ldr	r3, [pc, #328]	@ (800605c <HAL_RCC_OscConfig+0x618>)
 8005f12:	68da      	ldr	r2, [r3, #12]
 8005f14:	4b52      	ldr	r3, [pc, #328]	@ (8006060 <HAL_RCC_OscConfig+0x61c>)
 8005f16:	4013      	ands	r3, r2
 8005f18:	687a      	ldr	r2, [r7, #4]
 8005f1a:	6a11      	ldr	r1, [r2, #32]
 8005f1c:	687a      	ldr	r2, [r7, #4]
 8005f1e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005f20:	3a01      	subs	r2, #1
 8005f22:	0112      	lsls	r2, r2, #4
 8005f24:	4311      	orrs	r1, r2
 8005f26:	687a      	ldr	r2, [r7, #4]
 8005f28:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005f2a:	0212      	lsls	r2, r2, #8
 8005f2c:	4311      	orrs	r1, r2
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005f32:	0852      	lsrs	r2, r2, #1
 8005f34:	3a01      	subs	r2, #1
 8005f36:	0552      	lsls	r2, r2, #21
 8005f38:	4311      	orrs	r1, r2
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005f3e:	0852      	lsrs	r2, r2, #1
 8005f40:	3a01      	subs	r2, #1
 8005f42:	0652      	lsls	r2, r2, #25
 8005f44:	4311      	orrs	r1, r2
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005f4a:	06d2      	lsls	r2, r2, #27
 8005f4c:	430a      	orrs	r2, r1
 8005f4e:	4943      	ldr	r1, [pc, #268]	@ (800605c <HAL_RCC_OscConfig+0x618>)
 8005f50:	4313      	orrs	r3, r2
 8005f52:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f54:	4b41      	ldr	r3, [pc, #260]	@ (800605c <HAL_RCC_OscConfig+0x618>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a40      	ldr	r2, [pc, #256]	@ (800605c <HAL_RCC_OscConfig+0x618>)
 8005f5a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f5e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005f60:	4b3e      	ldr	r3, [pc, #248]	@ (800605c <HAL_RCC_OscConfig+0x618>)
 8005f62:	68db      	ldr	r3, [r3, #12]
 8005f64:	4a3d      	ldr	r2, [pc, #244]	@ (800605c <HAL_RCC_OscConfig+0x618>)
 8005f66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f6a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f6c:	f7fc fc36 	bl	80027dc <HAL_GetTick>
 8005f70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f72:	e008      	b.n	8005f86 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f74:	f7fc fc32 	bl	80027dc <HAL_GetTick>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	1ad3      	subs	r3, r2, r3
 8005f7e:	2b02      	cmp	r3, #2
 8005f80:	d901      	bls.n	8005f86 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005f82:	2303      	movs	r3, #3
 8005f84:	e066      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f86:	4b35      	ldr	r3, [pc, #212]	@ (800605c <HAL_RCC_OscConfig+0x618>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d0f0      	beq.n	8005f74 <HAL_RCC_OscConfig+0x530>
 8005f92:	e05e      	b.n	8006052 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f94:	4b31      	ldr	r3, [pc, #196]	@ (800605c <HAL_RCC_OscConfig+0x618>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a30      	ldr	r2, [pc, #192]	@ (800605c <HAL_RCC_OscConfig+0x618>)
 8005f9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fa0:	f7fc fc1c 	bl	80027dc <HAL_GetTick>
 8005fa4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fa6:	e008      	b.n	8005fba <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fa8:	f7fc fc18 	bl	80027dc <HAL_GetTick>
 8005fac:	4602      	mov	r2, r0
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	1ad3      	subs	r3, r2, r3
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d901      	bls.n	8005fba <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e04c      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fba:	4b28      	ldr	r3, [pc, #160]	@ (800605c <HAL_RCC_OscConfig+0x618>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d1f0      	bne.n	8005fa8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005fc6:	4b25      	ldr	r3, [pc, #148]	@ (800605c <HAL_RCC_OscConfig+0x618>)
 8005fc8:	68da      	ldr	r2, [r3, #12]
 8005fca:	4924      	ldr	r1, [pc, #144]	@ (800605c <HAL_RCC_OscConfig+0x618>)
 8005fcc:	4b25      	ldr	r3, [pc, #148]	@ (8006064 <HAL_RCC_OscConfig+0x620>)
 8005fce:	4013      	ands	r3, r2
 8005fd0:	60cb      	str	r3, [r1, #12]
 8005fd2:	e03e      	b.n	8006052 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	69db      	ldr	r3, [r3, #28]
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d101      	bne.n	8005fe0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005fdc:	2301      	movs	r3, #1
 8005fde:	e039      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005fe0:	4b1e      	ldr	r3, [pc, #120]	@ (800605c <HAL_RCC_OscConfig+0x618>)
 8005fe2:	68db      	ldr	r3, [r3, #12]
 8005fe4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	f003 0203 	and.w	r2, r3, #3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6a1b      	ldr	r3, [r3, #32]
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d12c      	bne.n	800604e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ffe:	3b01      	subs	r3, #1
 8006000:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006002:	429a      	cmp	r2, r3
 8006004:	d123      	bne.n	800604e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006010:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006012:	429a      	cmp	r2, r3
 8006014:	d11b      	bne.n	800604e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006020:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006022:	429a      	cmp	r2, r3
 8006024:	d113      	bne.n	800604e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006030:	085b      	lsrs	r3, r3, #1
 8006032:	3b01      	subs	r3, #1
 8006034:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006036:	429a      	cmp	r2, r3
 8006038:	d109      	bne.n	800604e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006044:	085b      	lsrs	r3, r3, #1
 8006046:	3b01      	subs	r3, #1
 8006048:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800604a:	429a      	cmp	r2, r3
 800604c:	d001      	beq.n	8006052 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	e000      	b.n	8006054 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006052:	2300      	movs	r3, #0
}
 8006054:	4618      	mov	r0, r3
 8006056:	3720      	adds	r7, #32
 8006058:	46bd      	mov	sp, r7
 800605a:	bd80      	pop	{r7, pc}
 800605c:	40021000 	.word	0x40021000
 8006060:	019f800c 	.word	0x019f800c
 8006064:	feeefffc 	.word	0xfeeefffc

08006068 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b086      	sub	sp, #24
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006072:	2300      	movs	r3, #0
 8006074:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d101      	bne.n	8006080 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	e11e      	b.n	80062be <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006080:	4b91      	ldr	r3, [pc, #580]	@ (80062c8 <HAL_RCC_ClockConfig+0x260>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f003 030f 	and.w	r3, r3, #15
 8006088:	683a      	ldr	r2, [r7, #0]
 800608a:	429a      	cmp	r2, r3
 800608c:	d910      	bls.n	80060b0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800608e:	4b8e      	ldr	r3, [pc, #568]	@ (80062c8 <HAL_RCC_ClockConfig+0x260>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f023 020f 	bic.w	r2, r3, #15
 8006096:	498c      	ldr	r1, [pc, #560]	@ (80062c8 <HAL_RCC_ClockConfig+0x260>)
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	4313      	orrs	r3, r2
 800609c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800609e:	4b8a      	ldr	r3, [pc, #552]	@ (80062c8 <HAL_RCC_ClockConfig+0x260>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f003 030f 	and.w	r3, r3, #15
 80060a6:	683a      	ldr	r2, [r7, #0]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d001      	beq.n	80060b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80060ac:	2301      	movs	r3, #1
 80060ae:	e106      	b.n	80062be <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f003 0301 	and.w	r3, r3, #1
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d073      	beq.n	80061a4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	2b03      	cmp	r3, #3
 80060c2:	d129      	bne.n	8006118 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80060c4:	4b81      	ldr	r3, [pc, #516]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d101      	bne.n	80060d4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80060d0:	2301      	movs	r3, #1
 80060d2:	e0f4      	b.n	80062be <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80060d4:	f000 f99e 	bl	8006414 <RCC_GetSysClockFreqFromPLLSource>
 80060d8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	4a7c      	ldr	r2, [pc, #496]	@ (80062d0 <HAL_RCC_ClockConfig+0x268>)
 80060de:	4293      	cmp	r3, r2
 80060e0:	d93f      	bls.n	8006162 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80060e2:	4b7a      	ldr	r3, [pc, #488]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 80060e4:	689b      	ldr	r3, [r3, #8]
 80060e6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d009      	beq.n	8006102 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d033      	beq.n	8006162 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d12f      	bne.n	8006162 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006102:	4b72      	ldr	r3, [pc, #456]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 8006104:	689b      	ldr	r3, [r3, #8]
 8006106:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800610a:	4a70      	ldr	r2, [pc, #448]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 800610c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006110:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006112:	2380      	movs	r3, #128	@ 0x80
 8006114:	617b      	str	r3, [r7, #20]
 8006116:	e024      	b.n	8006162 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	2b02      	cmp	r3, #2
 800611e:	d107      	bne.n	8006130 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006120:	4b6a      	ldr	r3, [pc, #424]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006128:	2b00      	cmp	r3, #0
 800612a:	d109      	bne.n	8006140 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800612c:	2301      	movs	r3, #1
 800612e:	e0c6      	b.n	80062be <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006130:	4b66      	ldr	r3, [pc, #408]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006138:	2b00      	cmp	r3, #0
 800613a:	d101      	bne.n	8006140 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	e0be      	b.n	80062be <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006140:	f000 f8ce 	bl	80062e0 <HAL_RCC_GetSysClockFreq>
 8006144:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	4a61      	ldr	r2, [pc, #388]	@ (80062d0 <HAL_RCC_ClockConfig+0x268>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d909      	bls.n	8006162 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800614e:	4b5f      	ldr	r3, [pc, #380]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006156:	4a5d      	ldr	r2, [pc, #372]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 8006158:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800615c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800615e:	2380      	movs	r3, #128	@ 0x80
 8006160:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006162:	4b5a      	ldr	r3, [pc, #360]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	f023 0203 	bic.w	r2, r3, #3
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	4957      	ldr	r1, [pc, #348]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 8006170:	4313      	orrs	r3, r2
 8006172:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006174:	f7fc fb32 	bl	80027dc <HAL_GetTick>
 8006178:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800617a:	e00a      	b.n	8006192 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800617c:	f7fc fb2e 	bl	80027dc <HAL_GetTick>
 8006180:	4602      	mov	r2, r0
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	1ad3      	subs	r3, r2, r3
 8006186:	f241 3288 	movw	r2, #5000	@ 0x1388
 800618a:	4293      	cmp	r3, r2
 800618c:	d901      	bls.n	8006192 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800618e:	2303      	movs	r3, #3
 8006190:	e095      	b.n	80062be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006192:	4b4e      	ldr	r3, [pc, #312]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	f003 020c 	and.w	r2, r3, #12
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d1eb      	bne.n	800617c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f003 0302 	and.w	r3, r3, #2
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d023      	beq.n	80061f8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f003 0304 	and.w	r3, r3, #4
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d005      	beq.n	80061c8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80061bc:	4b43      	ldr	r3, [pc, #268]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	4a42      	ldr	r2, [pc, #264]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 80061c2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80061c6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 0308 	and.w	r3, r3, #8
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d007      	beq.n	80061e4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80061d4:	4b3d      	ldr	r3, [pc, #244]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80061dc:	4a3b      	ldr	r2, [pc, #236]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 80061de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80061e2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061e4:	4b39      	ldr	r3, [pc, #228]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	4936      	ldr	r1, [pc, #216]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 80061f2:	4313      	orrs	r3, r2
 80061f4:	608b      	str	r3, [r1, #8]
 80061f6:	e008      	b.n	800620a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	2b80      	cmp	r3, #128	@ 0x80
 80061fc:	d105      	bne.n	800620a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80061fe:	4b33      	ldr	r3, [pc, #204]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	4a32      	ldr	r2, [pc, #200]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 8006204:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006208:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800620a:	4b2f      	ldr	r3, [pc, #188]	@ (80062c8 <HAL_RCC_ClockConfig+0x260>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f003 030f 	and.w	r3, r3, #15
 8006212:	683a      	ldr	r2, [r7, #0]
 8006214:	429a      	cmp	r2, r3
 8006216:	d21d      	bcs.n	8006254 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006218:	4b2b      	ldr	r3, [pc, #172]	@ (80062c8 <HAL_RCC_ClockConfig+0x260>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f023 020f 	bic.w	r2, r3, #15
 8006220:	4929      	ldr	r1, [pc, #164]	@ (80062c8 <HAL_RCC_ClockConfig+0x260>)
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	4313      	orrs	r3, r2
 8006226:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006228:	f7fc fad8 	bl	80027dc <HAL_GetTick>
 800622c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800622e:	e00a      	b.n	8006246 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006230:	f7fc fad4 	bl	80027dc <HAL_GetTick>
 8006234:	4602      	mov	r2, r0
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	1ad3      	subs	r3, r2, r3
 800623a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800623e:	4293      	cmp	r3, r2
 8006240:	d901      	bls.n	8006246 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006242:	2303      	movs	r3, #3
 8006244:	e03b      	b.n	80062be <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006246:	4b20      	ldr	r3, [pc, #128]	@ (80062c8 <HAL_RCC_ClockConfig+0x260>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 030f 	and.w	r3, r3, #15
 800624e:	683a      	ldr	r2, [r7, #0]
 8006250:	429a      	cmp	r2, r3
 8006252:	d1ed      	bne.n	8006230 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 0304 	and.w	r3, r3, #4
 800625c:	2b00      	cmp	r3, #0
 800625e:	d008      	beq.n	8006272 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006260:	4b1a      	ldr	r3, [pc, #104]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	68db      	ldr	r3, [r3, #12]
 800626c:	4917      	ldr	r1, [pc, #92]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 800626e:	4313      	orrs	r3, r2
 8006270:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f003 0308 	and.w	r3, r3, #8
 800627a:	2b00      	cmp	r3, #0
 800627c:	d009      	beq.n	8006292 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800627e:	4b13      	ldr	r3, [pc, #76]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 8006280:	689b      	ldr	r3, [r3, #8]
 8006282:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	691b      	ldr	r3, [r3, #16]
 800628a:	00db      	lsls	r3, r3, #3
 800628c:	490f      	ldr	r1, [pc, #60]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 800628e:	4313      	orrs	r3, r2
 8006290:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006292:	f000 f825 	bl	80062e0 <HAL_RCC_GetSysClockFreq>
 8006296:	4602      	mov	r2, r0
 8006298:	4b0c      	ldr	r3, [pc, #48]	@ (80062cc <HAL_RCC_ClockConfig+0x264>)
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	091b      	lsrs	r3, r3, #4
 800629e:	f003 030f 	and.w	r3, r3, #15
 80062a2:	490c      	ldr	r1, [pc, #48]	@ (80062d4 <HAL_RCC_ClockConfig+0x26c>)
 80062a4:	5ccb      	ldrb	r3, [r1, r3]
 80062a6:	f003 031f 	and.w	r3, r3, #31
 80062aa:	fa22 f303 	lsr.w	r3, r2, r3
 80062ae:	4a0a      	ldr	r2, [pc, #40]	@ (80062d8 <HAL_RCC_ClockConfig+0x270>)
 80062b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80062b2:	4b0a      	ldr	r3, [pc, #40]	@ (80062dc <HAL_RCC_ClockConfig+0x274>)
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4618      	mov	r0, r3
 80062b8:	f7fc fa44 	bl	8002744 <HAL_InitTick>
 80062bc:	4603      	mov	r3, r0
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3718      	adds	r7, #24
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
 80062c6:	bf00      	nop
 80062c8:	40022000 	.word	0x40022000
 80062cc:	40021000 	.word	0x40021000
 80062d0:	04c4b400 	.word	0x04c4b400
 80062d4:	0800b3e4 	.word	0x0800b3e4
 80062d8:	20000058 	.word	0x20000058
 80062dc:	2000005c 	.word	0x2000005c

080062e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b087      	sub	sp, #28
 80062e4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80062e6:	4b2c      	ldr	r3, [pc, #176]	@ (8006398 <HAL_RCC_GetSysClockFreq+0xb8>)
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	f003 030c 	and.w	r3, r3, #12
 80062ee:	2b04      	cmp	r3, #4
 80062f0:	d102      	bne.n	80062f8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80062f2:	4b2a      	ldr	r3, [pc, #168]	@ (800639c <HAL_RCC_GetSysClockFreq+0xbc>)
 80062f4:	613b      	str	r3, [r7, #16]
 80062f6:	e047      	b.n	8006388 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80062f8:	4b27      	ldr	r3, [pc, #156]	@ (8006398 <HAL_RCC_GetSysClockFreq+0xb8>)
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	f003 030c 	and.w	r3, r3, #12
 8006300:	2b08      	cmp	r3, #8
 8006302:	d102      	bne.n	800630a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006304:	4b26      	ldr	r3, [pc, #152]	@ (80063a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006306:	613b      	str	r3, [r7, #16]
 8006308:	e03e      	b.n	8006388 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800630a:	4b23      	ldr	r3, [pc, #140]	@ (8006398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	f003 030c 	and.w	r3, r3, #12
 8006312:	2b0c      	cmp	r3, #12
 8006314:	d136      	bne.n	8006384 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006316:	4b20      	ldr	r3, [pc, #128]	@ (8006398 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006318:	68db      	ldr	r3, [r3, #12]
 800631a:	f003 0303 	and.w	r3, r3, #3
 800631e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006320:	4b1d      	ldr	r3, [pc, #116]	@ (8006398 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	091b      	lsrs	r3, r3, #4
 8006326:	f003 030f 	and.w	r3, r3, #15
 800632a:	3301      	adds	r3, #1
 800632c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2b03      	cmp	r3, #3
 8006332:	d10c      	bne.n	800634e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006334:	4a1a      	ldr	r2, [pc, #104]	@ (80063a0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	fbb2 f3f3 	udiv	r3, r2, r3
 800633c:	4a16      	ldr	r2, [pc, #88]	@ (8006398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800633e:	68d2      	ldr	r2, [r2, #12]
 8006340:	0a12      	lsrs	r2, r2, #8
 8006342:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006346:	fb02 f303 	mul.w	r3, r2, r3
 800634a:	617b      	str	r3, [r7, #20]
      break;
 800634c:	e00c      	b.n	8006368 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800634e:	4a13      	ldr	r2, [pc, #76]	@ (800639c <HAL_RCC_GetSysClockFreq+0xbc>)
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	fbb2 f3f3 	udiv	r3, r2, r3
 8006356:	4a10      	ldr	r2, [pc, #64]	@ (8006398 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006358:	68d2      	ldr	r2, [r2, #12]
 800635a:	0a12      	lsrs	r2, r2, #8
 800635c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006360:	fb02 f303 	mul.w	r3, r2, r3
 8006364:	617b      	str	r3, [r7, #20]
      break;
 8006366:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006368:	4b0b      	ldr	r3, [pc, #44]	@ (8006398 <HAL_RCC_GetSysClockFreq+0xb8>)
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	0e5b      	lsrs	r3, r3, #25
 800636e:	f003 0303 	and.w	r3, r3, #3
 8006372:	3301      	adds	r3, #1
 8006374:	005b      	lsls	r3, r3, #1
 8006376:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006378:	697a      	ldr	r2, [r7, #20]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006380:	613b      	str	r3, [r7, #16]
 8006382:	e001      	b.n	8006388 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006384:	2300      	movs	r3, #0
 8006386:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006388:	693b      	ldr	r3, [r7, #16]
}
 800638a:	4618      	mov	r0, r3
 800638c:	371c      	adds	r7, #28
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr
 8006396:	bf00      	nop
 8006398:	40021000 	.word	0x40021000
 800639c:	00f42400 	.word	0x00f42400
 80063a0:	007a1200 	.word	0x007a1200

080063a4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063a4:	b480      	push	{r7}
 80063a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80063a8:	4b03      	ldr	r3, [pc, #12]	@ (80063b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80063aa:	681b      	ldr	r3, [r3, #0]
}
 80063ac:	4618      	mov	r0, r3
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr
 80063b6:	bf00      	nop
 80063b8:	20000058 	.word	0x20000058

080063bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80063c0:	f7ff fff0 	bl	80063a4 <HAL_RCC_GetHCLKFreq>
 80063c4:	4602      	mov	r2, r0
 80063c6:	4b06      	ldr	r3, [pc, #24]	@ (80063e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	0a1b      	lsrs	r3, r3, #8
 80063cc:	f003 0307 	and.w	r3, r3, #7
 80063d0:	4904      	ldr	r1, [pc, #16]	@ (80063e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80063d2:	5ccb      	ldrb	r3, [r1, r3]
 80063d4:	f003 031f 	and.w	r3, r3, #31
 80063d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063dc:	4618      	mov	r0, r3
 80063de:	bd80      	pop	{r7, pc}
 80063e0:	40021000 	.word	0x40021000
 80063e4:	0800b3f4 	.word	0x0800b3f4

080063e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80063ec:	f7ff ffda 	bl	80063a4 <HAL_RCC_GetHCLKFreq>
 80063f0:	4602      	mov	r2, r0
 80063f2:	4b06      	ldr	r3, [pc, #24]	@ (800640c <HAL_RCC_GetPCLK2Freq+0x24>)
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	0adb      	lsrs	r3, r3, #11
 80063f8:	f003 0307 	and.w	r3, r3, #7
 80063fc:	4904      	ldr	r1, [pc, #16]	@ (8006410 <HAL_RCC_GetPCLK2Freq+0x28>)
 80063fe:	5ccb      	ldrb	r3, [r1, r3]
 8006400:	f003 031f 	and.w	r3, r3, #31
 8006404:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006408:	4618      	mov	r0, r3
 800640a:	bd80      	pop	{r7, pc}
 800640c:	40021000 	.word	0x40021000
 8006410:	0800b3f4 	.word	0x0800b3f4

08006414 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006414:	b480      	push	{r7}
 8006416:	b087      	sub	sp, #28
 8006418:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800641a:	4b1e      	ldr	r3, [pc, #120]	@ (8006494 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800641c:	68db      	ldr	r3, [r3, #12]
 800641e:	f003 0303 	and.w	r3, r3, #3
 8006422:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006424:	4b1b      	ldr	r3, [pc, #108]	@ (8006494 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	091b      	lsrs	r3, r3, #4
 800642a:	f003 030f 	and.w	r3, r3, #15
 800642e:	3301      	adds	r3, #1
 8006430:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	2b03      	cmp	r3, #3
 8006436:	d10c      	bne.n	8006452 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006438:	4a17      	ldr	r2, [pc, #92]	@ (8006498 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006440:	4a14      	ldr	r2, [pc, #80]	@ (8006494 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006442:	68d2      	ldr	r2, [r2, #12]
 8006444:	0a12      	lsrs	r2, r2, #8
 8006446:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800644a:	fb02 f303 	mul.w	r3, r2, r3
 800644e:	617b      	str	r3, [r7, #20]
    break;
 8006450:	e00c      	b.n	800646c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006452:	4a12      	ldr	r2, [pc, #72]	@ (800649c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	fbb2 f3f3 	udiv	r3, r2, r3
 800645a:	4a0e      	ldr	r2, [pc, #56]	@ (8006494 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800645c:	68d2      	ldr	r2, [r2, #12]
 800645e:	0a12      	lsrs	r2, r2, #8
 8006460:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006464:	fb02 f303 	mul.w	r3, r2, r3
 8006468:	617b      	str	r3, [r7, #20]
    break;
 800646a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800646c:	4b09      	ldr	r3, [pc, #36]	@ (8006494 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	0e5b      	lsrs	r3, r3, #25
 8006472:	f003 0303 	and.w	r3, r3, #3
 8006476:	3301      	adds	r3, #1
 8006478:	005b      	lsls	r3, r3, #1
 800647a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800647c:	697a      	ldr	r2, [r7, #20]
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	fbb2 f3f3 	udiv	r3, r2, r3
 8006484:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006486:	687b      	ldr	r3, [r7, #4]
}
 8006488:	4618      	mov	r0, r3
 800648a:	371c      	adds	r7, #28
 800648c:	46bd      	mov	sp, r7
 800648e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006492:	4770      	bx	lr
 8006494:	40021000 	.word	0x40021000
 8006498:	007a1200 	.word	0x007a1200
 800649c:	00f42400 	.word	0x00f42400

080064a0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b086      	sub	sp, #24
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80064a8:	2300      	movs	r3, #0
 80064aa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80064ac:	2300      	movs	r3, #0
 80064ae:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	f000 8098 	beq.w	80065ee <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064be:	2300      	movs	r3, #0
 80064c0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064c2:	4b43      	ldr	r3, [pc, #268]	@ (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d10d      	bne.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064ce:	4b40      	ldr	r3, [pc, #256]	@ (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064d2:	4a3f      	ldr	r2, [pc, #252]	@ (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80064da:	4b3d      	ldr	r3, [pc, #244]	@ (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064e2:	60bb      	str	r3, [r7, #8]
 80064e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80064e6:	2301      	movs	r3, #1
 80064e8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80064ea:	4b3a      	ldr	r3, [pc, #232]	@ (80065d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4a39      	ldr	r2, [pc, #228]	@ (80065d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80064f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064f4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80064f6:	f7fc f971 	bl	80027dc <HAL_GetTick>
 80064fa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80064fc:	e009      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064fe:	f7fc f96d 	bl	80027dc <HAL_GetTick>
 8006502:	4602      	mov	r2, r0
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	1ad3      	subs	r3, r2, r3
 8006508:	2b02      	cmp	r3, #2
 800650a:	d902      	bls.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800650c:	2303      	movs	r3, #3
 800650e:	74fb      	strb	r3, [r7, #19]
        break;
 8006510:	e005      	b.n	800651e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006512:	4b30      	ldr	r3, [pc, #192]	@ (80065d4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800651a:	2b00      	cmp	r3, #0
 800651c:	d0ef      	beq.n	80064fe <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800651e:	7cfb      	ldrb	r3, [r7, #19]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d159      	bne.n	80065d8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006524:	4b2a      	ldr	r3, [pc, #168]	@ (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006526:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800652a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800652e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d01e      	beq.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800653a:	697a      	ldr	r2, [r7, #20]
 800653c:	429a      	cmp	r2, r3
 800653e:	d019      	beq.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006540:	4b23      	ldr	r3, [pc, #140]	@ (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006542:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006546:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800654a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800654c:	4b20      	ldr	r3, [pc, #128]	@ (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800654e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006552:	4a1f      	ldr	r2, [pc, #124]	@ (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006554:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006558:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800655c:	4b1c      	ldr	r3, [pc, #112]	@ (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800655e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006562:	4a1b      	ldr	r2, [pc, #108]	@ (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006564:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006568:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800656c:	4a18      	ldr	r2, [pc, #96]	@ (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	f003 0301 	and.w	r3, r3, #1
 800657a:	2b00      	cmp	r3, #0
 800657c:	d016      	beq.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800657e:	f7fc f92d 	bl	80027dc <HAL_GetTick>
 8006582:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006584:	e00b      	b.n	800659e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006586:	f7fc f929 	bl	80027dc <HAL_GetTick>
 800658a:	4602      	mov	r2, r0
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	1ad3      	subs	r3, r2, r3
 8006590:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006594:	4293      	cmp	r3, r2
 8006596:	d902      	bls.n	800659e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006598:	2303      	movs	r3, #3
 800659a:	74fb      	strb	r3, [r7, #19]
            break;
 800659c:	e006      	b.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800659e:	4b0c      	ldr	r3, [pc, #48]	@ (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80065a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065a4:	f003 0302 	and.w	r3, r3, #2
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d0ec      	beq.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80065ac:	7cfb      	ldrb	r3, [r7, #19]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d10b      	bne.n	80065ca <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80065b2:	4b07      	ldr	r3, [pc, #28]	@ (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80065b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065c0:	4903      	ldr	r1, [pc, #12]	@ (80065d0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80065c2:	4313      	orrs	r3, r2
 80065c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80065c8:	e008      	b.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80065ca:	7cfb      	ldrb	r3, [r7, #19]
 80065cc:	74bb      	strb	r3, [r7, #18]
 80065ce:	e005      	b.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80065d0:	40021000 	.word	0x40021000
 80065d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065d8:	7cfb      	ldrb	r3, [r7, #19]
 80065da:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80065dc:	7c7b      	ldrb	r3, [r7, #17]
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d105      	bne.n	80065ee <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065e2:	4ba6      	ldr	r3, [pc, #664]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065e6:	4aa5      	ldr	r2, [pc, #660]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80065ec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f003 0301 	and.w	r3, r3, #1
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d00a      	beq.n	8006610 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80065fa:	4ba0      	ldr	r3, [pc, #640]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006600:	f023 0203 	bic.w	r2, r3, #3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	499c      	ldr	r1, [pc, #624]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800660a:	4313      	orrs	r3, r2
 800660c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f003 0302 	and.w	r3, r3, #2
 8006618:	2b00      	cmp	r3, #0
 800661a:	d00a      	beq.n	8006632 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800661c:	4b97      	ldr	r3, [pc, #604]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800661e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006622:	f023 020c 	bic.w	r2, r3, #12
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	689b      	ldr	r3, [r3, #8]
 800662a:	4994      	ldr	r1, [pc, #592]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800662c:	4313      	orrs	r3, r2
 800662e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f003 0304 	and.w	r3, r3, #4
 800663a:	2b00      	cmp	r3, #0
 800663c:	d00a      	beq.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800663e:	4b8f      	ldr	r3, [pc, #572]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006640:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006644:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	498b      	ldr	r1, [pc, #556]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800664e:	4313      	orrs	r3, r2
 8006650:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 0308 	and.w	r3, r3, #8
 800665c:	2b00      	cmp	r3, #0
 800665e:	d00a      	beq.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006660:	4b86      	ldr	r3, [pc, #536]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006666:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	4983      	ldr	r1, [pc, #524]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006670:	4313      	orrs	r3, r2
 8006672:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 0320 	and.w	r3, r3, #32
 800667e:	2b00      	cmp	r3, #0
 8006680:	d00a      	beq.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006682:	4b7e      	ldr	r3, [pc, #504]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006684:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006688:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	695b      	ldr	r3, [r3, #20]
 8006690:	497a      	ldr	r1, [pc, #488]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006692:	4313      	orrs	r3, r2
 8006694:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d00a      	beq.n	80066ba <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80066a4:	4b75      	ldr	r3, [pc, #468]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066aa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	699b      	ldr	r3, [r3, #24]
 80066b2:	4972      	ldr	r1, [pc, #456]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066b4:	4313      	orrs	r3, r2
 80066b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d00a      	beq.n	80066dc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80066c6:	4b6d      	ldr	r3, [pc, #436]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066cc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	69db      	ldr	r3, [r3, #28]
 80066d4:	4969      	ldr	r1, [pc, #420]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066d6:	4313      	orrs	r3, r2
 80066d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d00a      	beq.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80066e8:	4b64      	ldr	r3, [pc, #400]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066ee:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6a1b      	ldr	r3, [r3, #32]
 80066f6:	4961      	ldr	r1, [pc, #388]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066f8:	4313      	orrs	r3, r2
 80066fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006706:	2b00      	cmp	r3, #0
 8006708:	d00a      	beq.n	8006720 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800670a:	4b5c      	ldr	r3, [pc, #368]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800670c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006710:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006718:	4958      	ldr	r1, [pc, #352]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800671a:	4313      	orrs	r3, r2
 800671c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006728:	2b00      	cmp	r3, #0
 800672a:	d015      	beq.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800672c:	4b53      	ldr	r3, [pc, #332]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800672e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006732:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800673a:	4950      	ldr	r1, [pc, #320]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800673c:	4313      	orrs	r3, r2
 800673e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006746:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800674a:	d105      	bne.n	8006758 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800674c:	4b4b      	ldr	r3, [pc, #300]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	4a4a      	ldr	r2, [pc, #296]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006752:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006756:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006760:	2b00      	cmp	r3, #0
 8006762:	d015      	beq.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006764:	4b45      	ldr	r3, [pc, #276]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800676a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006772:	4942      	ldr	r1, [pc, #264]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006774:	4313      	orrs	r3, r2
 8006776:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800677e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006782:	d105      	bne.n	8006790 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006784:	4b3d      	ldr	r3, [pc, #244]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006786:	68db      	ldr	r3, [r3, #12]
 8006788:	4a3c      	ldr	r2, [pc, #240]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800678a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800678e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006798:	2b00      	cmp	r3, #0
 800679a:	d015      	beq.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800679c:	4b37      	ldr	r3, [pc, #220]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800679e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067a2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067aa:	4934      	ldr	r1, [pc, #208]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067ac:	4313      	orrs	r3, r2
 80067ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067ba:	d105      	bne.n	80067c8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067bc:	4b2f      	ldr	r3, [pc, #188]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067be:	68db      	ldr	r3, [r3, #12]
 80067c0:	4a2e      	ldr	r2, [pc, #184]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067c6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d015      	beq.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80067d4:	4b29      	ldr	r3, [pc, #164]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067da:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067e2:	4926      	ldr	r1, [pc, #152]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067e4:	4313      	orrs	r3, r2
 80067e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067ee:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80067f2:	d105      	bne.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067f4:	4b21      	ldr	r3, [pc, #132]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067f6:	68db      	ldr	r3, [r3, #12]
 80067f8:	4a20      	ldr	r2, [pc, #128]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80067fe:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006808:	2b00      	cmp	r3, #0
 800680a:	d015      	beq.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800680c:	4b1b      	ldr	r3, [pc, #108]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800680e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006812:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800681a:	4918      	ldr	r1, [pc, #96]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800681c:	4313      	orrs	r3, r2
 800681e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006826:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800682a:	d105      	bne.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800682c:	4b13      	ldr	r3, [pc, #76]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800682e:	68db      	ldr	r3, [r3, #12]
 8006830:	4a12      	ldr	r2, [pc, #72]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006832:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006836:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006840:	2b00      	cmp	r3, #0
 8006842:	d015      	beq.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006844:	4b0d      	ldr	r3, [pc, #52]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800684a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006852:	490a      	ldr	r1, [pc, #40]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006854:	4313      	orrs	r3, r2
 8006856:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800685e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006862:	d105      	bne.n	8006870 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006864:	4b05      	ldr	r3, [pc, #20]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	4a04      	ldr	r2, [pc, #16]	@ (800687c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800686a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800686e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006870:	7cbb      	ldrb	r3, [r7, #18]
}
 8006872:	4618      	mov	r0, r3
 8006874:	3718      	adds	r7, #24
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
 800687a:	bf00      	nop
 800687c:	40021000 	.word	0x40021000

08006880 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b082      	sub	sp, #8
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d101      	bne.n	8006892 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800688e:	2301      	movs	r3, #1
 8006890:	e049      	b.n	8006926 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006898:	b2db      	uxtb	r3, r3
 800689a:	2b00      	cmp	r3, #0
 800689c:	d106      	bne.n	80068ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80068a6:	6878      	ldr	r0, [r7, #4]
 80068a8:	f7fb fc60 	bl	800216c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2202      	movs	r2, #2
 80068b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681a      	ldr	r2, [r3, #0]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	3304      	adds	r3, #4
 80068bc:	4619      	mov	r1, r3
 80068be:	4610      	mov	r0, r2
 80068c0:	f000 fd8a 	bl	80073d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2201      	movs	r2, #1
 80068c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2201      	movs	r2, #1
 80068e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2201      	movs	r2, #1
 80068f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2201      	movs	r2, #1
 8006900:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2201      	movs	r2, #1
 8006908:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2201      	movs	r2, #1
 8006918:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006924:	2300      	movs	r3, #0
}
 8006926:	4618      	mov	r0, r3
 8006928:	3708      	adds	r7, #8
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}
	...

08006930 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006930:	b480      	push	{r7}
 8006932:	b085      	sub	sp, #20
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800693e:	b2db      	uxtb	r3, r3
 8006940:	2b01      	cmp	r3, #1
 8006942:	d001      	beq.n	8006948 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006944:	2301      	movs	r3, #1
 8006946:	e042      	b.n	80069ce <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2202      	movs	r2, #2
 800694c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a21      	ldr	r2, [pc, #132]	@ (80069dc <HAL_TIM_Base_Start+0xac>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d018      	beq.n	800698c <HAL_TIM_Base_Start+0x5c>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006962:	d013      	beq.n	800698c <HAL_TIM_Base_Start+0x5c>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	4a1d      	ldr	r2, [pc, #116]	@ (80069e0 <HAL_TIM_Base_Start+0xb0>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d00e      	beq.n	800698c <HAL_TIM_Base_Start+0x5c>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a1c      	ldr	r2, [pc, #112]	@ (80069e4 <HAL_TIM_Base_Start+0xb4>)
 8006974:	4293      	cmp	r3, r2
 8006976:	d009      	beq.n	800698c <HAL_TIM_Base_Start+0x5c>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a1a      	ldr	r2, [pc, #104]	@ (80069e8 <HAL_TIM_Base_Start+0xb8>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d004      	beq.n	800698c <HAL_TIM_Base_Start+0x5c>
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	4a19      	ldr	r2, [pc, #100]	@ (80069ec <HAL_TIM_Base_Start+0xbc>)
 8006988:	4293      	cmp	r3, r2
 800698a:	d115      	bne.n	80069b8 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	689a      	ldr	r2, [r3, #8]
 8006992:	4b17      	ldr	r3, [pc, #92]	@ (80069f0 <HAL_TIM_Base_Start+0xc0>)
 8006994:	4013      	ands	r3, r2
 8006996:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	2b06      	cmp	r3, #6
 800699c:	d015      	beq.n	80069ca <HAL_TIM_Base_Start+0x9a>
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069a4:	d011      	beq.n	80069ca <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	681a      	ldr	r2, [r3, #0]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f042 0201 	orr.w	r2, r2, #1
 80069b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069b6:	e008      	b.n	80069ca <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	681a      	ldr	r2, [r3, #0]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	f042 0201 	orr.w	r2, r2, #1
 80069c6:	601a      	str	r2, [r3, #0]
 80069c8:	e000      	b.n	80069cc <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069ca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80069cc:	2300      	movs	r3, #0
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3714      	adds	r7, #20
 80069d2:	46bd      	mov	sp, r7
 80069d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d8:	4770      	bx	lr
 80069da:	bf00      	nop
 80069dc:	40012c00 	.word	0x40012c00
 80069e0:	40000400 	.word	0x40000400
 80069e4:	40000800 	.word	0x40000800
 80069e8:	40013400 	.word	0x40013400
 80069ec:	40014000 	.word	0x40014000
 80069f0:	00010007 	.word	0x00010007

080069f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b082      	sub	sp, #8
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d101      	bne.n	8006a06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e049      	b.n	8006a9a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a0c:	b2db      	uxtb	r3, r3
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d106      	bne.n	8006a20 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2200      	movs	r2, #0
 8006a16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f000 f841 	bl	8006aa2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2202      	movs	r2, #2
 8006a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	3304      	adds	r3, #4
 8006a30:	4619      	mov	r1, r3
 8006a32:	4610      	mov	r0, r2
 8006a34:	f000 fcd0 	bl	80073d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2201      	movs	r2, #1
 8006a44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2201      	movs	r2, #1
 8006a84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2201      	movs	r2, #1
 8006a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a98:	2300      	movs	r3, #0
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3708      	adds	r7, #8
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}

08006aa2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006aa2:	b480      	push	{r7}
 8006aa4:	b083      	sub	sp, #12
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006aaa:	bf00      	nop
 8006aac:	370c      	adds	r7, #12
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab4:	4770      	bx	lr
	...

08006ab8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d109      	bne.n	8006adc <HAL_TIM_PWM_Start+0x24>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006ace:	b2db      	uxtb	r3, r3
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	bf14      	ite	ne
 8006ad4:	2301      	movne	r3, #1
 8006ad6:	2300      	moveq	r3, #0
 8006ad8:	b2db      	uxtb	r3, r3
 8006ada:	e03c      	b.n	8006b56 <HAL_TIM_PWM_Start+0x9e>
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	2b04      	cmp	r3, #4
 8006ae0:	d109      	bne.n	8006af6 <HAL_TIM_PWM_Start+0x3e>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006ae8:	b2db      	uxtb	r3, r3
 8006aea:	2b01      	cmp	r3, #1
 8006aec:	bf14      	ite	ne
 8006aee:	2301      	movne	r3, #1
 8006af0:	2300      	moveq	r3, #0
 8006af2:	b2db      	uxtb	r3, r3
 8006af4:	e02f      	b.n	8006b56 <HAL_TIM_PWM_Start+0x9e>
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	2b08      	cmp	r3, #8
 8006afa:	d109      	bne.n	8006b10 <HAL_TIM_PWM_Start+0x58>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006b02:	b2db      	uxtb	r3, r3
 8006b04:	2b01      	cmp	r3, #1
 8006b06:	bf14      	ite	ne
 8006b08:	2301      	movne	r3, #1
 8006b0a:	2300      	moveq	r3, #0
 8006b0c:	b2db      	uxtb	r3, r3
 8006b0e:	e022      	b.n	8006b56 <HAL_TIM_PWM_Start+0x9e>
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	2b0c      	cmp	r3, #12
 8006b14:	d109      	bne.n	8006b2a <HAL_TIM_PWM_Start+0x72>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b1c:	b2db      	uxtb	r3, r3
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	bf14      	ite	ne
 8006b22:	2301      	movne	r3, #1
 8006b24:	2300      	moveq	r3, #0
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	e015      	b.n	8006b56 <HAL_TIM_PWM_Start+0x9e>
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	2b10      	cmp	r3, #16
 8006b2e:	d109      	bne.n	8006b44 <HAL_TIM_PWM_Start+0x8c>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b36:	b2db      	uxtb	r3, r3
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	bf14      	ite	ne
 8006b3c:	2301      	movne	r3, #1
 8006b3e:	2300      	moveq	r3, #0
 8006b40:	b2db      	uxtb	r3, r3
 8006b42:	e008      	b.n	8006b56 <HAL_TIM_PWM_Start+0x9e>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006b4a:	b2db      	uxtb	r3, r3
 8006b4c:	2b01      	cmp	r3, #1
 8006b4e:	bf14      	ite	ne
 8006b50:	2301      	movne	r3, #1
 8006b52:	2300      	moveq	r3, #0
 8006b54:	b2db      	uxtb	r3, r3
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d001      	beq.n	8006b5e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e097      	b.n	8006c8e <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d104      	bne.n	8006b6e <HAL_TIM_PWM_Start+0xb6>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2202      	movs	r2, #2
 8006b68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b6c:	e023      	b.n	8006bb6 <HAL_TIM_PWM_Start+0xfe>
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	2b04      	cmp	r3, #4
 8006b72:	d104      	bne.n	8006b7e <HAL_TIM_PWM_Start+0xc6>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2202      	movs	r2, #2
 8006b78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b7c:	e01b      	b.n	8006bb6 <HAL_TIM_PWM_Start+0xfe>
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	2b08      	cmp	r3, #8
 8006b82:	d104      	bne.n	8006b8e <HAL_TIM_PWM_Start+0xd6>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2202      	movs	r2, #2
 8006b88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b8c:	e013      	b.n	8006bb6 <HAL_TIM_PWM_Start+0xfe>
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	2b0c      	cmp	r3, #12
 8006b92:	d104      	bne.n	8006b9e <HAL_TIM_PWM_Start+0xe6>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2202      	movs	r2, #2
 8006b98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006b9c:	e00b      	b.n	8006bb6 <HAL_TIM_PWM_Start+0xfe>
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	2b10      	cmp	r3, #16
 8006ba2:	d104      	bne.n	8006bae <HAL_TIM_PWM_Start+0xf6>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2202      	movs	r2, #2
 8006ba8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006bac:	e003      	b.n	8006bb6 <HAL_TIM_PWM_Start+0xfe>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2202      	movs	r2, #2
 8006bb2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	2201      	movs	r2, #1
 8006bbc:	6839      	ldr	r1, [r7, #0]
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	f001 f838 	bl	8007c34 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a33      	ldr	r2, [pc, #204]	@ (8006c98 <HAL_TIM_PWM_Start+0x1e0>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d013      	beq.n	8006bf6 <HAL_TIM_PWM_Start+0x13e>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a32      	ldr	r2, [pc, #200]	@ (8006c9c <HAL_TIM_PWM_Start+0x1e4>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d00e      	beq.n	8006bf6 <HAL_TIM_PWM_Start+0x13e>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a30      	ldr	r2, [pc, #192]	@ (8006ca0 <HAL_TIM_PWM_Start+0x1e8>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d009      	beq.n	8006bf6 <HAL_TIM_PWM_Start+0x13e>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a2f      	ldr	r2, [pc, #188]	@ (8006ca4 <HAL_TIM_PWM_Start+0x1ec>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d004      	beq.n	8006bf6 <HAL_TIM_PWM_Start+0x13e>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a2d      	ldr	r2, [pc, #180]	@ (8006ca8 <HAL_TIM_PWM_Start+0x1f0>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d101      	bne.n	8006bfa <HAL_TIM_PWM_Start+0x142>
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	e000      	b.n	8006bfc <HAL_TIM_PWM_Start+0x144>
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d007      	beq.n	8006c10 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006c0e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a20      	ldr	r2, [pc, #128]	@ (8006c98 <HAL_TIM_PWM_Start+0x1e0>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d018      	beq.n	8006c4c <HAL_TIM_PWM_Start+0x194>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c22:	d013      	beq.n	8006c4c <HAL_TIM_PWM_Start+0x194>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a20      	ldr	r2, [pc, #128]	@ (8006cac <HAL_TIM_PWM_Start+0x1f4>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d00e      	beq.n	8006c4c <HAL_TIM_PWM_Start+0x194>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	4a1f      	ldr	r2, [pc, #124]	@ (8006cb0 <HAL_TIM_PWM_Start+0x1f8>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d009      	beq.n	8006c4c <HAL_TIM_PWM_Start+0x194>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a17      	ldr	r2, [pc, #92]	@ (8006c9c <HAL_TIM_PWM_Start+0x1e4>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d004      	beq.n	8006c4c <HAL_TIM_PWM_Start+0x194>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a16      	ldr	r2, [pc, #88]	@ (8006ca0 <HAL_TIM_PWM_Start+0x1e8>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d115      	bne.n	8006c78 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	689a      	ldr	r2, [r3, #8]
 8006c52:	4b18      	ldr	r3, [pc, #96]	@ (8006cb4 <HAL_TIM_PWM_Start+0x1fc>)
 8006c54:	4013      	ands	r3, r2
 8006c56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2b06      	cmp	r3, #6
 8006c5c:	d015      	beq.n	8006c8a <HAL_TIM_PWM_Start+0x1d2>
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c64:	d011      	beq.n	8006c8a <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	681a      	ldr	r2, [r3, #0]
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f042 0201 	orr.w	r2, r2, #1
 8006c74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c76:	e008      	b.n	8006c8a <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f042 0201 	orr.w	r2, r2, #1
 8006c86:	601a      	str	r2, [r3, #0]
 8006c88:	e000      	b.n	8006c8c <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c8a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3710      	adds	r7, #16
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}
 8006c96:	bf00      	nop
 8006c98:	40012c00 	.word	0x40012c00
 8006c9c:	40013400 	.word	0x40013400
 8006ca0:	40014000 	.word	0x40014000
 8006ca4:	40014400 	.word	0x40014400
 8006ca8:	40014800 	.word	0x40014800
 8006cac:	40000400 	.word	0x40000400
 8006cb0:	40000800 	.word	0x40000800
 8006cb4:	00010007 	.word	0x00010007

08006cb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	68db      	ldr	r3, [r3, #12]
 8006cc6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	691b      	ldr	r3, [r3, #16]
 8006cce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	f003 0302 	and.w	r3, r3, #2
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d020      	beq.n	8006d1c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	f003 0302 	and.w	r3, r3, #2
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d01b      	beq.n	8006d1c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f06f 0202 	mvn.w	r2, #2
 8006cec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	699b      	ldr	r3, [r3, #24]
 8006cfa:	f003 0303 	and.w	r3, r3, #3
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d003      	beq.n	8006d0a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f000 fb4a 	bl	800739c <HAL_TIM_IC_CaptureCallback>
 8006d08:	e005      	b.n	8006d16 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f000 fb3c 	bl	8007388 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f000 fb4d 	bl	80073b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	f003 0304 	and.w	r3, r3, #4
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d020      	beq.n	8006d68 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	f003 0304 	and.w	r3, r3, #4
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d01b      	beq.n	8006d68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f06f 0204 	mvn.w	r2, #4
 8006d38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2202      	movs	r2, #2
 8006d3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	699b      	ldr	r3, [r3, #24]
 8006d46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d003      	beq.n	8006d56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 fb24 	bl	800739c <HAL_TIM_IC_CaptureCallback>
 8006d54:	e005      	b.n	8006d62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f000 fb16 	bl	8007388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d5c:	6878      	ldr	r0, [r7, #4]
 8006d5e:	f000 fb27 	bl	80073b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2200      	movs	r2, #0
 8006d66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	f003 0308 	and.w	r3, r3, #8
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d020      	beq.n	8006db4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f003 0308 	and.w	r3, r3, #8
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d01b      	beq.n	8006db4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f06f 0208 	mvn.w	r2, #8
 8006d84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2204      	movs	r2, #4
 8006d8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	69db      	ldr	r3, [r3, #28]
 8006d92:	f003 0303 	and.w	r3, r3, #3
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d003      	beq.n	8006da2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f000 fafe 	bl	800739c <HAL_TIM_IC_CaptureCallback>
 8006da0:	e005      	b.n	8006dae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f000 faf0 	bl	8007388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	f000 fb01 	bl	80073b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	f003 0310 	and.w	r3, r3, #16
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d020      	beq.n	8006e00 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	f003 0310 	and.w	r3, r3, #16
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d01b      	beq.n	8006e00 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f06f 0210 	mvn.w	r2, #16
 8006dd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	2208      	movs	r2, #8
 8006dd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	69db      	ldr	r3, [r3, #28]
 8006dde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d003      	beq.n	8006dee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	f000 fad8 	bl	800739c <HAL_TIM_IC_CaptureCallback>
 8006dec:	e005      	b.n	8006dfa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f000 faca 	bl	8007388 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 fadb 	bl	80073b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	f003 0301 	and.w	r3, r3, #1
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d00c      	beq.n	8006e24 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	f003 0301 	and.w	r3, r3, #1
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d007      	beq.n	8006e24 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f06f 0201 	mvn.w	r2, #1
 8006e1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 faa8 	bl	8007374 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d104      	bne.n	8006e38 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d00c      	beq.n	8006e52 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d007      	beq.n	8006e52 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006e4a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f001 f8e3 	bl	8008018 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d00c      	beq.n	8006e76 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d007      	beq.n	8006e76 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006e6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f001 f8db 	bl	800802c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d00c      	beq.n	8006e9a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d007      	beq.n	8006e9a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006e92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	f000 fa95 	bl	80073c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	f003 0320 	and.w	r3, r3, #32
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d00c      	beq.n	8006ebe <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f003 0320 	and.w	r3, r3, #32
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d007      	beq.n	8006ebe <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f06f 0220 	mvn.w	r2, #32
 8006eb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006eb8:	6878      	ldr	r0, [r7, #4]
 8006eba:	f001 f8a3 	bl	8008004 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d00c      	beq.n	8006ee2 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d007      	beq.n	8006ee2 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8006eda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006edc:	6878      	ldr	r0, [r7, #4]
 8006ede:	f001 f8af 	bl	8008040 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006ee2:	68bb      	ldr	r3, [r7, #8]
 8006ee4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d00c      	beq.n	8006f06 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d007      	beq.n	8006f06 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006efe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f001 f8a7 	bl	8008054 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d00c      	beq.n	8006f2a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d007      	beq.n	8006f2a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006f22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006f24:	6878      	ldr	r0, [r7, #4]
 8006f26:	f001 f89f 	bl	8008068 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d00c      	beq.n	8006f4e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d007      	beq.n	8006f4e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006f46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f001 f897 	bl	800807c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f4e:	bf00      	nop
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}
	...

08006f58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b086      	sub	sp, #24
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	60f8      	str	r0, [r7, #12]
 8006f60:	60b9      	str	r1, [r7, #8]
 8006f62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f64:	2300      	movs	r3, #0
 8006f66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f6e:	2b01      	cmp	r3, #1
 8006f70:	d101      	bne.n	8006f76 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006f72:	2302      	movs	r3, #2
 8006f74:	e0ff      	b.n	8007176 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2201      	movs	r2, #1
 8006f7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2b14      	cmp	r3, #20
 8006f82:	f200 80f0 	bhi.w	8007166 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006f86:	a201      	add	r2, pc, #4	@ (adr r2, 8006f8c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f8c:	08006fe1 	.word	0x08006fe1
 8006f90:	08007167 	.word	0x08007167
 8006f94:	08007167 	.word	0x08007167
 8006f98:	08007167 	.word	0x08007167
 8006f9c:	08007021 	.word	0x08007021
 8006fa0:	08007167 	.word	0x08007167
 8006fa4:	08007167 	.word	0x08007167
 8006fa8:	08007167 	.word	0x08007167
 8006fac:	08007063 	.word	0x08007063
 8006fb0:	08007167 	.word	0x08007167
 8006fb4:	08007167 	.word	0x08007167
 8006fb8:	08007167 	.word	0x08007167
 8006fbc:	080070a3 	.word	0x080070a3
 8006fc0:	08007167 	.word	0x08007167
 8006fc4:	08007167 	.word	0x08007167
 8006fc8:	08007167 	.word	0x08007167
 8006fcc:	080070e5 	.word	0x080070e5
 8006fd0:	08007167 	.word	0x08007167
 8006fd4:	08007167 	.word	0x08007167
 8006fd8:	08007167 	.word	0x08007167
 8006fdc:	08007125 	.word	0x08007125
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	68b9      	ldr	r1, [r7, #8]
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f000 fa92 	bl	8007510 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	699a      	ldr	r2, [r3, #24]
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f042 0208 	orr.w	r2, r2, #8
 8006ffa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	699a      	ldr	r2, [r3, #24]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f022 0204 	bic.w	r2, r2, #4
 800700a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	6999      	ldr	r1, [r3, #24]
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	691a      	ldr	r2, [r3, #16]
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	430a      	orrs	r2, r1
 800701c:	619a      	str	r2, [r3, #24]
      break;
 800701e:	e0a5      	b.n	800716c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	68b9      	ldr	r1, [r7, #8]
 8007026:	4618      	mov	r0, r3
 8007028:	f000 fb02 	bl	8007630 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	699a      	ldr	r2, [r3, #24]
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800703a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	699a      	ldr	r2, [r3, #24]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800704a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	6999      	ldr	r1, [r3, #24]
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	691b      	ldr	r3, [r3, #16]
 8007056:	021a      	lsls	r2, r3, #8
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	430a      	orrs	r2, r1
 800705e:	619a      	str	r2, [r3, #24]
      break;
 8007060:	e084      	b.n	800716c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	68b9      	ldr	r1, [r7, #8]
 8007068:	4618      	mov	r0, r3
 800706a:	f000 fb6b 	bl	8007744 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	69da      	ldr	r2, [r3, #28]
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f042 0208 	orr.w	r2, r2, #8
 800707c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	69da      	ldr	r2, [r3, #28]
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f022 0204 	bic.w	r2, r2, #4
 800708c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	69d9      	ldr	r1, [r3, #28]
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	691a      	ldr	r2, [r3, #16]
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	430a      	orrs	r2, r1
 800709e:	61da      	str	r2, [r3, #28]
      break;
 80070a0:	e064      	b.n	800716c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	68b9      	ldr	r1, [r7, #8]
 80070a8:	4618      	mov	r0, r3
 80070aa:	f000 fbd3 	bl	8007854 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	69da      	ldr	r2, [r3, #28]
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80070bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	69da      	ldr	r2, [r3, #28]
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80070cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	69d9      	ldr	r1, [r3, #28]
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	691b      	ldr	r3, [r3, #16]
 80070d8:	021a      	lsls	r2, r3, #8
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	430a      	orrs	r2, r1
 80070e0:	61da      	str	r2, [r3, #28]
      break;
 80070e2:	e043      	b.n	800716c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	68b9      	ldr	r1, [r7, #8]
 80070ea:	4618      	mov	r0, r3
 80070ec:	f000 fc3c 	bl	8007968 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f042 0208 	orr.w	r2, r2, #8
 80070fe:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f022 0204 	bic.w	r2, r2, #4
 800710e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007116:	68bb      	ldr	r3, [r7, #8]
 8007118:	691a      	ldr	r2, [r3, #16]
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	430a      	orrs	r2, r1
 8007120:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007122:	e023      	b.n	800716c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	68b9      	ldr	r1, [r7, #8]
 800712a:	4618      	mov	r0, r3
 800712c:	f000 fc80 	bl	8007a30 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800713e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800714e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	691b      	ldr	r3, [r3, #16]
 800715a:	021a      	lsls	r2, r3, #8
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	430a      	orrs	r2, r1
 8007162:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8007164:	e002      	b.n	800716c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007166:	2301      	movs	r3, #1
 8007168:	75fb      	strb	r3, [r7, #23]
      break;
 800716a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2200      	movs	r2, #0
 8007170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007174:	7dfb      	ldrb	r3, [r7, #23]
}
 8007176:	4618      	mov	r0, r3
 8007178:	3718      	adds	r7, #24
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}
 800717e:	bf00      	nop

08007180 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b084      	sub	sp, #16
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
 8007188:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800718a:	2300      	movs	r3, #0
 800718c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007194:	2b01      	cmp	r3, #1
 8007196:	d101      	bne.n	800719c <HAL_TIM_ConfigClockSource+0x1c>
 8007198:	2302      	movs	r3, #2
 800719a:	e0de      	b.n	800735a <HAL_TIM_ConfigClockSource+0x1da>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2201      	movs	r2, #1
 80071a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2202      	movs	r2, #2
 80071a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	689b      	ldr	r3, [r3, #8]
 80071b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80071b4:	68bb      	ldr	r3, [r7, #8]
 80071b6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80071ba:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80071be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80071c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	68ba      	ldr	r2, [r7, #8]
 80071ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	4a63      	ldr	r2, [pc, #396]	@ (8007364 <HAL_TIM_ConfigClockSource+0x1e4>)
 80071d6:	4293      	cmp	r3, r2
 80071d8:	f000 80a9 	beq.w	800732e <HAL_TIM_ConfigClockSource+0x1ae>
 80071dc:	4a61      	ldr	r2, [pc, #388]	@ (8007364 <HAL_TIM_ConfigClockSource+0x1e4>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	f200 80ae 	bhi.w	8007340 <HAL_TIM_ConfigClockSource+0x1c0>
 80071e4:	4a60      	ldr	r2, [pc, #384]	@ (8007368 <HAL_TIM_ConfigClockSource+0x1e8>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	f000 80a1 	beq.w	800732e <HAL_TIM_ConfigClockSource+0x1ae>
 80071ec:	4a5e      	ldr	r2, [pc, #376]	@ (8007368 <HAL_TIM_ConfigClockSource+0x1e8>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	f200 80a6 	bhi.w	8007340 <HAL_TIM_ConfigClockSource+0x1c0>
 80071f4:	4a5d      	ldr	r2, [pc, #372]	@ (800736c <HAL_TIM_ConfigClockSource+0x1ec>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	f000 8099 	beq.w	800732e <HAL_TIM_ConfigClockSource+0x1ae>
 80071fc:	4a5b      	ldr	r2, [pc, #364]	@ (800736c <HAL_TIM_ConfigClockSource+0x1ec>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	f200 809e 	bhi.w	8007340 <HAL_TIM_ConfigClockSource+0x1c0>
 8007204:	4a5a      	ldr	r2, [pc, #360]	@ (8007370 <HAL_TIM_ConfigClockSource+0x1f0>)
 8007206:	4293      	cmp	r3, r2
 8007208:	f000 8091 	beq.w	800732e <HAL_TIM_ConfigClockSource+0x1ae>
 800720c:	4a58      	ldr	r2, [pc, #352]	@ (8007370 <HAL_TIM_ConfigClockSource+0x1f0>)
 800720e:	4293      	cmp	r3, r2
 8007210:	f200 8096 	bhi.w	8007340 <HAL_TIM_ConfigClockSource+0x1c0>
 8007214:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007218:	f000 8089 	beq.w	800732e <HAL_TIM_ConfigClockSource+0x1ae>
 800721c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007220:	f200 808e 	bhi.w	8007340 <HAL_TIM_ConfigClockSource+0x1c0>
 8007224:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007228:	d03e      	beq.n	80072a8 <HAL_TIM_ConfigClockSource+0x128>
 800722a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800722e:	f200 8087 	bhi.w	8007340 <HAL_TIM_ConfigClockSource+0x1c0>
 8007232:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007236:	f000 8086 	beq.w	8007346 <HAL_TIM_ConfigClockSource+0x1c6>
 800723a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800723e:	d87f      	bhi.n	8007340 <HAL_TIM_ConfigClockSource+0x1c0>
 8007240:	2b70      	cmp	r3, #112	@ 0x70
 8007242:	d01a      	beq.n	800727a <HAL_TIM_ConfigClockSource+0xfa>
 8007244:	2b70      	cmp	r3, #112	@ 0x70
 8007246:	d87b      	bhi.n	8007340 <HAL_TIM_ConfigClockSource+0x1c0>
 8007248:	2b60      	cmp	r3, #96	@ 0x60
 800724a:	d050      	beq.n	80072ee <HAL_TIM_ConfigClockSource+0x16e>
 800724c:	2b60      	cmp	r3, #96	@ 0x60
 800724e:	d877      	bhi.n	8007340 <HAL_TIM_ConfigClockSource+0x1c0>
 8007250:	2b50      	cmp	r3, #80	@ 0x50
 8007252:	d03c      	beq.n	80072ce <HAL_TIM_ConfigClockSource+0x14e>
 8007254:	2b50      	cmp	r3, #80	@ 0x50
 8007256:	d873      	bhi.n	8007340 <HAL_TIM_ConfigClockSource+0x1c0>
 8007258:	2b40      	cmp	r3, #64	@ 0x40
 800725a:	d058      	beq.n	800730e <HAL_TIM_ConfigClockSource+0x18e>
 800725c:	2b40      	cmp	r3, #64	@ 0x40
 800725e:	d86f      	bhi.n	8007340 <HAL_TIM_ConfigClockSource+0x1c0>
 8007260:	2b30      	cmp	r3, #48	@ 0x30
 8007262:	d064      	beq.n	800732e <HAL_TIM_ConfigClockSource+0x1ae>
 8007264:	2b30      	cmp	r3, #48	@ 0x30
 8007266:	d86b      	bhi.n	8007340 <HAL_TIM_ConfigClockSource+0x1c0>
 8007268:	2b20      	cmp	r3, #32
 800726a:	d060      	beq.n	800732e <HAL_TIM_ConfigClockSource+0x1ae>
 800726c:	2b20      	cmp	r3, #32
 800726e:	d867      	bhi.n	8007340 <HAL_TIM_ConfigClockSource+0x1c0>
 8007270:	2b00      	cmp	r3, #0
 8007272:	d05c      	beq.n	800732e <HAL_TIM_ConfigClockSource+0x1ae>
 8007274:	2b10      	cmp	r3, #16
 8007276:	d05a      	beq.n	800732e <HAL_TIM_ConfigClockSource+0x1ae>
 8007278:	e062      	b.n	8007340 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800728a:	f000 fcb3 	bl	8007bf4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	689b      	ldr	r3, [r3, #8]
 8007294:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800729c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	68ba      	ldr	r2, [r7, #8]
 80072a4:	609a      	str	r2, [r3, #8]
      break;
 80072a6:	e04f      	b.n	8007348 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80072b8:	f000 fc9c 	bl	8007bf4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	689a      	ldr	r2, [r3, #8]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80072ca:	609a      	str	r2, [r3, #8]
      break;
 80072cc:	e03c      	b.n	8007348 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80072da:	461a      	mov	r2, r3
 80072dc:	f000 fc0e 	bl	8007afc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2150      	movs	r1, #80	@ 0x50
 80072e6:	4618      	mov	r0, r3
 80072e8:	f000 fc67 	bl	8007bba <TIM_ITRx_SetConfig>
      break;
 80072ec:	e02c      	b.n	8007348 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80072f2:	683b      	ldr	r3, [r7, #0]
 80072f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80072fa:	461a      	mov	r2, r3
 80072fc:	f000 fc2d 	bl	8007b5a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	2160      	movs	r1, #96	@ 0x60
 8007306:	4618      	mov	r0, r3
 8007308:	f000 fc57 	bl	8007bba <TIM_ITRx_SetConfig>
      break;
 800730c:	e01c      	b.n	8007348 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800731a:	461a      	mov	r2, r3
 800731c:	f000 fbee 	bl	8007afc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	2140      	movs	r1, #64	@ 0x40
 8007326:	4618      	mov	r0, r3
 8007328:	f000 fc47 	bl	8007bba <TIM_ITRx_SetConfig>
      break;
 800732c:	e00c      	b.n	8007348 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	4619      	mov	r1, r3
 8007338:	4610      	mov	r0, r2
 800733a:	f000 fc3e 	bl	8007bba <TIM_ITRx_SetConfig>
      break;
 800733e:	e003      	b.n	8007348 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8007340:	2301      	movs	r3, #1
 8007342:	73fb      	strb	r3, [r7, #15]
      break;
 8007344:	e000      	b.n	8007348 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8007346:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2201      	movs	r2, #1
 800734c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2200      	movs	r2, #0
 8007354:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007358:	7bfb      	ldrb	r3, [r7, #15]
}
 800735a:	4618      	mov	r0, r3
 800735c:	3710      	adds	r7, #16
 800735e:	46bd      	mov	sp, r7
 8007360:	bd80      	pop	{r7, pc}
 8007362:	bf00      	nop
 8007364:	00100070 	.word	0x00100070
 8007368:	00100040 	.word	0x00100040
 800736c:	00100030 	.word	0x00100030
 8007370:	00100020 	.word	0x00100020

08007374 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007374:	b480      	push	{r7}
 8007376:	b083      	sub	sp, #12
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800737c:	bf00      	nop
 800737e:	370c      	adds	r7, #12
 8007380:	46bd      	mov	sp, r7
 8007382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007386:	4770      	bx	lr

08007388 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007388:	b480      	push	{r7}
 800738a:	b083      	sub	sp, #12
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007390:	bf00      	nop
 8007392:	370c      	adds	r7, #12
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr

0800739c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80073a4:	bf00      	nop
 80073a6:	370c      	adds	r7, #12
 80073a8:	46bd      	mov	sp, r7
 80073aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ae:	4770      	bx	lr

080073b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b083      	sub	sp, #12
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80073b8:	bf00      	nop
 80073ba:	370c      	adds	r7, #12
 80073bc:	46bd      	mov	sp, r7
 80073be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c2:	4770      	bx	lr

080073c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80073c4:	b480      	push	{r7}
 80073c6:	b083      	sub	sp, #12
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80073cc:	bf00      	nop
 80073ce:	370c      	adds	r7, #12
 80073d0:	46bd      	mov	sp, r7
 80073d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d6:	4770      	bx	lr

080073d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80073d8:	b480      	push	{r7}
 80073da:	b085      	sub	sp, #20
 80073dc:	af00      	add	r7, sp, #0
 80073de:	6078      	str	r0, [r7, #4]
 80073e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	4a42      	ldr	r2, [pc, #264]	@ (80074f4 <TIM_Base_SetConfig+0x11c>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d00f      	beq.n	8007410 <TIM_Base_SetConfig+0x38>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073f6:	d00b      	beq.n	8007410 <TIM_Base_SetConfig+0x38>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	4a3f      	ldr	r2, [pc, #252]	@ (80074f8 <TIM_Base_SetConfig+0x120>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d007      	beq.n	8007410 <TIM_Base_SetConfig+0x38>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4a3e      	ldr	r2, [pc, #248]	@ (80074fc <TIM_Base_SetConfig+0x124>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d003      	beq.n	8007410 <TIM_Base_SetConfig+0x38>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	4a3d      	ldr	r2, [pc, #244]	@ (8007500 <TIM_Base_SetConfig+0x128>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d108      	bne.n	8007422 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007416:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	68fa      	ldr	r2, [r7, #12]
 800741e:	4313      	orrs	r3, r2
 8007420:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4a33      	ldr	r2, [pc, #204]	@ (80074f4 <TIM_Base_SetConfig+0x11c>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d01b      	beq.n	8007462 <TIM_Base_SetConfig+0x8a>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007430:	d017      	beq.n	8007462 <TIM_Base_SetConfig+0x8a>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	4a30      	ldr	r2, [pc, #192]	@ (80074f8 <TIM_Base_SetConfig+0x120>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d013      	beq.n	8007462 <TIM_Base_SetConfig+0x8a>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	4a2f      	ldr	r2, [pc, #188]	@ (80074fc <TIM_Base_SetConfig+0x124>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d00f      	beq.n	8007462 <TIM_Base_SetConfig+0x8a>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	4a2e      	ldr	r2, [pc, #184]	@ (8007500 <TIM_Base_SetConfig+0x128>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d00b      	beq.n	8007462 <TIM_Base_SetConfig+0x8a>
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	4a2d      	ldr	r2, [pc, #180]	@ (8007504 <TIM_Base_SetConfig+0x12c>)
 800744e:	4293      	cmp	r3, r2
 8007450:	d007      	beq.n	8007462 <TIM_Base_SetConfig+0x8a>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	4a2c      	ldr	r2, [pc, #176]	@ (8007508 <TIM_Base_SetConfig+0x130>)
 8007456:	4293      	cmp	r3, r2
 8007458:	d003      	beq.n	8007462 <TIM_Base_SetConfig+0x8a>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	4a2b      	ldr	r2, [pc, #172]	@ (800750c <TIM_Base_SetConfig+0x134>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d108      	bne.n	8007474 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007468:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	68db      	ldr	r3, [r3, #12]
 800746e:	68fa      	ldr	r2, [r7, #12]
 8007470:	4313      	orrs	r3, r2
 8007472:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	695b      	ldr	r3, [r3, #20]
 800747e:	4313      	orrs	r3, r2
 8007480:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	68fa      	ldr	r2, [r7, #12]
 8007486:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	689a      	ldr	r2, [r3, #8]
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	681a      	ldr	r2, [r3, #0]
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	4a16      	ldr	r2, [pc, #88]	@ (80074f4 <TIM_Base_SetConfig+0x11c>)
 800749c:	4293      	cmp	r3, r2
 800749e:	d00f      	beq.n	80074c0 <TIM_Base_SetConfig+0xe8>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	4a17      	ldr	r2, [pc, #92]	@ (8007500 <TIM_Base_SetConfig+0x128>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d00b      	beq.n	80074c0 <TIM_Base_SetConfig+0xe8>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	4a16      	ldr	r2, [pc, #88]	@ (8007504 <TIM_Base_SetConfig+0x12c>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d007      	beq.n	80074c0 <TIM_Base_SetConfig+0xe8>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	4a15      	ldr	r2, [pc, #84]	@ (8007508 <TIM_Base_SetConfig+0x130>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d003      	beq.n	80074c0 <TIM_Base_SetConfig+0xe8>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	4a14      	ldr	r2, [pc, #80]	@ (800750c <TIM_Base_SetConfig+0x134>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d103      	bne.n	80074c8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80074c0:	683b      	ldr	r3, [r7, #0]
 80074c2:	691a      	ldr	r2, [r3, #16]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2201      	movs	r2, #1
 80074cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	691b      	ldr	r3, [r3, #16]
 80074d2:	f003 0301 	and.w	r3, r3, #1
 80074d6:	2b01      	cmp	r3, #1
 80074d8:	d105      	bne.n	80074e6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	691b      	ldr	r3, [r3, #16]
 80074de:	f023 0201 	bic.w	r2, r3, #1
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	611a      	str	r2, [r3, #16]
  }
}
 80074e6:	bf00      	nop
 80074e8:	3714      	adds	r7, #20
 80074ea:	46bd      	mov	sp, r7
 80074ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f0:	4770      	bx	lr
 80074f2:	bf00      	nop
 80074f4:	40012c00 	.word	0x40012c00
 80074f8:	40000400 	.word	0x40000400
 80074fc:	40000800 	.word	0x40000800
 8007500:	40013400 	.word	0x40013400
 8007504:	40014000 	.word	0x40014000
 8007508:	40014400 	.word	0x40014400
 800750c:	40014800 	.word	0x40014800

08007510 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007510:	b480      	push	{r7}
 8007512:	b087      	sub	sp, #28
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6a1b      	ldr	r3, [r3, #32]
 800751e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6a1b      	ldr	r3, [r3, #32]
 8007524:	f023 0201 	bic.w	r2, r3, #1
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	685b      	ldr	r3, [r3, #4]
 8007530:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	699b      	ldr	r3, [r3, #24]
 8007536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800753e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007542:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	f023 0303 	bic.w	r3, r3, #3
 800754a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	68fa      	ldr	r2, [r7, #12]
 8007552:	4313      	orrs	r3, r2
 8007554:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	f023 0302 	bic.w	r3, r3, #2
 800755c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	689b      	ldr	r3, [r3, #8]
 8007562:	697a      	ldr	r2, [r7, #20]
 8007564:	4313      	orrs	r3, r2
 8007566:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	4a2c      	ldr	r2, [pc, #176]	@ (800761c <TIM_OC1_SetConfig+0x10c>)
 800756c:	4293      	cmp	r3, r2
 800756e:	d00f      	beq.n	8007590 <TIM_OC1_SetConfig+0x80>
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	4a2b      	ldr	r2, [pc, #172]	@ (8007620 <TIM_OC1_SetConfig+0x110>)
 8007574:	4293      	cmp	r3, r2
 8007576:	d00b      	beq.n	8007590 <TIM_OC1_SetConfig+0x80>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	4a2a      	ldr	r2, [pc, #168]	@ (8007624 <TIM_OC1_SetConfig+0x114>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d007      	beq.n	8007590 <TIM_OC1_SetConfig+0x80>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	4a29      	ldr	r2, [pc, #164]	@ (8007628 <TIM_OC1_SetConfig+0x118>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d003      	beq.n	8007590 <TIM_OC1_SetConfig+0x80>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	4a28      	ldr	r2, [pc, #160]	@ (800762c <TIM_OC1_SetConfig+0x11c>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d10c      	bne.n	80075aa <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007590:	697b      	ldr	r3, [r7, #20]
 8007592:	f023 0308 	bic.w	r3, r3, #8
 8007596:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	68db      	ldr	r3, [r3, #12]
 800759c:	697a      	ldr	r2, [r7, #20]
 800759e:	4313      	orrs	r3, r2
 80075a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	f023 0304 	bic.w	r3, r3, #4
 80075a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	4a1b      	ldr	r2, [pc, #108]	@ (800761c <TIM_OC1_SetConfig+0x10c>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d00f      	beq.n	80075d2 <TIM_OC1_SetConfig+0xc2>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	4a1a      	ldr	r2, [pc, #104]	@ (8007620 <TIM_OC1_SetConfig+0x110>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d00b      	beq.n	80075d2 <TIM_OC1_SetConfig+0xc2>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	4a19      	ldr	r2, [pc, #100]	@ (8007624 <TIM_OC1_SetConfig+0x114>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d007      	beq.n	80075d2 <TIM_OC1_SetConfig+0xc2>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	4a18      	ldr	r2, [pc, #96]	@ (8007628 <TIM_OC1_SetConfig+0x118>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d003      	beq.n	80075d2 <TIM_OC1_SetConfig+0xc2>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	4a17      	ldr	r2, [pc, #92]	@ (800762c <TIM_OC1_SetConfig+0x11c>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d111      	bne.n	80075f6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80075d2:	693b      	ldr	r3, [r7, #16]
 80075d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80075e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	695b      	ldr	r3, [r3, #20]
 80075e6:	693a      	ldr	r2, [r7, #16]
 80075e8:	4313      	orrs	r3, r2
 80075ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	699b      	ldr	r3, [r3, #24]
 80075f0:	693a      	ldr	r2, [r7, #16]
 80075f2:	4313      	orrs	r3, r2
 80075f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	693a      	ldr	r2, [r7, #16]
 80075fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	68fa      	ldr	r2, [r7, #12]
 8007600:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	685a      	ldr	r2, [r3, #4]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	697a      	ldr	r2, [r7, #20]
 800760e:	621a      	str	r2, [r3, #32]
}
 8007610:	bf00      	nop
 8007612:	371c      	adds	r7, #28
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr
 800761c:	40012c00 	.word	0x40012c00
 8007620:	40013400 	.word	0x40013400
 8007624:	40014000 	.word	0x40014000
 8007628:	40014400 	.word	0x40014400
 800762c:	40014800 	.word	0x40014800

08007630 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007630:	b480      	push	{r7}
 8007632:	b087      	sub	sp, #28
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6a1b      	ldr	r3, [r3, #32]
 800763e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6a1b      	ldr	r3, [r3, #32]
 8007644:	f023 0210 	bic.w	r2, r3, #16
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	699b      	ldr	r3, [r3, #24]
 8007656:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800765e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007662:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800766a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	021b      	lsls	r3, r3, #8
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	4313      	orrs	r3, r2
 8007676:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	f023 0320 	bic.w	r3, r3, #32
 800767e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	011b      	lsls	r3, r3, #4
 8007686:	697a      	ldr	r2, [r7, #20]
 8007688:	4313      	orrs	r3, r2
 800768a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	4a28      	ldr	r2, [pc, #160]	@ (8007730 <TIM_OC2_SetConfig+0x100>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d003      	beq.n	800769c <TIM_OC2_SetConfig+0x6c>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	4a27      	ldr	r2, [pc, #156]	@ (8007734 <TIM_OC2_SetConfig+0x104>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d10d      	bne.n	80076b8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800769c:	697b      	ldr	r3, [r7, #20]
 800769e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80076a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	68db      	ldr	r3, [r3, #12]
 80076a8:	011b      	lsls	r3, r3, #4
 80076aa:	697a      	ldr	r2, [r7, #20]
 80076ac:	4313      	orrs	r3, r2
 80076ae:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80076b6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4a1d      	ldr	r2, [pc, #116]	@ (8007730 <TIM_OC2_SetConfig+0x100>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d00f      	beq.n	80076e0 <TIM_OC2_SetConfig+0xb0>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	4a1c      	ldr	r2, [pc, #112]	@ (8007734 <TIM_OC2_SetConfig+0x104>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d00b      	beq.n	80076e0 <TIM_OC2_SetConfig+0xb0>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	4a1b      	ldr	r2, [pc, #108]	@ (8007738 <TIM_OC2_SetConfig+0x108>)
 80076cc:	4293      	cmp	r3, r2
 80076ce:	d007      	beq.n	80076e0 <TIM_OC2_SetConfig+0xb0>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	4a1a      	ldr	r2, [pc, #104]	@ (800773c <TIM_OC2_SetConfig+0x10c>)
 80076d4:	4293      	cmp	r3, r2
 80076d6:	d003      	beq.n	80076e0 <TIM_OC2_SetConfig+0xb0>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	4a19      	ldr	r2, [pc, #100]	@ (8007740 <TIM_OC2_SetConfig+0x110>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d113      	bne.n	8007708 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80076e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80076ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80076f0:	683b      	ldr	r3, [r7, #0]
 80076f2:	695b      	ldr	r3, [r3, #20]
 80076f4:	009b      	lsls	r3, r3, #2
 80076f6:	693a      	ldr	r2, [r7, #16]
 80076f8:	4313      	orrs	r3, r2
 80076fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	699b      	ldr	r3, [r3, #24]
 8007700:	009b      	lsls	r3, r3, #2
 8007702:	693a      	ldr	r2, [r7, #16]
 8007704:	4313      	orrs	r3, r2
 8007706:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	693a      	ldr	r2, [r7, #16]
 800770c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	68fa      	ldr	r2, [r7, #12]
 8007712:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	685a      	ldr	r2, [r3, #4]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	697a      	ldr	r2, [r7, #20]
 8007720:	621a      	str	r2, [r3, #32]
}
 8007722:	bf00      	nop
 8007724:	371c      	adds	r7, #28
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr
 800772e:	bf00      	nop
 8007730:	40012c00 	.word	0x40012c00
 8007734:	40013400 	.word	0x40013400
 8007738:	40014000 	.word	0x40014000
 800773c:	40014400 	.word	0x40014400
 8007740:	40014800 	.word	0x40014800

08007744 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007744:	b480      	push	{r7}
 8007746:	b087      	sub	sp, #28
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6a1b      	ldr	r3, [r3, #32]
 8007752:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6a1b      	ldr	r3, [r3, #32]
 8007758:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	69db      	ldr	r3, [r3, #28]
 800776a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007772:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007776:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	f023 0303 	bic.w	r3, r3, #3
 800777e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	68fa      	ldr	r2, [r7, #12]
 8007786:	4313      	orrs	r3, r2
 8007788:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800778a:	697b      	ldr	r3, [r7, #20]
 800778c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007790:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	689b      	ldr	r3, [r3, #8]
 8007796:	021b      	lsls	r3, r3, #8
 8007798:	697a      	ldr	r2, [r7, #20]
 800779a:	4313      	orrs	r3, r2
 800779c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	4a27      	ldr	r2, [pc, #156]	@ (8007840 <TIM_OC3_SetConfig+0xfc>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d003      	beq.n	80077ae <TIM_OC3_SetConfig+0x6a>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	4a26      	ldr	r2, [pc, #152]	@ (8007844 <TIM_OC3_SetConfig+0x100>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d10d      	bne.n	80077ca <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80077b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	68db      	ldr	r3, [r3, #12]
 80077ba:	021b      	lsls	r3, r3, #8
 80077bc:	697a      	ldr	r2, [r7, #20]
 80077be:	4313      	orrs	r3, r2
 80077c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80077c2:	697b      	ldr	r3, [r7, #20]
 80077c4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80077c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	4a1c      	ldr	r2, [pc, #112]	@ (8007840 <TIM_OC3_SetConfig+0xfc>)
 80077ce:	4293      	cmp	r3, r2
 80077d0:	d00f      	beq.n	80077f2 <TIM_OC3_SetConfig+0xae>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	4a1b      	ldr	r2, [pc, #108]	@ (8007844 <TIM_OC3_SetConfig+0x100>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	d00b      	beq.n	80077f2 <TIM_OC3_SetConfig+0xae>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	4a1a      	ldr	r2, [pc, #104]	@ (8007848 <TIM_OC3_SetConfig+0x104>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d007      	beq.n	80077f2 <TIM_OC3_SetConfig+0xae>
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	4a19      	ldr	r2, [pc, #100]	@ (800784c <TIM_OC3_SetConfig+0x108>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d003      	beq.n	80077f2 <TIM_OC3_SetConfig+0xae>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	4a18      	ldr	r2, [pc, #96]	@ (8007850 <TIM_OC3_SetConfig+0x10c>)
 80077ee:	4293      	cmp	r3, r2
 80077f0:	d113      	bne.n	800781a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80077f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007800:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	695b      	ldr	r3, [r3, #20]
 8007806:	011b      	lsls	r3, r3, #4
 8007808:	693a      	ldr	r2, [r7, #16]
 800780a:	4313      	orrs	r3, r2
 800780c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	699b      	ldr	r3, [r3, #24]
 8007812:	011b      	lsls	r3, r3, #4
 8007814:	693a      	ldr	r2, [r7, #16]
 8007816:	4313      	orrs	r3, r2
 8007818:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	693a      	ldr	r2, [r7, #16]
 800781e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	68fa      	ldr	r2, [r7, #12]
 8007824:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	685a      	ldr	r2, [r3, #4]
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	697a      	ldr	r2, [r7, #20]
 8007832:	621a      	str	r2, [r3, #32]
}
 8007834:	bf00      	nop
 8007836:	371c      	adds	r7, #28
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr
 8007840:	40012c00 	.word	0x40012c00
 8007844:	40013400 	.word	0x40013400
 8007848:	40014000 	.word	0x40014000
 800784c:	40014400 	.word	0x40014400
 8007850:	40014800 	.word	0x40014800

08007854 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007854:	b480      	push	{r7}
 8007856:	b087      	sub	sp, #28
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
 800785c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6a1b      	ldr	r3, [r3, #32]
 8007862:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6a1b      	ldr	r3, [r3, #32]
 8007868:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	685b      	ldr	r3, [r3, #4]
 8007874:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	69db      	ldr	r3, [r3, #28]
 800787a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007882:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007886:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800788e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	021b      	lsls	r3, r3, #8
 8007896:	68fa      	ldr	r2, [r7, #12]
 8007898:	4313      	orrs	r3, r2
 800789a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80078a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	689b      	ldr	r3, [r3, #8]
 80078a8:	031b      	lsls	r3, r3, #12
 80078aa:	697a      	ldr	r2, [r7, #20]
 80078ac:	4313      	orrs	r3, r2
 80078ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	4a28      	ldr	r2, [pc, #160]	@ (8007954 <TIM_OC4_SetConfig+0x100>)
 80078b4:	4293      	cmp	r3, r2
 80078b6:	d003      	beq.n	80078c0 <TIM_OC4_SetConfig+0x6c>
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	4a27      	ldr	r2, [pc, #156]	@ (8007958 <TIM_OC4_SetConfig+0x104>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d10d      	bne.n	80078dc <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80078c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	68db      	ldr	r3, [r3, #12]
 80078cc:	031b      	lsls	r3, r3, #12
 80078ce:	697a      	ldr	r2, [r7, #20]
 80078d0:	4313      	orrs	r3, r2
 80078d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80078da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	4a1d      	ldr	r2, [pc, #116]	@ (8007954 <TIM_OC4_SetConfig+0x100>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d00f      	beq.n	8007904 <TIM_OC4_SetConfig+0xb0>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	4a1c      	ldr	r2, [pc, #112]	@ (8007958 <TIM_OC4_SetConfig+0x104>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d00b      	beq.n	8007904 <TIM_OC4_SetConfig+0xb0>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	4a1b      	ldr	r2, [pc, #108]	@ (800795c <TIM_OC4_SetConfig+0x108>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d007      	beq.n	8007904 <TIM_OC4_SetConfig+0xb0>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	4a1a      	ldr	r2, [pc, #104]	@ (8007960 <TIM_OC4_SetConfig+0x10c>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d003      	beq.n	8007904 <TIM_OC4_SetConfig+0xb0>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	4a19      	ldr	r2, [pc, #100]	@ (8007964 <TIM_OC4_SetConfig+0x110>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d113      	bne.n	800792c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007904:	693b      	ldr	r3, [r7, #16]
 8007906:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800790a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007912:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	695b      	ldr	r3, [r3, #20]
 8007918:	019b      	lsls	r3, r3, #6
 800791a:	693a      	ldr	r2, [r7, #16]
 800791c:	4313      	orrs	r3, r2
 800791e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	699b      	ldr	r3, [r3, #24]
 8007924:	019b      	lsls	r3, r3, #6
 8007926:	693a      	ldr	r2, [r7, #16]
 8007928:	4313      	orrs	r3, r2
 800792a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	693a      	ldr	r2, [r7, #16]
 8007930:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	68fa      	ldr	r2, [r7, #12]
 8007936:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	685a      	ldr	r2, [r3, #4]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	697a      	ldr	r2, [r7, #20]
 8007944:	621a      	str	r2, [r3, #32]
}
 8007946:	bf00      	nop
 8007948:	371c      	adds	r7, #28
 800794a:	46bd      	mov	sp, r7
 800794c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007950:	4770      	bx	lr
 8007952:	bf00      	nop
 8007954:	40012c00 	.word	0x40012c00
 8007958:	40013400 	.word	0x40013400
 800795c:	40014000 	.word	0x40014000
 8007960:	40014400 	.word	0x40014400
 8007964:	40014800 	.word	0x40014800

08007968 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007968:	b480      	push	{r7}
 800796a:	b087      	sub	sp, #28
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	6a1b      	ldr	r3, [r3, #32]
 8007976:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6a1b      	ldr	r3, [r3, #32]
 800797c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	685b      	ldr	r3, [r3, #4]
 8007988:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800798e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007996:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800799a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	68fa      	ldr	r2, [r7, #12]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80079a6:	693b      	ldr	r3, [r7, #16]
 80079a8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80079ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	689b      	ldr	r3, [r3, #8]
 80079b2:	041b      	lsls	r3, r3, #16
 80079b4:	693a      	ldr	r2, [r7, #16]
 80079b6:	4313      	orrs	r3, r2
 80079b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	4a17      	ldr	r2, [pc, #92]	@ (8007a1c <TIM_OC5_SetConfig+0xb4>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d00f      	beq.n	80079e2 <TIM_OC5_SetConfig+0x7a>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	4a16      	ldr	r2, [pc, #88]	@ (8007a20 <TIM_OC5_SetConfig+0xb8>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d00b      	beq.n	80079e2 <TIM_OC5_SetConfig+0x7a>
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	4a15      	ldr	r2, [pc, #84]	@ (8007a24 <TIM_OC5_SetConfig+0xbc>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d007      	beq.n	80079e2 <TIM_OC5_SetConfig+0x7a>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	4a14      	ldr	r2, [pc, #80]	@ (8007a28 <TIM_OC5_SetConfig+0xc0>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d003      	beq.n	80079e2 <TIM_OC5_SetConfig+0x7a>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	4a13      	ldr	r2, [pc, #76]	@ (8007a2c <TIM_OC5_SetConfig+0xc4>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d109      	bne.n	80079f6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80079e2:	697b      	ldr	r3, [r7, #20]
 80079e4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80079e8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	695b      	ldr	r3, [r3, #20]
 80079ee:	021b      	lsls	r3, r3, #8
 80079f0:	697a      	ldr	r2, [r7, #20]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	697a      	ldr	r2, [r7, #20]
 80079fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	68fa      	ldr	r2, [r7, #12]
 8007a00:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	685a      	ldr	r2, [r3, #4]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	693a      	ldr	r2, [r7, #16]
 8007a0e:	621a      	str	r2, [r3, #32]
}
 8007a10:	bf00      	nop
 8007a12:	371c      	adds	r7, #28
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr
 8007a1c:	40012c00 	.word	0x40012c00
 8007a20:	40013400 	.word	0x40013400
 8007a24:	40014000 	.word	0x40014000
 8007a28:	40014400 	.word	0x40014400
 8007a2c:	40014800 	.word	0x40014800

08007a30 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b087      	sub	sp, #28
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
 8007a38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a1b      	ldr	r3, [r3, #32]
 8007a3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6a1b      	ldr	r3, [r3, #32]
 8007a44:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007a5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	021b      	lsls	r3, r3, #8
 8007a6a:	68fa      	ldr	r2, [r7, #12]
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007a76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	051b      	lsls	r3, r3, #20
 8007a7e:	693a      	ldr	r2, [r7, #16]
 8007a80:	4313      	orrs	r3, r2
 8007a82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	4a18      	ldr	r2, [pc, #96]	@ (8007ae8 <TIM_OC6_SetConfig+0xb8>)
 8007a88:	4293      	cmp	r3, r2
 8007a8a:	d00f      	beq.n	8007aac <TIM_OC6_SetConfig+0x7c>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	4a17      	ldr	r2, [pc, #92]	@ (8007aec <TIM_OC6_SetConfig+0xbc>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d00b      	beq.n	8007aac <TIM_OC6_SetConfig+0x7c>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	4a16      	ldr	r2, [pc, #88]	@ (8007af0 <TIM_OC6_SetConfig+0xc0>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d007      	beq.n	8007aac <TIM_OC6_SetConfig+0x7c>
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	4a15      	ldr	r2, [pc, #84]	@ (8007af4 <TIM_OC6_SetConfig+0xc4>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d003      	beq.n	8007aac <TIM_OC6_SetConfig+0x7c>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	4a14      	ldr	r2, [pc, #80]	@ (8007af8 <TIM_OC6_SetConfig+0xc8>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d109      	bne.n	8007ac0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007ab2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	695b      	ldr	r3, [r3, #20]
 8007ab8:	029b      	lsls	r3, r3, #10
 8007aba:	697a      	ldr	r2, [r7, #20]
 8007abc:	4313      	orrs	r3, r2
 8007abe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	697a      	ldr	r2, [r7, #20]
 8007ac4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	68fa      	ldr	r2, [r7, #12]
 8007aca:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	685a      	ldr	r2, [r3, #4]
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	693a      	ldr	r2, [r7, #16]
 8007ad8:	621a      	str	r2, [r3, #32]
}
 8007ada:	bf00      	nop
 8007adc:	371c      	adds	r7, #28
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae4:	4770      	bx	lr
 8007ae6:	bf00      	nop
 8007ae8:	40012c00 	.word	0x40012c00
 8007aec:	40013400 	.word	0x40013400
 8007af0:	40014000 	.word	0x40014000
 8007af4:	40014400 	.word	0x40014400
 8007af8:	40014800 	.word	0x40014800

08007afc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b087      	sub	sp, #28
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	60f8      	str	r0, [r7, #12]
 8007b04:	60b9      	str	r1, [r7, #8]
 8007b06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	6a1b      	ldr	r3, [r3, #32]
 8007b0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	6a1b      	ldr	r3, [r3, #32]
 8007b12:	f023 0201 	bic.w	r2, r3, #1
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	699b      	ldr	r3, [r3, #24]
 8007b1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b20:	693b      	ldr	r3, [r7, #16]
 8007b22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	011b      	lsls	r3, r3, #4
 8007b2c:	693a      	ldr	r2, [r7, #16]
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	f023 030a 	bic.w	r3, r3, #10
 8007b38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b3a:	697a      	ldr	r2, [r7, #20]
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	693a      	ldr	r2, [r7, #16]
 8007b46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	697a      	ldr	r2, [r7, #20]
 8007b4c:	621a      	str	r2, [r3, #32]
}
 8007b4e:	bf00      	nop
 8007b50:	371c      	adds	r7, #28
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr

08007b5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b5a:	b480      	push	{r7}
 8007b5c:	b087      	sub	sp, #28
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	60f8      	str	r0, [r7, #12]
 8007b62:	60b9      	str	r1, [r7, #8]
 8007b64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	6a1b      	ldr	r3, [r3, #32]
 8007b6a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	6a1b      	ldr	r3, [r3, #32]
 8007b70:	f023 0210 	bic.w	r2, r3, #16
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	699b      	ldr	r3, [r3, #24]
 8007b7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007b84:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	031b      	lsls	r3, r3, #12
 8007b8a:	693a      	ldr	r2, [r7, #16]
 8007b8c:	4313      	orrs	r3, r2
 8007b8e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b90:	697b      	ldr	r3, [r7, #20]
 8007b92:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007b96:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	011b      	lsls	r3, r3, #4
 8007b9c:	697a      	ldr	r2, [r7, #20]
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	693a      	ldr	r2, [r7, #16]
 8007ba6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	697a      	ldr	r2, [r7, #20]
 8007bac:	621a      	str	r2, [r3, #32]
}
 8007bae:	bf00      	nop
 8007bb0:	371c      	adds	r7, #28
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb8:	4770      	bx	lr

08007bba <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007bba:	b480      	push	{r7}
 8007bbc:	b085      	sub	sp, #20
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	6078      	str	r0, [r7, #4]
 8007bc2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	689b      	ldr	r3, [r3, #8]
 8007bc8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007bd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007bd4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007bd6:	683a      	ldr	r2, [r7, #0]
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	4313      	orrs	r3, r2
 8007bdc:	f043 0307 	orr.w	r3, r3, #7
 8007be0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	68fa      	ldr	r2, [r7, #12]
 8007be6:	609a      	str	r2, [r3, #8]
}
 8007be8:	bf00      	nop
 8007bea:	3714      	adds	r7, #20
 8007bec:	46bd      	mov	sp, r7
 8007bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf2:	4770      	bx	lr

08007bf4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007bf4:	b480      	push	{r7}
 8007bf6:	b087      	sub	sp, #28
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	60f8      	str	r0, [r7, #12]
 8007bfc:	60b9      	str	r1, [r7, #8]
 8007bfe:	607a      	str	r2, [r7, #4]
 8007c00:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c0e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	021a      	lsls	r2, r3, #8
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	431a      	orrs	r2, r3
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	697a      	ldr	r2, [r7, #20]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	697a      	ldr	r2, [r7, #20]
 8007c26:	609a      	str	r2, [r3, #8]
}
 8007c28:	bf00      	nop
 8007c2a:	371c      	adds	r7, #28
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c32:	4770      	bx	lr

08007c34 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b087      	sub	sp, #28
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	60f8      	str	r0, [r7, #12]
 8007c3c:	60b9      	str	r1, [r7, #8]
 8007c3e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	f003 031f 	and.w	r3, r3, #31
 8007c46:	2201      	movs	r2, #1
 8007c48:	fa02 f303 	lsl.w	r3, r2, r3
 8007c4c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	6a1a      	ldr	r2, [r3, #32]
 8007c52:	697b      	ldr	r3, [r7, #20]
 8007c54:	43db      	mvns	r3, r3
 8007c56:	401a      	ands	r2, r3
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	6a1a      	ldr	r2, [r3, #32]
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	f003 031f 	and.w	r3, r3, #31
 8007c66:	6879      	ldr	r1, [r7, #4]
 8007c68:	fa01 f303 	lsl.w	r3, r1, r3
 8007c6c:	431a      	orrs	r2, r3
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	621a      	str	r2, [r3, #32]
}
 8007c72:	bf00      	nop
 8007c74:	371c      	adds	r7, #28
 8007c76:	46bd      	mov	sp, r7
 8007c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7c:	4770      	bx	lr
	...

08007c80 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b084      	sub	sp, #16
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
 8007c88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d109      	bne.n	8007ca4 <HAL_TIMEx_PWMN_Start+0x24>
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007c96:	b2db      	uxtb	r3, r3
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	bf14      	ite	ne
 8007c9c:	2301      	movne	r3, #1
 8007c9e:	2300      	moveq	r3, #0
 8007ca0:	b2db      	uxtb	r3, r3
 8007ca2:	e022      	b.n	8007cea <HAL_TIMEx_PWMN_Start+0x6a>
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	2b04      	cmp	r3, #4
 8007ca8:	d109      	bne.n	8007cbe <HAL_TIMEx_PWMN_Start+0x3e>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	2b01      	cmp	r3, #1
 8007cb4:	bf14      	ite	ne
 8007cb6:	2301      	movne	r3, #1
 8007cb8:	2300      	moveq	r3, #0
 8007cba:	b2db      	uxtb	r3, r3
 8007cbc:	e015      	b.n	8007cea <HAL_TIMEx_PWMN_Start+0x6a>
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	2b08      	cmp	r3, #8
 8007cc2:	d109      	bne.n	8007cd8 <HAL_TIMEx_PWMN_Start+0x58>
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	bf14      	ite	ne
 8007cd0:	2301      	movne	r3, #1
 8007cd2:	2300      	moveq	r3, #0
 8007cd4:	b2db      	uxtb	r3, r3
 8007cd6:	e008      	b.n	8007cea <HAL_TIMEx_PWMN_Start+0x6a>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	2b01      	cmp	r3, #1
 8007ce2:	bf14      	ite	ne
 8007ce4:	2301      	movne	r3, #1
 8007ce6:	2300      	moveq	r3, #0
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d001      	beq.n	8007cf2 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	e069      	b.n	8007dc6 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d104      	bne.n	8007d02 <HAL_TIMEx_PWMN_Start+0x82>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2202      	movs	r2, #2
 8007cfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d00:	e013      	b.n	8007d2a <HAL_TIMEx_PWMN_Start+0xaa>
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	2b04      	cmp	r3, #4
 8007d06:	d104      	bne.n	8007d12 <HAL_TIMEx_PWMN_Start+0x92>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2202      	movs	r2, #2
 8007d0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d10:	e00b      	b.n	8007d2a <HAL_TIMEx_PWMN_Start+0xaa>
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	2b08      	cmp	r3, #8
 8007d16:	d104      	bne.n	8007d22 <HAL_TIMEx_PWMN_Start+0xa2>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2202      	movs	r2, #2
 8007d1c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007d20:	e003      	b.n	8007d2a <HAL_TIMEx_PWMN_Start+0xaa>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2202      	movs	r2, #2
 8007d26:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	2204      	movs	r2, #4
 8007d30:	6839      	ldr	r1, [r7, #0]
 8007d32:	4618      	mov	r0, r3
 8007d34:	f000 f9ac 	bl	8008090 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007d46:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4a20      	ldr	r2, [pc, #128]	@ (8007dd0 <HAL_TIMEx_PWMN_Start+0x150>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d018      	beq.n	8007d84 <HAL_TIMEx_PWMN_Start+0x104>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d5a:	d013      	beq.n	8007d84 <HAL_TIMEx_PWMN_Start+0x104>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a1c      	ldr	r2, [pc, #112]	@ (8007dd4 <HAL_TIMEx_PWMN_Start+0x154>)
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d00e      	beq.n	8007d84 <HAL_TIMEx_PWMN_Start+0x104>
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	4a1b      	ldr	r2, [pc, #108]	@ (8007dd8 <HAL_TIMEx_PWMN_Start+0x158>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d009      	beq.n	8007d84 <HAL_TIMEx_PWMN_Start+0x104>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a19      	ldr	r2, [pc, #100]	@ (8007ddc <HAL_TIMEx_PWMN_Start+0x15c>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d004      	beq.n	8007d84 <HAL_TIMEx_PWMN_Start+0x104>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a18      	ldr	r2, [pc, #96]	@ (8007de0 <HAL_TIMEx_PWMN_Start+0x160>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d115      	bne.n	8007db0 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	689a      	ldr	r2, [r3, #8]
 8007d8a:	4b16      	ldr	r3, [pc, #88]	@ (8007de4 <HAL_TIMEx_PWMN_Start+0x164>)
 8007d8c:	4013      	ands	r3, r2
 8007d8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	2b06      	cmp	r3, #6
 8007d94:	d015      	beq.n	8007dc2 <HAL_TIMEx_PWMN_Start+0x142>
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d9c:	d011      	beq.n	8007dc2 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	681a      	ldr	r2, [r3, #0]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f042 0201 	orr.w	r2, r2, #1
 8007dac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dae:	e008      	b.n	8007dc2 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f042 0201 	orr.w	r2, r2, #1
 8007dbe:	601a      	str	r2, [r3, #0]
 8007dc0:	e000      	b.n	8007dc4 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007dc2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007dc4:	2300      	movs	r3, #0
}
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	3710      	adds	r7, #16
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	bd80      	pop	{r7, pc}
 8007dce:	bf00      	nop
 8007dd0:	40012c00 	.word	0x40012c00
 8007dd4:	40000400 	.word	0x40000400
 8007dd8:	40000800 	.word	0x40000800
 8007ddc:	40013400 	.word	0x40013400
 8007de0:	40014000 	.word	0x40014000
 8007de4:	00010007 	.word	0x00010007

08007de8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b085      	sub	sp, #20
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
 8007df0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007df8:	2b01      	cmp	r3, #1
 8007dfa:	d101      	bne.n	8007e00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007dfc:	2302      	movs	r3, #2
 8007dfe:	e065      	b.n	8007ecc <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2201      	movs	r2, #1
 8007e04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2202      	movs	r2, #2
 8007e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	689b      	ldr	r3, [r3, #8]
 8007e1e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	4a2c      	ldr	r2, [pc, #176]	@ (8007ed8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d004      	beq.n	8007e34 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	4a2b      	ldr	r2, [pc, #172]	@ (8007edc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007e30:	4293      	cmp	r3, r2
 8007e32:	d108      	bne.n	8007e46 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007e3a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	68fa      	ldr	r2, [r7, #12]
 8007e42:	4313      	orrs	r3, r2
 8007e44:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007e4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e50:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	68fa      	ldr	r2, [r7, #12]
 8007e58:	4313      	orrs	r3, r2
 8007e5a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	68fa      	ldr	r2, [r7, #12]
 8007e62:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4a1b      	ldr	r2, [pc, #108]	@ (8007ed8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d018      	beq.n	8007ea0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e76:	d013      	beq.n	8007ea0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a18      	ldr	r2, [pc, #96]	@ (8007ee0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d00e      	beq.n	8007ea0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4a17      	ldr	r2, [pc, #92]	@ (8007ee4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d009      	beq.n	8007ea0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4a12      	ldr	r2, [pc, #72]	@ (8007edc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d004      	beq.n	8007ea0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4a13      	ldr	r2, [pc, #76]	@ (8007ee8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d10c      	bne.n	8007eba <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ea6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	68ba      	ldr	r2, [r7, #8]
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	68ba      	ldr	r2, [r7, #8]
 8007eb8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	2201      	movs	r2, #1
 8007ebe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007eca:	2300      	movs	r3, #0
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	3714      	adds	r7, #20
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed6:	4770      	bx	lr
 8007ed8:	40012c00 	.word	0x40012c00
 8007edc:	40013400 	.word	0x40013400
 8007ee0:	40000400 	.word	0x40000400
 8007ee4:	40000800 	.word	0x40000800
 8007ee8:	40014000 	.word	0x40014000

08007eec <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007eec:	b480      	push	{r7}
 8007eee:	b085      	sub	sp, #20
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
 8007ef4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	d101      	bne.n	8007f08 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007f04:	2302      	movs	r3, #2
 8007f06:	e073      	b.n	8007ff0 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	68db      	ldr	r3, [r3, #12]
 8007f1a:	4313      	orrs	r3, r2
 8007f1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	689b      	ldr	r3, [r3, #8]
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	4313      	orrs	r3, r2
 8007f38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4313      	orrs	r3, r2
 8007f46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	691b      	ldr	r3, [r3, #16]
 8007f52:	4313      	orrs	r3, r2
 8007f54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007f5c:	683b      	ldr	r3, [r7, #0]
 8007f5e:	695b      	ldr	r3, [r3, #20]
 8007f60:	4313      	orrs	r3, r2
 8007f62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	699b      	ldr	r3, [r3, #24]
 8007f7c:	041b      	lsls	r3, r3, #16
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	69db      	ldr	r3, [r3, #28]
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a19      	ldr	r2, [pc, #100]	@ (8007ffc <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d004      	beq.n	8007fa4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a18      	ldr	r2, [pc, #96]	@ (8008000 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d11c      	bne.n	8007fde <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fae:	051b      	lsls	r3, r3, #20
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	6a1b      	ldr	r3, [r3, #32]
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fcc:	4313      	orrs	r3, r2
 8007fce:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	68fa      	ldr	r2, [r7, #12]
 8007fe4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	2200      	movs	r2, #0
 8007fea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007fee:	2300      	movs	r3, #0
}
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	3714      	adds	r7, #20
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffa:	4770      	bx	lr
 8007ffc:	40012c00 	.word	0x40012c00
 8008000:	40013400 	.word	0x40013400

08008004 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008004:	b480      	push	{r7}
 8008006:	b083      	sub	sp, #12
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800800c:	bf00      	nop
 800800e:	370c      	adds	r7, #12
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr

08008018 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008018:	b480      	push	{r7}
 800801a:	b083      	sub	sp, #12
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008020:	bf00      	nop
 8008022:	370c      	adds	r7, #12
 8008024:	46bd      	mov	sp, r7
 8008026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802a:	4770      	bx	lr

0800802c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800802c:	b480      	push	{r7}
 800802e:	b083      	sub	sp, #12
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008034:	bf00      	nop
 8008036:	370c      	adds	r7, #12
 8008038:	46bd      	mov	sp, r7
 800803a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803e:	4770      	bx	lr

08008040 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008040:	b480      	push	{r7}
 8008042:	b083      	sub	sp, #12
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008048:	bf00      	nop
 800804a:	370c      	adds	r7, #12
 800804c:	46bd      	mov	sp, r7
 800804e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008052:	4770      	bx	lr

08008054 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008054:	b480      	push	{r7}
 8008056:	b083      	sub	sp, #12
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800805c:	bf00      	nop
 800805e:	370c      	adds	r7, #12
 8008060:	46bd      	mov	sp, r7
 8008062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008066:	4770      	bx	lr

08008068 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008068:	b480      	push	{r7}
 800806a:	b083      	sub	sp, #12
 800806c:	af00      	add	r7, sp, #0
 800806e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008070:	bf00      	nop
 8008072:	370c      	adds	r7, #12
 8008074:	46bd      	mov	sp, r7
 8008076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807a:	4770      	bx	lr

0800807c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800807c:	b480      	push	{r7}
 800807e:	b083      	sub	sp, #12
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008084:	bf00      	nop
 8008086:	370c      	adds	r7, #12
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr

08008090 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008090:	b480      	push	{r7}
 8008092:	b087      	sub	sp, #28
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	f003 030f 	and.w	r3, r3, #15
 80080a2:	2204      	movs	r2, #4
 80080a4:	fa02 f303 	lsl.w	r3, r2, r3
 80080a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	6a1a      	ldr	r2, [r3, #32]
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	43db      	mvns	r3, r3
 80080b2:	401a      	ands	r2, r3
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	6a1a      	ldr	r2, [r3, #32]
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	f003 030f 	and.w	r3, r3, #15
 80080c2:	6879      	ldr	r1, [r7, #4]
 80080c4:	fa01 f303 	lsl.w	r3, r1, r3
 80080c8:	431a      	orrs	r2, r3
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	621a      	str	r2, [r3, #32]
}
 80080ce:	bf00      	nop
 80080d0:	371c      	adds	r7, #28
 80080d2:	46bd      	mov	sp, r7
 80080d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d8:	4770      	bx	lr

080080da <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080da:	b580      	push	{r7, lr}
 80080dc:	b082      	sub	sp, #8
 80080de:	af00      	add	r7, sp, #0
 80080e0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d101      	bne.n	80080ec <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080e8:	2301      	movs	r3, #1
 80080ea:	e042      	b.n	8008172 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d106      	bne.n	8008104 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2200      	movs	r2, #0
 80080fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f7fa f900 	bl	8002304 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2224      	movs	r2, #36	@ 0x24
 8008108:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	681a      	ldr	r2, [r3, #0]
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f022 0201 	bic.w	r2, r2, #1
 800811a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008120:	2b00      	cmp	r3, #0
 8008122:	d002      	beq.n	800812a <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 fee5 	bl	8008ef4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f000 fc16 	bl	800895c <UART_SetConfig>
 8008130:	4603      	mov	r3, r0
 8008132:	2b01      	cmp	r3, #1
 8008134:	d101      	bne.n	800813a <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008136:	2301      	movs	r3, #1
 8008138:	e01b      	b.n	8008172 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	685a      	ldr	r2, [r3, #4]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008148:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	689a      	ldr	r2, [r3, #8]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008158:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	f042 0201 	orr.w	r2, r2, #1
 8008168:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800816a:	6878      	ldr	r0, [r7, #4]
 800816c:	f000 ff64 	bl	8009038 <UART_CheckIdleState>
 8008170:	4603      	mov	r3, r0
}
 8008172:	4618      	mov	r0, r3
 8008174:	3708      	adds	r7, #8
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}

0800817a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800817a:	b580      	push	{r7, lr}
 800817c:	b08a      	sub	sp, #40	@ 0x28
 800817e:	af02      	add	r7, sp, #8
 8008180:	60f8      	str	r0, [r7, #12]
 8008182:	60b9      	str	r1, [r7, #8]
 8008184:	603b      	str	r3, [r7, #0]
 8008186:	4613      	mov	r3, r2
 8008188:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008190:	2b20      	cmp	r3, #32
 8008192:	d17b      	bne.n	800828c <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d002      	beq.n	80081a0 <HAL_UART_Transmit+0x26>
 800819a:	88fb      	ldrh	r3, [r7, #6]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d101      	bne.n	80081a4 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80081a0:	2301      	movs	r3, #1
 80081a2:	e074      	b.n	800828e <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2200      	movs	r2, #0
 80081a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2221      	movs	r2, #33	@ 0x21
 80081b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80081b4:	f7fa fb12 	bl	80027dc <HAL_GetTick>
 80081b8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	88fa      	ldrh	r2, [r7, #6]
 80081be:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	88fa      	ldrh	r2, [r7, #6]
 80081c6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	689b      	ldr	r3, [r3, #8]
 80081ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081d2:	d108      	bne.n	80081e6 <HAL_UART_Transmit+0x6c>
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	691b      	ldr	r3, [r3, #16]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d104      	bne.n	80081e6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80081dc:	2300      	movs	r3, #0
 80081de:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	61bb      	str	r3, [r7, #24]
 80081e4:	e003      	b.n	80081ee <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80081ea:	2300      	movs	r3, #0
 80081ec:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80081ee:	e030      	b.n	8008252 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	9300      	str	r3, [sp, #0]
 80081f4:	697b      	ldr	r3, [r7, #20]
 80081f6:	2200      	movs	r2, #0
 80081f8:	2180      	movs	r1, #128	@ 0x80
 80081fa:	68f8      	ldr	r0, [r7, #12]
 80081fc:	f000 ffc6 	bl	800918c <UART_WaitOnFlagUntilTimeout>
 8008200:	4603      	mov	r3, r0
 8008202:	2b00      	cmp	r3, #0
 8008204:	d005      	beq.n	8008212 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	2220      	movs	r2, #32
 800820a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800820e:	2303      	movs	r3, #3
 8008210:	e03d      	b.n	800828e <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008212:	69fb      	ldr	r3, [r7, #28]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d10b      	bne.n	8008230 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008218:	69bb      	ldr	r3, [r7, #24]
 800821a:	881b      	ldrh	r3, [r3, #0]
 800821c:	461a      	mov	r2, r3
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008226:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008228:	69bb      	ldr	r3, [r7, #24]
 800822a:	3302      	adds	r3, #2
 800822c:	61bb      	str	r3, [r7, #24]
 800822e:	e007      	b.n	8008240 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008230:	69fb      	ldr	r3, [r7, #28]
 8008232:	781a      	ldrb	r2, [r3, #0]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800823a:	69fb      	ldr	r3, [r7, #28]
 800823c:	3301      	adds	r3, #1
 800823e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008246:	b29b      	uxth	r3, r3
 8008248:	3b01      	subs	r3, #1
 800824a:	b29a      	uxth	r2, r3
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008258:	b29b      	uxth	r3, r3
 800825a:	2b00      	cmp	r3, #0
 800825c:	d1c8      	bne.n	80081f0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	9300      	str	r3, [sp, #0]
 8008262:	697b      	ldr	r3, [r7, #20]
 8008264:	2200      	movs	r2, #0
 8008266:	2140      	movs	r1, #64	@ 0x40
 8008268:	68f8      	ldr	r0, [r7, #12]
 800826a:	f000 ff8f 	bl	800918c <UART_WaitOnFlagUntilTimeout>
 800826e:	4603      	mov	r3, r0
 8008270:	2b00      	cmp	r3, #0
 8008272:	d005      	beq.n	8008280 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	2220      	movs	r2, #32
 8008278:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800827c:	2303      	movs	r3, #3
 800827e:	e006      	b.n	800828e <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2220      	movs	r2, #32
 8008284:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008288:	2300      	movs	r3, #0
 800828a:	e000      	b.n	800828e <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800828c:	2302      	movs	r3, #2
  }
}
 800828e:	4618      	mov	r0, r3
 8008290:	3720      	adds	r7, #32
 8008292:	46bd      	mov	sp, r7
 8008294:	bd80      	pop	{r7, pc}
	...

08008298 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008298:	b580      	push	{r7, lr}
 800829a:	b0ba      	sub	sp, #232	@ 0xe8
 800829c:	af00      	add	r7, sp, #0
 800829e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	69db      	ldr	r3, [r3, #28]
 80082a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	689b      	ldr	r3, [r3, #8]
 80082ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80082be:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80082c2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80082c6:	4013      	ands	r3, r2
 80082c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80082cc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d11b      	bne.n	800830c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80082d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082d8:	f003 0320 	and.w	r3, r3, #32
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d015      	beq.n	800830c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80082e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082e4:	f003 0320 	and.w	r3, r3, #32
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d105      	bne.n	80082f8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80082ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d009      	beq.n	800830c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	f000 8300 	beq.w	8008902 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	4798      	blx	r3
      }
      return;
 800830a:	e2fa      	b.n	8008902 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800830c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008310:	2b00      	cmp	r3, #0
 8008312:	f000 8123 	beq.w	800855c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008316:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800831a:	4b8d      	ldr	r3, [pc, #564]	@ (8008550 <HAL_UART_IRQHandler+0x2b8>)
 800831c:	4013      	ands	r3, r2
 800831e:	2b00      	cmp	r3, #0
 8008320:	d106      	bne.n	8008330 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008322:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008326:	4b8b      	ldr	r3, [pc, #556]	@ (8008554 <HAL_UART_IRQHandler+0x2bc>)
 8008328:	4013      	ands	r3, r2
 800832a:	2b00      	cmp	r3, #0
 800832c:	f000 8116 	beq.w	800855c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008334:	f003 0301 	and.w	r3, r3, #1
 8008338:	2b00      	cmp	r3, #0
 800833a:	d011      	beq.n	8008360 <HAL_UART_IRQHandler+0xc8>
 800833c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008340:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008344:	2b00      	cmp	r3, #0
 8008346:	d00b      	beq.n	8008360 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	2201      	movs	r2, #1
 800834e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008356:	f043 0201 	orr.w	r2, r3, #1
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008360:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008364:	f003 0302 	and.w	r3, r3, #2
 8008368:	2b00      	cmp	r3, #0
 800836a:	d011      	beq.n	8008390 <HAL_UART_IRQHandler+0xf8>
 800836c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008370:	f003 0301 	and.w	r3, r3, #1
 8008374:	2b00      	cmp	r3, #0
 8008376:	d00b      	beq.n	8008390 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	2202      	movs	r2, #2
 800837e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008386:	f043 0204 	orr.w	r2, r3, #4
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008390:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008394:	f003 0304 	and.w	r3, r3, #4
 8008398:	2b00      	cmp	r3, #0
 800839a:	d011      	beq.n	80083c0 <HAL_UART_IRQHandler+0x128>
 800839c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083a0:	f003 0301 	and.w	r3, r3, #1
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d00b      	beq.n	80083c0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	2204      	movs	r2, #4
 80083ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083b6:	f043 0202 	orr.w	r2, r3, #2
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80083c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083c4:	f003 0308 	and.w	r3, r3, #8
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d017      	beq.n	80083fc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80083cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083d0:	f003 0320 	and.w	r3, r3, #32
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d105      	bne.n	80083e4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80083d8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80083dc:	4b5c      	ldr	r3, [pc, #368]	@ (8008550 <HAL_UART_IRQHandler+0x2b8>)
 80083de:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d00b      	beq.n	80083fc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	2208      	movs	r2, #8
 80083ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083f2:	f043 0208 	orr.w	r2, r3, #8
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80083fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008400:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008404:	2b00      	cmp	r3, #0
 8008406:	d012      	beq.n	800842e <HAL_UART_IRQHandler+0x196>
 8008408:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800840c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008410:	2b00      	cmp	r3, #0
 8008412:	d00c      	beq.n	800842e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800841c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008424:	f043 0220 	orr.w	r2, r3, #32
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008434:	2b00      	cmp	r3, #0
 8008436:	f000 8266 	beq.w	8008906 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800843a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800843e:	f003 0320 	and.w	r3, r3, #32
 8008442:	2b00      	cmp	r3, #0
 8008444:	d013      	beq.n	800846e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008446:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800844a:	f003 0320 	and.w	r3, r3, #32
 800844e:	2b00      	cmp	r3, #0
 8008450:	d105      	bne.n	800845e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008452:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008456:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800845a:	2b00      	cmp	r3, #0
 800845c:	d007      	beq.n	800846e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008462:	2b00      	cmp	r3, #0
 8008464:	d003      	beq.n	800846e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008474:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	689b      	ldr	r3, [r3, #8]
 800847e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008482:	2b40      	cmp	r3, #64	@ 0x40
 8008484:	d005      	beq.n	8008492 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008486:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800848a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800848e:	2b00      	cmp	r3, #0
 8008490:	d054      	beq.n	800853c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f000 fee7 	bl	8009266 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	689b      	ldr	r3, [r3, #8]
 800849e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084a2:	2b40      	cmp	r3, #64	@ 0x40
 80084a4:	d146      	bne.n	8008534 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	3308      	adds	r3, #8
 80084ac:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80084b4:	e853 3f00 	ldrex	r3, [r3]
 80084b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80084bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80084c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	3308      	adds	r3, #8
 80084ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80084d2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80084d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80084de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80084e2:	e841 2300 	strex	r3, r2, [r1]
 80084e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80084ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d1d9      	bne.n	80084a6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d017      	beq.n	800852c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008502:	4a15      	ldr	r2, [pc, #84]	@ (8008558 <HAL_UART_IRQHandler+0x2c0>)
 8008504:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800850c:	4618      	mov	r0, r3
 800850e:	f7fc fabf 	bl	8004a90 <HAL_DMA_Abort_IT>
 8008512:	4603      	mov	r3, r0
 8008514:	2b00      	cmp	r3, #0
 8008516:	d019      	beq.n	800854c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800851e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008520:	687a      	ldr	r2, [r7, #4]
 8008522:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008526:	4610      	mov	r0, r2
 8008528:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800852a:	e00f      	b.n	800854c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800852c:	6878      	ldr	r0, [r7, #4]
 800852e:	f000 f9ff 	bl	8008930 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008532:	e00b      	b.n	800854c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008534:	6878      	ldr	r0, [r7, #4]
 8008536:	f000 f9fb 	bl	8008930 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800853a:	e007      	b.n	800854c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800853c:	6878      	ldr	r0, [r7, #4]
 800853e:	f000 f9f7 	bl	8008930 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	2200      	movs	r2, #0
 8008546:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800854a:	e1dc      	b.n	8008906 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800854c:	bf00      	nop
    return;
 800854e:	e1da      	b.n	8008906 <HAL_UART_IRQHandler+0x66e>
 8008550:	10000001 	.word	0x10000001
 8008554:	04000120 	.word	0x04000120
 8008558:	08009333 	.word	0x08009333

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008560:	2b01      	cmp	r3, #1
 8008562:	f040 8170 	bne.w	8008846 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008566:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800856a:	f003 0310 	and.w	r3, r3, #16
 800856e:	2b00      	cmp	r3, #0
 8008570:	f000 8169 	beq.w	8008846 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008574:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008578:	f003 0310 	and.w	r3, r3, #16
 800857c:	2b00      	cmp	r3, #0
 800857e:	f000 8162 	beq.w	8008846 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	2210      	movs	r2, #16
 8008588:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	689b      	ldr	r3, [r3, #8]
 8008590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008594:	2b40      	cmp	r3, #64	@ 0x40
 8008596:	f040 80d8 	bne.w	800874a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	685b      	ldr	r3, [r3, #4]
 80085a4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80085a8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	f000 80af 	beq.w	8008710 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80085b8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80085bc:	429a      	cmp	r2, r3
 80085be:	f080 80a7 	bcs.w	8008710 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80085c8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	f003 0320 	and.w	r3, r3, #32
 80085da:	2b00      	cmp	r3, #0
 80085dc:	f040 8087 	bne.w	80086ee <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80085ec:	e853 3f00 	ldrex	r3, [r3]
 80085f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80085f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80085f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	461a      	mov	r2, r3
 8008606:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800860a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800860e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008612:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008616:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800861a:	e841 2300 	strex	r3, r2, [r1]
 800861e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008622:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008626:	2b00      	cmp	r3, #0
 8008628:	d1da      	bne.n	80085e0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	3308      	adds	r3, #8
 8008630:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008632:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008634:	e853 3f00 	ldrex	r3, [r3]
 8008638:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800863a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800863c:	f023 0301 	bic.w	r3, r3, #1
 8008640:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	3308      	adds	r3, #8
 800864a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800864e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008652:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008654:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008656:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800865a:	e841 2300 	strex	r3, r2, [r1]
 800865e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008660:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008662:	2b00      	cmp	r3, #0
 8008664:	d1e1      	bne.n	800862a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	3308      	adds	r3, #8
 800866c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800866e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008670:	e853 3f00 	ldrex	r3, [r3]
 8008674:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008676:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008678:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800867c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	3308      	adds	r3, #8
 8008686:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800868a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800868c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800868e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008690:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008692:	e841 2300 	strex	r3, r2, [r1]
 8008696:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008698:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800869a:	2b00      	cmp	r3, #0
 800869c:	d1e3      	bne.n	8008666 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2220      	movs	r2, #32
 80086a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	2200      	movs	r2, #0
 80086aa:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80086b4:	e853 3f00 	ldrex	r3, [r3]
 80086b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80086ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80086bc:	f023 0310 	bic.w	r3, r3, #16
 80086c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	461a      	mov	r2, r3
 80086ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80086ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80086d0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80086d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80086d6:	e841 2300 	strex	r3, r2, [r1]
 80086da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80086dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d1e4      	bne.n	80086ac <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086e8:	4618      	mov	r0, r3
 80086ea:	f7fc f978 	bl	80049de <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2202      	movs	r2, #2
 80086f2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008700:	b29b      	uxth	r3, r3
 8008702:	1ad3      	subs	r3, r2, r3
 8008704:	b29b      	uxth	r3, r3
 8008706:	4619      	mov	r1, r3
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	f000 f91b 	bl	8008944 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800870e:	e0fc      	b.n	800890a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008716:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800871a:	429a      	cmp	r2, r3
 800871c:	f040 80f5 	bne.w	800890a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f003 0320 	and.w	r3, r3, #32
 800872e:	2b20      	cmp	r3, #32
 8008730:	f040 80eb 	bne.w	800890a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2202      	movs	r2, #2
 8008738:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008740:	4619      	mov	r1, r3
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f000 f8fe 	bl	8008944 <HAL_UARTEx_RxEventCallback>
      return;
 8008748:	e0df      	b.n	800890a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008756:	b29b      	uxth	r3, r3
 8008758:	1ad3      	subs	r3, r2, r3
 800875a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008764:	b29b      	uxth	r3, r3
 8008766:	2b00      	cmp	r3, #0
 8008768:	f000 80d1 	beq.w	800890e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800876c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008770:	2b00      	cmp	r3, #0
 8008772:	f000 80cc 	beq.w	800890e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800877c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800877e:	e853 3f00 	ldrex	r3, [r3]
 8008782:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008786:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800878a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	461a      	mov	r2, r3
 8008794:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008798:	647b      	str	r3, [r7, #68]	@ 0x44
 800879a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800879c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800879e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80087a0:	e841 2300 	strex	r3, r2, [r1]
 80087a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80087a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d1e4      	bne.n	8008776 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	3308      	adds	r3, #8
 80087b2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b6:	e853 3f00 	ldrex	r3, [r3]
 80087ba:	623b      	str	r3, [r7, #32]
   return(result);
 80087bc:	6a3b      	ldr	r3, [r7, #32]
 80087be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80087c2:	f023 0301 	bic.w	r3, r3, #1
 80087c6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	3308      	adds	r3, #8
 80087d0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80087d4:	633a      	str	r2, [r7, #48]	@ 0x30
 80087d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80087da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087dc:	e841 2300 	strex	r3, r2, [r1]
 80087e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80087e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d1e1      	bne.n	80087ac <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2220      	movs	r2, #32
 80087ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2200      	movs	r2, #0
 80087f4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2200      	movs	r2, #0
 80087fa:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	e853 3f00 	ldrex	r3, [r3]
 8008808:	60fb      	str	r3, [r7, #12]
   return(result);
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	f023 0310 	bic.w	r3, r3, #16
 8008810:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	461a      	mov	r2, r3
 800881a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800881e:	61fb      	str	r3, [r7, #28]
 8008820:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008822:	69b9      	ldr	r1, [r7, #24]
 8008824:	69fa      	ldr	r2, [r7, #28]
 8008826:	e841 2300 	strex	r3, r2, [r1]
 800882a:	617b      	str	r3, [r7, #20]
   return(result);
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d1e4      	bne.n	80087fc <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2202      	movs	r2, #2
 8008836:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008838:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800883c:	4619      	mov	r1, r3
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 f880 	bl	8008944 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008844:	e063      	b.n	800890e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008846:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800884a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800884e:	2b00      	cmp	r3, #0
 8008850:	d00e      	beq.n	8008870 <HAL_UART_IRQHandler+0x5d8>
 8008852:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008856:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800885a:	2b00      	cmp	r3, #0
 800885c:	d008      	beq.n	8008870 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008866:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f000 fd9f 	bl	80093ac <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800886e:	e051      	b.n	8008914 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008874:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008878:	2b00      	cmp	r3, #0
 800887a:	d014      	beq.n	80088a6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800887c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008880:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008884:	2b00      	cmp	r3, #0
 8008886:	d105      	bne.n	8008894 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008888:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800888c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008890:	2b00      	cmp	r3, #0
 8008892:	d008      	beq.n	80088a6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008898:	2b00      	cmp	r3, #0
 800889a:	d03a      	beq.n	8008912 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	4798      	blx	r3
    }
    return;
 80088a4:	e035      	b.n	8008912 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80088a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d009      	beq.n	80088c6 <HAL_UART_IRQHandler+0x62e>
 80088b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d003      	beq.n	80088c6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	f000 fd49 	bl	8009356 <UART_EndTransmit_IT>
    return;
 80088c4:	e026      	b.n	8008914 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80088c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d009      	beq.n	80088e6 <HAL_UART_IRQHandler+0x64e>
 80088d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088d6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d003      	beq.n	80088e6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f000 fd78 	bl	80093d4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80088e4:	e016      	b.n	8008914 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80088e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d010      	beq.n	8008914 <HAL_UART_IRQHandler+0x67c>
 80088f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	da0c      	bge.n	8008914 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f000 fd60 	bl	80093c0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008900:	e008      	b.n	8008914 <HAL_UART_IRQHandler+0x67c>
      return;
 8008902:	bf00      	nop
 8008904:	e006      	b.n	8008914 <HAL_UART_IRQHandler+0x67c>
    return;
 8008906:	bf00      	nop
 8008908:	e004      	b.n	8008914 <HAL_UART_IRQHandler+0x67c>
      return;
 800890a:	bf00      	nop
 800890c:	e002      	b.n	8008914 <HAL_UART_IRQHandler+0x67c>
      return;
 800890e:	bf00      	nop
 8008910:	e000      	b.n	8008914 <HAL_UART_IRQHandler+0x67c>
    return;
 8008912:	bf00      	nop
  }
}
 8008914:	37e8      	adds	r7, #232	@ 0xe8
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}
 800891a:	bf00      	nop

0800891c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800891c:	b480      	push	{r7}
 800891e:	b083      	sub	sp, #12
 8008920:	af00      	add	r7, sp, #0
 8008922:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008924:	bf00      	nop
 8008926:	370c      	adds	r7, #12
 8008928:	46bd      	mov	sp, r7
 800892a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892e:	4770      	bx	lr

08008930 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008930:	b480      	push	{r7}
 8008932:	b083      	sub	sp, #12
 8008934:	af00      	add	r7, sp, #0
 8008936:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008938:	bf00      	nop
 800893a:	370c      	adds	r7, #12
 800893c:	46bd      	mov	sp, r7
 800893e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008942:	4770      	bx	lr

08008944 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008944:	b480      	push	{r7}
 8008946:	b083      	sub	sp, #12
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	460b      	mov	r3, r1
 800894e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008950:	bf00      	nop
 8008952:	370c      	adds	r7, #12
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr

0800895c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800895c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008960:	b08c      	sub	sp, #48	@ 0x30
 8008962:	af00      	add	r7, sp, #0
 8008964:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008966:	2300      	movs	r3, #0
 8008968:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800896c:	697b      	ldr	r3, [r7, #20]
 800896e:	689a      	ldr	r2, [r3, #8]
 8008970:	697b      	ldr	r3, [r7, #20]
 8008972:	691b      	ldr	r3, [r3, #16]
 8008974:	431a      	orrs	r2, r3
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	695b      	ldr	r3, [r3, #20]
 800897a:	431a      	orrs	r2, r3
 800897c:	697b      	ldr	r3, [r7, #20]
 800897e:	69db      	ldr	r3, [r3, #28]
 8008980:	4313      	orrs	r3, r2
 8008982:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	681a      	ldr	r2, [r3, #0]
 800898a:	4bab      	ldr	r3, [pc, #684]	@ (8008c38 <UART_SetConfig+0x2dc>)
 800898c:	4013      	ands	r3, r2
 800898e:	697a      	ldr	r2, [r7, #20]
 8008990:	6812      	ldr	r2, [r2, #0]
 8008992:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008994:	430b      	orrs	r3, r1
 8008996:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008998:	697b      	ldr	r3, [r7, #20]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	68da      	ldr	r2, [r3, #12]
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	430a      	orrs	r2, r1
 80089ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80089ae:	697b      	ldr	r3, [r7, #20]
 80089b0:	699b      	ldr	r3, [r3, #24]
 80089b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4aa0      	ldr	r2, [pc, #640]	@ (8008c3c <UART_SetConfig+0x2e0>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d004      	beq.n	80089c8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80089be:	697b      	ldr	r3, [r7, #20]
 80089c0:	6a1b      	ldr	r3, [r3, #32]
 80089c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80089c4:	4313      	orrs	r3, r2
 80089c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80089c8:	697b      	ldr	r3, [r7, #20]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	689b      	ldr	r3, [r3, #8]
 80089ce:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80089d2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80089d6:	697a      	ldr	r2, [r7, #20]
 80089d8:	6812      	ldr	r2, [r2, #0]
 80089da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089dc:	430b      	orrs	r3, r1
 80089de:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80089e0:	697b      	ldr	r3, [r7, #20]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089e6:	f023 010f 	bic.w	r1, r3, #15
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	430a      	orrs	r2, r1
 80089f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80089f6:	697b      	ldr	r3, [r7, #20]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	4a91      	ldr	r2, [pc, #580]	@ (8008c40 <UART_SetConfig+0x2e4>)
 80089fc:	4293      	cmp	r3, r2
 80089fe:	d125      	bne.n	8008a4c <UART_SetConfig+0xf0>
 8008a00:	4b90      	ldr	r3, [pc, #576]	@ (8008c44 <UART_SetConfig+0x2e8>)
 8008a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a06:	f003 0303 	and.w	r3, r3, #3
 8008a0a:	2b03      	cmp	r3, #3
 8008a0c:	d81a      	bhi.n	8008a44 <UART_SetConfig+0xe8>
 8008a0e:	a201      	add	r2, pc, #4	@ (adr r2, 8008a14 <UART_SetConfig+0xb8>)
 8008a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a14:	08008a25 	.word	0x08008a25
 8008a18:	08008a35 	.word	0x08008a35
 8008a1c:	08008a2d 	.word	0x08008a2d
 8008a20:	08008a3d 	.word	0x08008a3d
 8008a24:	2301      	movs	r3, #1
 8008a26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a2a:	e0d6      	b.n	8008bda <UART_SetConfig+0x27e>
 8008a2c:	2302      	movs	r3, #2
 8008a2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a32:	e0d2      	b.n	8008bda <UART_SetConfig+0x27e>
 8008a34:	2304      	movs	r3, #4
 8008a36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a3a:	e0ce      	b.n	8008bda <UART_SetConfig+0x27e>
 8008a3c:	2308      	movs	r3, #8
 8008a3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a42:	e0ca      	b.n	8008bda <UART_SetConfig+0x27e>
 8008a44:	2310      	movs	r3, #16
 8008a46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008a4a:	e0c6      	b.n	8008bda <UART_SetConfig+0x27e>
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a7d      	ldr	r2, [pc, #500]	@ (8008c48 <UART_SetConfig+0x2ec>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d138      	bne.n	8008ac8 <UART_SetConfig+0x16c>
 8008a56:	4b7b      	ldr	r3, [pc, #492]	@ (8008c44 <UART_SetConfig+0x2e8>)
 8008a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a5c:	f003 030c 	and.w	r3, r3, #12
 8008a60:	2b0c      	cmp	r3, #12
 8008a62:	d82d      	bhi.n	8008ac0 <UART_SetConfig+0x164>
 8008a64:	a201      	add	r2, pc, #4	@ (adr r2, 8008a6c <UART_SetConfig+0x110>)
 8008a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a6a:	bf00      	nop
 8008a6c:	08008aa1 	.word	0x08008aa1
 8008a70:	08008ac1 	.word	0x08008ac1
 8008a74:	08008ac1 	.word	0x08008ac1
 8008a78:	08008ac1 	.word	0x08008ac1
 8008a7c:	08008ab1 	.word	0x08008ab1
 8008a80:	08008ac1 	.word	0x08008ac1
 8008a84:	08008ac1 	.word	0x08008ac1
 8008a88:	08008ac1 	.word	0x08008ac1
 8008a8c:	08008aa9 	.word	0x08008aa9
 8008a90:	08008ac1 	.word	0x08008ac1
 8008a94:	08008ac1 	.word	0x08008ac1
 8008a98:	08008ac1 	.word	0x08008ac1
 8008a9c:	08008ab9 	.word	0x08008ab9
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008aa6:	e098      	b.n	8008bda <UART_SetConfig+0x27e>
 8008aa8:	2302      	movs	r3, #2
 8008aaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008aae:	e094      	b.n	8008bda <UART_SetConfig+0x27e>
 8008ab0:	2304      	movs	r3, #4
 8008ab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ab6:	e090      	b.n	8008bda <UART_SetConfig+0x27e>
 8008ab8:	2308      	movs	r3, #8
 8008aba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008abe:	e08c      	b.n	8008bda <UART_SetConfig+0x27e>
 8008ac0:	2310      	movs	r3, #16
 8008ac2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ac6:	e088      	b.n	8008bda <UART_SetConfig+0x27e>
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4a5f      	ldr	r2, [pc, #380]	@ (8008c4c <UART_SetConfig+0x2f0>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d125      	bne.n	8008b1e <UART_SetConfig+0x1c2>
 8008ad2:	4b5c      	ldr	r3, [pc, #368]	@ (8008c44 <UART_SetConfig+0x2e8>)
 8008ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ad8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008adc:	2b30      	cmp	r3, #48	@ 0x30
 8008ade:	d016      	beq.n	8008b0e <UART_SetConfig+0x1b2>
 8008ae0:	2b30      	cmp	r3, #48	@ 0x30
 8008ae2:	d818      	bhi.n	8008b16 <UART_SetConfig+0x1ba>
 8008ae4:	2b20      	cmp	r3, #32
 8008ae6:	d00a      	beq.n	8008afe <UART_SetConfig+0x1a2>
 8008ae8:	2b20      	cmp	r3, #32
 8008aea:	d814      	bhi.n	8008b16 <UART_SetConfig+0x1ba>
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d002      	beq.n	8008af6 <UART_SetConfig+0x19a>
 8008af0:	2b10      	cmp	r3, #16
 8008af2:	d008      	beq.n	8008b06 <UART_SetConfig+0x1aa>
 8008af4:	e00f      	b.n	8008b16 <UART_SetConfig+0x1ba>
 8008af6:	2300      	movs	r3, #0
 8008af8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008afc:	e06d      	b.n	8008bda <UART_SetConfig+0x27e>
 8008afe:	2302      	movs	r3, #2
 8008b00:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b04:	e069      	b.n	8008bda <UART_SetConfig+0x27e>
 8008b06:	2304      	movs	r3, #4
 8008b08:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b0c:	e065      	b.n	8008bda <UART_SetConfig+0x27e>
 8008b0e:	2308      	movs	r3, #8
 8008b10:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b14:	e061      	b.n	8008bda <UART_SetConfig+0x27e>
 8008b16:	2310      	movs	r3, #16
 8008b18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b1c:	e05d      	b.n	8008bda <UART_SetConfig+0x27e>
 8008b1e:	697b      	ldr	r3, [r7, #20]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	4a4b      	ldr	r2, [pc, #300]	@ (8008c50 <UART_SetConfig+0x2f4>)
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d125      	bne.n	8008b74 <UART_SetConfig+0x218>
 8008b28:	4b46      	ldr	r3, [pc, #280]	@ (8008c44 <UART_SetConfig+0x2e8>)
 8008b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b2e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008b32:	2bc0      	cmp	r3, #192	@ 0xc0
 8008b34:	d016      	beq.n	8008b64 <UART_SetConfig+0x208>
 8008b36:	2bc0      	cmp	r3, #192	@ 0xc0
 8008b38:	d818      	bhi.n	8008b6c <UART_SetConfig+0x210>
 8008b3a:	2b80      	cmp	r3, #128	@ 0x80
 8008b3c:	d00a      	beq.n	8008b54 <UART_SetConfig+0x1f8>
 8008b3e:	2b80      	cmp	r3, #128	@ 0x80
 8008b40:	d814      	bhi.n	8008b6c <UART_SetConfig+0x210>
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d002      	beq.n	8008b4c <UART_SetConfig+0x1f0>
 8008b46:	2b40      	cmp	r3, #64	@ 0x40
 8008b48:	d008      	beq.n	8008b5c <UART_SetConfig+0x200>
 8008b4a:	e00f      	b.n	8008b6c <UART_SetConfig+0x210>
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b52:	e042      	b.n	8008bda <UART_SetConfig+0x27e>
 8008b54:	2302      	movs	r3, #2
 8008b56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b5a:	e03e      	b.n	8008bda <UART_SetConfig+0x27e>
 8008b5c:	2304      	movs	r3, #4
 8008b5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b62:	e03a      	b.n	8008bda <UART_SetConfig+0x27e>
 8008b64:	2308      	movs	r3, #8
 8008b66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b6a:	e036      	b.n	8008bda <UART_SetConfig+0x27e>
 8008b6c:	2310      	movs	r3, #16
 8008b6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008b72:	e032      	b.n	8008bda <UART_SetConfig+0x27e>
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a30      	ldr	r2, [pc, #192]	@ (8008c3c <UART_SetConfig+0x2e0>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d12a      	bne.n	8008bd4 <UART_SetConfig+0x278>
 8008b7e:	4b31      	ldr	r3, [pc, #196]	@ (8008c44 <UART_SetConfig+0x2e8>)
 8008b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b84:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008b88:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008b8c:	d01a      	beq.n	8008bc4 <UART_SetConfig+0x268>
 8008b8e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008b92:	d81b      	bhi.n	8008bcc <UART_SetConfig+0x270>
 8008b94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b98:	d00c      	beq.n	8008bb4 <UART_SetConfig+0x258>
 8008b9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b9e:	d815      	bhi.n	8008bcc <UART_SetConfig+0x270>
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d003      	beq.n	8008bac <UART_SetConfig+0x250>
 8008ba4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ba8:	d008      	beq.n	8008bbc <UART_SetConfig+0x260>
 8008baa:	e00f      	b.n	8008bcc <UART_SetConfig+0x270>
 8008bac:	2300      	movs	r3, #0
 8008bae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bb2:	e012      	b.n	8008bda <UART_SetConfig+0x27e>
 8008bb4:	2302      	movs	r3, #2
 8008bb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bba:	e00e      	b.n	8008bda <UART_SetConfig+0x27e>
 8008bbc:	2304      	movs	r3, #4
 8008bbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bc2:	e00a      	b.n	8008bda <UART_SetConfig+0x27e>
 8008bc4:	2308      	movs	r3, #8
 8008bc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bca:	e006      	b.n	8008bda <UART_SetConfig+0x27e>
 8008bcc:	2310      	movs	r3, #16
 8008bce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bd2:	e002      	b.n	8008bda <UART_SetConfig+0x27e>
 8008bd4:	2310      	movs	r3, #16
 8008bd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008bda:	697b      	ldr	r3, [r7, #20]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	4a17      	ldr	r2, [pc, #92]	@ (8008c3c <UART_SetConfig+0x2e0>)
 8008be0:	4293      	cmp	r3, r2
 8008be2:	f040 80a8 	bne.w	8008d36 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008be6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008bea:	2b08      	cmp	r3, #8
 8008bec:	d834      	bhi.n	8008c58 <UART_SetConfig+0x2fc>
 8008bee:	a201      	add	r2, pc, #4	@ (adr r2, 8008bf4 <UART_SetConfig+0x298>)
 8008bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bf4:	08008c19 	.word	0x08008c19
 8008bf8:	08008c59 	.word	0x08008c59
 8008bfc:	08008c21 	.word	0x08008c21
 8008c00:	08008c59 	.word	0x08008c59
 8008c04:	08008c27 	.word	0x08008c27
 8008c08:	08008c59 	.word	0x08008c59
 8008c0c:	08008c59 	.word	0x08008c59
 8008c10:	08008c59 	.word	0x08008c59
 8008c14:	08008c2f 	.word	0x08008c2f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c18:	f7fd fbd0 	bl	80063bc <HAL_RCC_GetPCLK1Freq>
 8008c1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008c1e:	e021      	b.n	8008c64 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c20:	4b0c      	ldr	r3, [pc, #48]	@ (8008c54 <UART_SetConfig+0x2f8>)
 8008c22:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008c24:	e01e      	b.n	8008c64 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c26:	f7fd fb5b 	bl	80062e0 <HAL_RCC_GetSysClockFreq>
 8008c2a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008c2c:	e01a      	b.n	8008c64 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008c34:	e016      	b.n	8008c64 <UART_SetConfig+0x308>
 8008c36:	bf00      	nop
 8008c38:	cfff69f3 	.word	0xcfff69f3
 8008c3c:	40008000 	.word	0x40008000
 8008c40:	40013800 	.word	0x40013800
 8008c44:	40021000 	.word	0x40021000
 8008c48:	40004400 	.word	0x40004400
 8008c4c:	40004800 	.word	0x40004800
 8008c50:	40004c00 	.word	0x40004c00
 8008c54:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8008c58:	2300      	movs	r3, #0
 8008c5a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008c5c:	2301      	movs	r3, #1
 8008c5e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008c62:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	f000 812a 	beq.w	8008ec0 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008c6c:	697b      	ldr	r3, [r7, #20]
 8008c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c70:	4a9e      	ldr	r2, [pc, #632]	@ (8008eec <UART_SetConfig+0x590>)
 8008c72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c76:	461a      	mov	r2, r3
 8008c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c7a:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c7e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c80:	697b      	ldr	r3, [r7, #20]
 8008c82:	685a      	ldr	r2, [r3, #4]
 8008c84:	4613      	mov	r3, r2
 8008c86:	005b      	lsls	r3, r3, #1
 8008c88:	4413      	add	r3, r2
 8008c8a:	69ba      	ldr	r2, [r7, #24]
 8008c8c:	429a      	cmp	r2, r3
 8008c8e:	d305      	bcc.n	8008c9c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008c96:	69ba      	ldr	r2, [r7, #24]
 8008c98:	429a      	cmp	r2, r3
 8008c9a:	d903      	bls.n	8008ca4 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008ca2:	e10d      	b.n	8008ec0 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	60bb      	str	r3, [r7, #8]
 8008caa:	60fa      	str	r2, [r7, #12]
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cb0:	4a8e      	ldr	r2, [pc, #568]	@ (8008eec <UART_SetConfig+0x590>)
 8008cb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008cb6:	b29b      	uxth	r3, r3
 8008cb8:	2200      	movs	r2, #0
 8008cba:	603b      	str	r3, [r7, #0]
 8008cbc:	607a      	str	r2, [r7, #4]
 8008cbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008cc2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008cc6:	f7f7 fafb 	bl	80002c0 <__aeabi_uldivmod>
 8008cca:	4602      	mov	r2, r0
 8008ccc:	460b      	mov	r3, r1
 8008cce:	4610      	mov	r0, r2
 8008cd0:	4619      	mov	r1, r3
 8008cd2:	f04f 0200 	mov.w	r2, #0
 8008cd6:	f04f 0300 	mov.w	r3, #0
 8008cda:	020b      	lsls	r3, r1, #8
 8008cdc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008ce0:	0202      	lsls	r2, r0, #8
 8008ce2:	6979      	ldr	r1, [r7, #20]
 8008ce4:	6849      	ldr	r1, [r1, #4]
 8008ce6:	0849      	lsrs	r1, r1, #1
 8008ce8:	2000      	movs	r0, #0
 8008cea:	460c      	mov	r4, r1
 8008cec:	4605      	mov	r5, r0
 8008cee:	eb12 0804 	adds.w	r8, r2, r4
 8008cf2:	eb43 0905 	adc.w	r9, r3, r5
 8008cf6:	697b      	ldr	r3, [r7, #20]
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	469a      	mov	sl, r3
 8008cfe:	4693      	mov	fp, r2
 8008d00:	4652      	mov	r2, sl
 8008d02:	465b      	mov	r3, fp
 8008d04:	4640      	mov	r0, r8
 8008d06:	4649      	mov	r1, r9
 8008d08:	f7f7 fada 	bl	80002c0 <__aeabi_uldivmod>
 8008d0c:	4602      	mov	r2, r0
 8008d0e:	460b      	mov	r3, r1
 8008d10:	4613      	mov	r3, r2
 8008d12:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008d14:	6a3b      	ldr	r3, [r7, #32]
 8008d16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008d1a:	d308      	bcc.n	8008d2e <UART_SetConfig+0x3d2>
 8008d1c:	6a3b      	ldr	r3, [r7, #32]
 8008d1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d22:	d204      	bcs.n	8008d2e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8008d24:	697b      	ldr	r3, [r7, #20]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	6a3a      	ldr	r2, [r7, #32]
 8008d2a:	60da      	str	r2, [r3, #12]
 8008d2c:	e0c8      	b.n	8008ec0 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8008d2e:	2301      	movs	r3, #1
 8008d30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008d34:	e0c4      	b.n	8008ec0 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	69db      	ldr	r3, [r3, #28]
 8008d3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d3e:	d167      	bne.n	8008e10 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8008d40:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008d44:	2b08      	cmp	r3, #8
 8008d46:	d828      	bhi.n	8008d9a <UART_SetConfig+0x43e>
 8008d48:	a201      	add	r2, pc, #4	@ (adr r2, 8008d50 <UART_SetConfig+0x3f4>)
 8008d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d4e:	bf00      	nop
 8008d50:	08008d75 	.word	0x08008d75
 8008d54:	08008d7d 	.word	0x08008d7d
 8008d58:	08008d85 	.word	0x08008d85
 8008d5c:	08008d9b 	.word	0x08008d9b
 8008d60:	08008d8b 	.word	0x08008d8b
 8008d64:	08008d9b 	.word	0x08008d9b
 8008d68:	08008d9b 	.word	0x08008d9b
 8008d6c:	08008d9b 	.word	0x08008d9b
 8008d70:	08008d93 	.word	0x08008d93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008d74:	f7fd fb22 	bl	80063bc <HAL_RCC_GetPCLK1Freq>
 8008d78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d7a:	e014      	b.n	8008da6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008d7c:	f7fd fb34 	bl	80063e8 <HAL_RCC_GetPCLK2Freq>
 8008d80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d82:	e010      	b.n	8008da6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008d84:	4b5a      	ldr	r3, [pc, #360]	@ (8008ef0 <UART_SetConfig+0x594>)
 8008d86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008d88:	e00d      	b.n	8008da6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008d8a:	f7fd faa9 	bl	80062e0 <HAL_RCC_GetSysClockFreq>
 8008d8e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008d90:	e009      	b.n	8008da6 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008d92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008d96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008d98:	e005      	b.n	8008da6 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8008d9a:	2300      	movs	r3, #0
 8008d9c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008d9e:	2301      	movs	r3, #1
 8008da0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008da4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	f000 8089 	beq.w	8008ec0 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008db2:	4a4e      	ldr	r2, [pc, #312]	@ (8008eec <UART_SetConfig+0x590>)
 8008db4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008db8:	461a      	mov	r2, r3
 8008dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dbc:	fbb3 f3f2 	udiv	r3, r3, r2
 8008dc0:	005a      	lsls	r2, r3, #1
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	685b      	ldr	r3, [r3, #4]
 8008dc6:	085b      	lsrs	r3, r3, #1
 8008dc8:	441a      	add	r2, r3
 8008dca:	697b      	ldr	r3, [r7, #20]
 8008dcc:	685b      	ldr	r3, [r3, #4]
 8008dce:	fbb2 f3f3 	udiv	r3, r2, r3
 8008dd2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008dd4:	6a3b      	ldr	r3, [r7, #32]
 8008dd6:	2b0f      	cmp	r3, #15
 8008dd8:	d916      	bls.n	8008e08 <UART_SetConfig+0x4ac>
 8008dda:	6a3b      	ldr	r3, [r7, #32]
 8008ddc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008de0:	d212      	bcs.n	8008e08 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008de2:	6a3b      	ldr	r3, [r7, #32]
 8008de4:	b29b      	uxth	r3, r3
 8008de6:	f023 030f 	bic.w	r3, r3, #15
 8008dea:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008dec:	6a3b      	ldr	r3, [r7, #32]
 8008dee:	085b      	lsrs	r3, r3, #1
 8008df0:	b29b      	uxth	r3, r3
 8008df2:	f003 0307 	and.w	r3, r3, #7
 8008df6:	b29a      	uxth	r2, r3
 8008df8:	8bfb      	ldrh	r3, [r7, #30]
 8008dfa:	4313      	orrs	r3, r2
 8008dfc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	8bfa      	ldrh	r2, [r7, #30]
 8008e04:	60da      	str	r2, [r3, #12]
 8008e06:	e05b      	b.n	8008ec0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008e08:	2301      	movs	r3, #1
 8008e0a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008e0e:	e057      	b.n	8008ec0 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008e10:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008e14:	2b08      	cmp	r3, #8
 8008e16:	d828      	bhi.n	8008e6a <UART_SetConfig+0x50e>
 8008e18:	a201      	add	r2, pc, #4	@ (adr r2, 8008e20 <UART_SetConfig+0x4c4>)
 8008e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e1e:	bf00      	nop
 8008e20:	08008e45 	.word	0x08008e45
 8008e24:	08008e4d 	.word	0x08008e4d
 8008e28:	08008e55 	.word	0x08008e55
 8008e2c:	08008e6b 	.word	0x08008e6b
 8008e30:	08008e5b 	.word	0x08008e5b
 8008e34:	08008e6b 	.word	0x08008e6b
 8008e38:	08008e6b 	.word	0x08008e6b
 8008e3c:	08008e6b 	.word	0x08008e6b
 8008e40:	08008e63 	.word	0x08008e63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e44:	f7fd faba 	bl	80063bc <HAL_RCC_GetPCLK1Freq>
 8008e48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008e4a:	e014      	b.n	8008e76 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e4c:	f7fd facc 	bl	80063e8 <HAL_RCC_GetPCLK2Freq>
 8008e50:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008e52:	e010      	b.n	8008e76 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008e54:	4b26      	ldr	r3, [pc, #152]	@ (8008ef0 <UART_SetConfig+0x594>)
 8008e56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008e58:	e00d      	b.n	8008e76 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e5a:	f7fd fa41 	bl	80062e0 <HAL_RCC_GetSysClockFreq>
 8008e5e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008e60:	e009      	b.n	8008e76 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008e68:	e005      	b.n	8008e76 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008e6e:	2301      	movs	r3, #1
 8008e70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008e74:	bf00      	nop
    }

    if (pclk != 0U)
 8008e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d021      	beq.n	8008ec0 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e80:	4a1a      	ldr	r2, [pc, #104]	@ (8008eec <UART_SetConfig+0x590>)
 8008e82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e86:	461a      	mov	r2, r3
 8008e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e8a:	fbb3 f2f2 	udiv	r2, r3, r2
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	085b      	lsrs	r3, r3, #1
 8008e94:	441a      	add	r2, r3
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	685b      	ldr	r3, [r3, #4]
 8008e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e9e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008ea0:	6a3b      	ldr	r3, [r7, #32]
 8008ea2:	2b0f      	cmp	r3, #15
 8008ea4:	d909      	bls.n	8008eba <UART_SetConfig+0x55e>
 8008ea6:	6a3b      	ldr	r3, [r7, #32]
 8008ea8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008eac:	d205      	bcs.n	8008eba <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008eae:	6a3b      	ldr	r3, [r7, #32]
 8008eb0:	b29a      	uxth	r2, r3
 8008eb2:	697b      	ldr	r3, [r7, #20]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	60da      	str	r2, [r3, #12]
 8008eb8:	e002      	b.n	8008ec0 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008eba:	2301      	movs	r3, #1
 8008ebc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	2201      	movs	r2, #1
 8008ec4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	2201      	movs	r2, #1
 8008ecc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	2200      	movs	r2, #0
 8008ed4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008ed6:	697b      	ldr	r3, [r7, #20]
 8008ed8:	2200      	movs	r2, #0
 8008eda:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008edc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	3730      	adds	r7, #48	@ 0x30
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008eea:	bf00      	nop
 8008eec:	0800b3fc 	.word	0x0800b3fc
 8008ef0:	00f42400 	.word	0x00f42400

08008ef4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b083      	sub	sp, #12
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f00:	f003 0308 	and.w	r3, r3, #8
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d00a      	beq.n	8008f1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	685b      	ldr	r3, [r3, #4]
 8008f0e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	430a      	orrs	r2, r1
 8008f1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f22:	f003 0301 	and.w	r3, r3, #1
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d00a      	beq.n	8008f40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	430a      	orrs	r2, r1
 8008f3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f44:	f003 0302 	and.w	r3, r3, #2
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d00a      	beq.n	8008f62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	685b      	ldr	r3, [r3, #4]
 8008f52:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	430a      	orrs	r2, r1
 8008f60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f66:	f003 0304 	and.w	r3, r3, #4
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d00a      	beq.n	8008f84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	685b      	ldr	r3, [r3, #4]
 8008f74:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	430a      	orrs	r2, r1
 8008f82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f88:	f003 0310 	and.w	r3, r3, #16
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d00a      	beq.n	8008fa6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	689b      	ldr	r3, [r3, #8]
 8008f96:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	430a      	orrs	r2, r1
 8008fa4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008faa:	f003 0320 	and.w	r3, r3, #32
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d00a      	beq.n	8008fc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	689b      	ldr	r3, [r3, #8]
 8008fb8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	430a      	orrs	r2, r1
 8008fc6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d01a      	beq.n	800900a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	685b      	ldr	r3, [r3, #4]
 8008fda:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	430a      	orrs	r2, r1
 8008fe8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008ff2:	d10a      	bne.n	800900a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	685b      	ldr	r3, [r3, #4]
 8008ffa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	430a      	orrs	r2, r1
 8009008:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800900e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009012:	2b00      	cmp	r3, #0
 8009014:	d00a      	beq.n	800902c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	685b      	ldr	r3, [r3, #4]
 800901c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	430a      	orrs	r2, r1
 800902a:	605a      	str	r2, [r3, #4]
  }
}
 800902c:	bf00      	nop
 800902e:	370c      	adds	r7, #12
 8009030:	46bd      	mov	sp, r7
 8009032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009036:	4770      	bx	lr

08009038 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b098      	sub	sp, #96	@ 0x60
 800903c:	af02      	add	r7, sp, #8
 800903e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2200      	movs	r2, #0
 8009044:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009048:	f7f9 fbc8 	bl	80027dc <HAL_GetTick>
 800904c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f003 0308 	and.w	r3, r3, #8
 8009058:	2b08      	cmp	r3, #8
 800905a:	d12f      	bne.n	80090bc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800905c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009060:	9300      	str	r3, [sp, #0]
 8009062:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009064:	2200      	movs	r2, #0
 8009066:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f000 f88e 	bl	800918c <UART_WaitOnFlagUntilTimeout>
 8009070:	4603      	mov	r3, r0
 8009072:	2b00      	cmp	r3, #0
 8009074:	d022      	beq.n	80090bc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800907c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800907e:	e853 3f00 	ldrex	r3, [r3]
 8009082:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009084:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009086:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800908a:	653b      	str	r3, [r7, #80]	@ 0x50
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	461a      	mov	r2, r3
 8009092:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009094:	647b      	str	r3, [r7, #68]	@ 0x44
 8009096:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009098:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800909a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800909c:	e841 2300 	strex	r3, r2, [r1]
 80090a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80090a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d1e6      	bne.n	8009076 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	2220      	movs	r2, #32
 80090ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2200      	movs	r2, #0
 80090b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80090b8:	2303      	movs	r3, #3
 80090ba:	e063      	b.n	8009184 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f003 0304 	and.w	r3, r3, #4
 80090c6:	2b04      	cmp	r3, #4
 80090c8:	d149      	bne.n	800915e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80090ca:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80090ce:	9300      	str	r3, [sp, #0]
 80090d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80090d2:	2200      	movs	r2, #0
 80090d4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80090d8:	6878      	ldr	r0, [r7, #4]
 80090da:	f000 f857 	bl	800918c <UART_WaitOnFlagUntilTimeout>
 80090de:	4603      	mov	r3, r0
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d03c      	beq.n	800915e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090ec:	e853 3f00 	ldrex	r3, [r3]
 80090f0:	623b      	str	r3, [r7, #32]
   return(result);
 80090f2:	6a3b      	ldr	r3, [r7, #32]
 80090f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80090f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	461a      	mov	r2, r3
 8009100:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009102:	633b      	str	r3, [r7, #48]	@ 0x30
 8009104:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009106:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009108:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800910a:	e841 2300 	strex	r3, r2, [r1]
 800910e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009112:	2b00      	cmp	r3, #0
 8009114:	d1e6      	bne.n	80090e4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	3308      	adds	r3, #8
 800911c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800911e:	693b      	ldr	r3, [r7, #16]
 8009120:	e853 3f00 	ldrex	r3, [r3]
 8009124:	60fb      	str	r3, [r7, #12]
   return(result);
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	f023 0301 	bic.w	r3, r3, #1
 800912c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	3308      	adds	r3, #8
 8009134:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009136:	61fa      	str	r2, [r7, #28]
 8009138:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800913a:	69b9      	ldr	r1, [r7, #24]
 800913c:	69fa      	ldr	r2, [r7, #28]
 800913e:	e841 2300 	strex	r3, r2, [r1]
 8009142:	617b      	str	r3, [r7, #20]
   return(result);
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d1e5      	bne.n	8009116 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2220      	movs	r2, #32
 800914e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	2200      	movs	r2, #0
 8009156:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800915a:	2303      	movs	r3, #3
 800915c:	e012      	b.n	8009184 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2220      	movs	r2, #32
 8009162:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2220      	movs	r2, #32
 800916a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	2200      	movs	r2, #0
 8009172:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2200      	movs	r2, #0
 8009178:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2200      	movs	r2, #0
 800917e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009182:	2300      	movs	r3, #0
}
 8009184:	4618      	mov	r0, r3
 8009186:	3758      	adds	r7, #88	@ 0x58
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}

0800918c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b084      	sub	sp, #16
 8009190:	af00      	add	r7, sp, #0
 8009192:	60f8      	str	r0, [r7, #12]
 8009194:	60b9      	str	r1, [r7, #8]
 8009196:	603b      	str	r3, [r7, #0]
 8009198:	4613      	mov	r3, r2
 800919a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800919c:	e04f      	b.n	800923e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800919e:	69bb      	ldr	r3, [r7, #24]
 80091a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091a4:	d04b      	beq.n	800923e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091a6:	f7f9 fb19 	bl	80027dc <HAL_GetTick>
 80091aa:	4602      	mov	r2, r0
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	1ad3      	subs	r3, r2, r3
 80091b0:	69ba      	ldr	r2, [r7, #24]
 80091b2:	429a      	cmp	r2, r3
 80091b4:	d302      	bcc.n	80091bc <UART_WaitOnFlagUntilTimeout+0x30>
 80091b6:	69bb      	ldr	r3, [r7, #24]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d101      	bne.n	80091c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80091bc:	2303      	movs	r3, #3
 80091be:	e04e      	b.n	800925e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f003 0304 	and.w	r3, r3, #4
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d037      	beq.n	800923e <UART_WaitOnFlagUntilTimeout+0xb2>
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	2b80      	cmp	r3, #128	@ 0x80
 80091d2:	d034      	beq.n	800923e <UART_WaitOnFlagUntilTimeout+0xb2>
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	2b40      	cmp	r3, #64	@ 0x40
 80091d8:	d031      	beq.n	800923e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	69db      	ldr	r3, [r3, #28]
 80091e0:	f003 0308 	and.w	r3, r3, #8
 80091e4:	2b08      	cmp	r3, #8
 80091e6:	d110      	bne.n	800920a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	2208      	movs	r2, #8
 80091ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80091f0:	68f8      	ldr	r0, [r7, #12]
 80091f2:	f000 f838 	bl	8009266 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	2208      	movs	r2, #8
 80091fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	2200      	movs	r2, #0
 8009202:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009206:	2301      	movs	r3, #1
 8009208:	e029      	b.n	800925e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	69db      	ldr	r3, [r3, #28]
 8009210:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009214:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009218:	d111      	bne.n	800923e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009222:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009224:	68f8      	ldr	r0, [r7, #12]
 8009226:	f000 f81e 	bl	8009266 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2220      	movs	r2, #32
 800922e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	2200      	movs	r2, #0
 8009236:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800923a:	2303      	movs	r3, #3
 800923c:	e00f      	b.n	800925e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	69da      	ldr	r2, [r3, #28]
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	4013      	ands	r3, r2
 8009248:	68ba      	ldr	r2, [r7, #8]
 800924a:	429a      	cmp	r2, r3
 800924c:	bf0c      	ite	eq
 800924e:	2301      	moveq	r3, #1
 8009250:	2300      	movne	r3, #0
 8009252:	b2db      	uxtb	r3, r3
 8009254:	461a      	mov	r2, r3
 8009256:	79fb      	ldrb	r3, [r7, #7]
 8009258:	429a      	cmp	r2, r3
 800925a:	d0a0      	beq.n	800919e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800925c:	2300      	movs	r3, #0
}
 800925e:	4618      	mov	r0, r3
 8009260:	3710      	adds	r7, #16
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}

08009266 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009266:	b480      	push	{r7}
 8009268:	b095      	sub	sp, #84	@ 0x54
 800926a:	af00      	add	r7, sp, #0
 800926c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009276:	e853 3f00 	ldrex	r3, [r3]
 800927a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800927c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800927e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009282:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	461a      	mov	r2, r3
 800928a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800928c:	643b      	str	r3, [r7, #64]	@ 0x40
 800928e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009290:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009292:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009294:	e841 2300 	strex	r3, r2, [r1]
 8009298:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800929a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800929c:	2b00      	cmp	r3, #0
 800929e:	d1e6      	bne.n	800926e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	3308      	adds	r3, #8
 80092a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092a8:	6a3b      	ldr	r3, [r7, #32]
 80092aa:	e853 3f00 	ldrex	r3, [r3]
 80092ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80092b0:	69fb      	ldr	r3, [r7, #28]
 80092b2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092b6:	f023 0301 	bic.w	r3, r3, #1
 80092ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	3308      	adds	r3, #8
 80092c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80092c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80092c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80092ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80092cc:	e841 2300 	strex	r3, r2, [r1]
 80092d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80092d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d1e3      	bne.n	80092a0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80092dc:	2b01      	cmp	r3, #1
 80092de:	d118      	bne.n	8009312 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	e853 3f00 	ldrex	r3, [r3]
 80092ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	f023 0310 	bic.w	r3, r3, #16
 80092f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	461a      	mov	r2, r3
 80092fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80092fe:	61bb      	str	r3, [r7, #24]
 8009300:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009302:	6979      	ldr	r1, [r7, #20]
 8009304:	69ba      	ldr	r2, [r7, #24]
 8009306:	e841 2300 	strex	r3, r2, [r1]
 800930a:	613b      	str	r3, [r7, #16]
   return(result);
 800930c:	693b      	ldr	r3, [r7, #16]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d1e6      	bne.n	80092e0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2220      	movs	r2, #32
 8009316:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2200      	movs	r2, #0
 800931e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2200      	movs	r2, #0
 8009324:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009326:	bf00      	nop
 8009328:	3754      	adds	r7, #84	@ 0x54
 800932a:	46bd      	mov	sp, r7
 800932c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009330:	4770      	bx	lr

08009332 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009332:	b580      	push	{r7, lr}
 8009334:	b084      	sub	sp, #16
 8009336:	af00      	add	r7, sp, #0
 8009338:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800933e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2200      	movs	r2, #0
 8009344:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009348:	68f8      	ldr	r0, [r7, #12]
 800934a:	f7ff faf1 	bl	8008930 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800934e:	bf00      	nop
 8009350:	3710      	adds	r7, #16
 8009352:	46bd      	mov	sp, r7
 8009354:	bd80      	pop	{r7, pc}

08009356 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009356:	b580      	push	{r7, lr}
 8009358:	b088      	sub	sp, #32
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	e853 3f00 	ldrex	r3, [r3]
 800936a:	60bb      	str	r3, [r7, #8]
   return(result);
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009372:	61fb      	str	r3, [r7, #28]
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	461a      	mov	r2, r3
 800937a:	69fb      	ldr	r3, [r7, #28]
 800937c:	61bb      	str	r3, [r7, #24]
 800937e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009380:	6979      	ldr	r1, [r7, #20]
 8009382:	69ba      	ldr	r2, [r7, #24]
 8009384:	e841 2300 	strex	r3, r2, [r1]
 8009388:	613b      	str	r3, [r7, #16]
   return(result);
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d1e6      	bne.n	800935e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2220      	movs	r2, #32
 8009394:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2200      	movs	r2, #0
 800939c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800939e:	6878      	ldr	r0, [r7, #4]
 80093a0:	f7ff fabc 	bl	800891c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80093a4:	bf00      	nop
 80093a6:	3720      	adds	r7, #32
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bd80      	pop	{r7, pc}

080093ac <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80093ac:	b480      	push	{r7}
 80093ae:	b083      	sub	sp, #12
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80093b4:	bf00      	nop
 80093b6:	370c      	adds	r7, #12
 80093b8:	46bd      	mov	sp, r7
 80093ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093be:	4770      	bx	lr

080093c0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80093c0:	b480      	push	{r7}
 80093c2:	b083      	sub	sp, #12
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80093c8:	bf00      	nop
 80093ca:	370c      	adds	r7, #12
 80093cc:	46bd      	mov	sp, r7
 80093ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d2:	4770      	bx	lr

080093d4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80093d4:	b480      	push	{r7}
 80093d6:	b083      	sub	sp, #12
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80093dc:	bf00      	nop
 80093de:	370c      	adds	r7, #12
 80093e0:	46bd      	mov	sp, r7
 80093e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e6:	4770      	bx	lr

080093e8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b085      	sub	sp, #20
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80093f6:	2b01      	cmp	r3, #1
 80093f8:	d101      	bne.n	80093fe <HAL_UARTEx_DisableFifoMode+0x16>
 80093fa:	2302      	movs	r3, #2
 80093fc:	e027      	b.n	800944e <HAL_UARTEx_DisableFifoMode+0x66>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2201      	movs	r2, #1
 8009402:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	2224      	movs	r2, #36	@ 0x24
 800940a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	681a      	ldr	r2, [r3, #0]
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f022 0201 	bic.w	r2, r2, #1
 8009424:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800942c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2200      	movs	r2, #0
 8009432:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	68fa      	ldr	r2, [r7, #12]
 800943a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2220      	movs	r2, #32
 8009440:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2200      	movs	r2, #0
 8009448:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800944c:	2300      	movs	r3, #0
}
 800944e:	4618      	mov	r0, r3
 8009450:	3714      	adds	r7, #20
 8009452:	46bd      	mov	sp, r7
 8009454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009458:	4770      	bx	lr

0800945a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800945a:	b580      	push	{r7, lr}
 800945c:	b084      	sub	sp, #16
 800945e:	af00      	add	r7, sp, #0
 8009460:	6078      	str	r0, [r7, #4]
 8009462:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800946a:	2b01      	cmp	r3, #1
 800946c:	d101      	bne.n	8009472 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800946e:	2302      	movs	r3, #2
 8009470:	e02d      	b.n	80094ce <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	2201      	movs	r2, #1
 8009476:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2224      	movs	r2, #36	@ 0x24
 800947e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	681a      	ldr	r2, [r3, #0]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f022 0201 	bic.w	r2, r2, #1
 8009498:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	689b      	ldr	r3, [r3, #8]
 80094a0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	683a      	ldr	r2, [r7, #0]
 80094aa:	430a      	orrs	r2, r1
 80094ac:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f000 f850 	bl	8009554 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	68fa      	ldr	r2, [r7, #12]
 80094ba:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2220      	movs	r2, #32
 80094c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2200      	movs	r2, #0
 80094c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80094cc:	2300      	movs	r3, #0
}
 80094ce:	4618      	mov	r0, r3
 80094d0:	3710      	adds	r7, #16
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bd80      	pop	{r7, pc}

080094d6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80094d6:	b580      	push	{r7, lr}
 80094d8:	b084      	sub	sp, #16
 80094da:	af00      	add	r7, sp, #0
 80094dc:	6078      	str	r0, [r7, #4]
 80094de:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80094e6:	2b01      	cmp	r3, #1
 80094e8:	d101      	bne.n	80094ee <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80094ea:	2302      	movs	r3, #2
 80094ec:	e02d      	b.n	800954a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2201      	movs	r2, #1
 80094f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2224      	movs	r2, #36	@ 0x24
 80094fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	681a      	ldr	r2, [r3, #0]
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f022 0201 	bic.w	r2, r2, #1
 8009514:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	689b      	ldr	r3, [r3, #8]
 800951c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	683a      	ldr	r2, [r7, #0]
 8009526:	430a      	orrs	r2, r1
 8009528:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f000 f812 	bl	8009554 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	68fa      	ldr	r2, [r7, #12]
 8009536:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	2220      	movs	r2, #32
 800953c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2200      	movs	r2, #0
 8009544:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009548:	2300      	movs	r3, #0
}
 800954a:	4618      	mov	r0, r3
 800954c:	3710      	adds	r7, #16
 800954e:	46bd      	mov	sp, r7
 8009550:	bd80      	pop	{r7, pc}
	...

08009554 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009554:	b480      	push	{r7}
 8009556:	b085      	sub	sp, #20
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009560:	2b00      	cmp	r3, #0
 8009562:	d108      	bne.n	8009576 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2201      	movs	r2, #1
 8009568:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	2201      	movs	r2, #1
 8009570:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009574:	e031      	b.n	80095da <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009576:	2308      	movs	r3, #8
 8009578:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800957a:	2308      	movs	r3, #8
 800957c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	0e5b      	lsrs	r3, r3, #25
 8009586:	b2db      	uxtb	r3, r3
 8009588:	f003 0307 	and.w	r3, r3, #7
 800958c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	689b      	ldr	r3, [r3, #8]
 8009594:	0f5b      	lsrs	r3, r3, #29
 8009596:	b2db      	uxtb	r3, r3
 8009598:	f003 0307 	and.w	r3, r3, #7
 800959c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800959e:	7bbb      	ldrb	r3, [r7, #14]
 80095a0:	7b3a      	ldrb	r2, [r7, #12]
 80095a2:	4911      	ldr	r1, [pc, #68]	@ (80095e8 <UARTEx_SetNbDataToProcess+0x94>)
 80095a4:	5c8a      	ldrb	r2, [r1, r2]
 80095a6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80095aa:	7b3a      	ldrb	r2, [r7, #12]
 80095ac:	490f      	ldr	r1, [pc, #60]	@ (80095ec <UARTEx_SetNbDataToProcess+0x98>)
 80095ae:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80095b0:	fb93 f3f2 	sdiv	r3, r3, r2
 80095b4:	b29a      	uxth	r2, r3
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80095bc:	7bfb      	ldrb	r3, [r7, #15]
 80095be:	7b7a      	ldrb	r2, [r7, #13]
 80095c0:	4909      	ldr	r1, [pc, #36]	@ (80095e8 <UARTEx_SetNbDataToProcess+0x94>)
 80095c2:	5c8a      	ldrb	r2, [r1, r2]
 80095c4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80095c8:	7b7a      	ldrb	r2, [r7, #13]
 80095ca:	4908      	ldr	r1, [pc, #32]	@ (80095ec <UARTEx_SetNbDataToProcess+0x98>)
 80095cc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80095ce:	fb93 f3f2 	sdiv	r3, r3, r2
 80095d2:	b29a      	uxth	r2, r3
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80095da:	bf00      	nop
 80095dc:	3714      	adds	r7, #20
 80095de:	46bd      	mov	sp, r7
 80095e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e4:	4770      	bx	lr
 80095e6:	bf00      	nop
 80095e8:	0800b414 	.word	0x0800b414
 80095ec:	0800b41c 	.word	0x0800b41c

080095f0 <std>:
 80095f0:	2300      	movs	r3, #0
 80095f2:	b510      	push	{r4, lr}
 80095f4:	4604      	mov	r4, r0
 80095f6:	e9c0 3300 	strd	r3, r3, [r0]
 80095fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80095fe:	6083      	str	r3, [r0, #8]
 8009600:	8181      	strh	r1, [r0, #12]
 8009602:	6643      	str	r3, [r0, #100]	@ 0x64
 8009604:	81c2      	strh	r2, [r0, #14]
 8009606:	6183      	str	r3, [r0, #24]
 8009608:	4619      	mov	r1, r3
 800960a:	2208      	movs	r2, #8
 800960c:	305c      	adds	r0, #92	@ 0x5c
 800960e:	f000 f906 	bl	800981e <memset>
 8009612:	4b0d      	ldr	r3, [pc, #52]	@ (8009648 <std+0x58>)
 8009614:	6263      	str	r3, [r4, #36]	@ 0x24
 8009616:	4b0d      	ldr	r3, [pc, #52]	@ (800964c <std+0x5c>)
 8009618:	62a3      	str	r3, [r4, #40]	@ 0x28
 800961a:	4b0d      	ldr	r3, [pc, #52]	@ (8009650 <std+0x60>)
 800961c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800961e:	4b0d      	ldr	r3, [pc, #52]	@ (8009654 <std+0x64>)
 8009620:	6323      	str	r3, [r4, #48]	@ 0x30
 8009622:	4b0d      	ldr	r3, [pc, #52]	@ (8009658 <std+0x68>)
 8009624:	6224      	str	r4, [r4, #32]
 8009626:	429c      	cmp	r4, r3
 8009628:	d006      	beq.n	8009638 <std+0x48>
 800962a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800962e:	4294      	cmp	r4, r2
 8009630:	d002      	beq.n	8009638 <std+0x48>
 8009632:	33d0      	adds	r3, #208	@ 0xd0
 8009634:	429c      	cmp	r4, r3
 8009636:	d105      	bne.n	8009644 <std+0x54>
 8009638:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800963c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009640:	f000 b966 	b.w	8009910 <__retarget_lock_init_recursive>
 8009644:	bd10      	pop	{r4, pc}
 8009646:	bf00      	nop
 8009648:	08009799 	.word	0x08009799
 800964c:	080097bb 	.word	0x080097bb
 8009650:	080097f3 	.word	0x080097f3
 8009654:	08009817 	.word	0x08009817
 8009658:	2000069c 	.word	0x2000069c

0800965c <stdio_exit_handler>:
 800965c:	4a02      	ldr	r2, [pc, #8]	@ (8009668 <stdio_exit_handler+0xc>)
 800965e:	4903      	ldr	r1, [pc, #12]	@ (800966c <stdio_exit_handler+0x10>)
 8009660:	4803      	ldr	r0, [pc, #12]	@ (8009670 <stdio_exit_handler+0x14>)
 8009662:	f000 b869 	b.w	8009738 <_fwalk_sglue>
 8009666:	bf00      	nop
 8009668:	20000064 	.word	0x20000064
 800966c:	0800a1ad 	.word	0x0800a1ad
 8009670:	20000074 	.word	0x20000074

08009674 <cleanup_stdio>:
 8009674:	6841      	ldr	r1, [r0, #4]
 8009676:	4b0c      	ldr	r3, [pc, #48]	@ (80096a8 <cleanup_stdio+0x34>)
 8009678:	4299      	cmp	r1, r3
 800967a:	b510      	push	{r4, lr}
 800967c:	4604      	mov	r4, r0
 800967e:	d001      	beq.n	8009684 <cleanup_stdio+0x10>
 8009680:	f000 fd94 	bl	800a1ac <_fflush_r>
 8009684:	68a1      	ldr	r1, [r4, #8]
 8009686:	4b09      	ldr	r3, [pc, #36]	@ (80096ac <cleanup_stdio+0x38>)
 8009688:	4299      	cmp	r1, r3
 800968a:	d002      	beq.n	8009692 <cleanup_stdio+0x1e>
 800968c:	4620      	mov	r0, r4
 800968e:	f000 fd8d 	bl	800a1ac <_fflush_r>
 8009692:	68e1      	ldr	r1, [r4, #12]
 8009694:	4b06      	ldr	r3, [pc, #24]	@ (80096b0 <cleanup_stdio+0x3c>)
 8009696:	4299      	cmp	r1, r3
 8009698:	d004      	beq.n	80096a4 <cleanup_stdio+0x30>
 800969a:	4620      	mov	r0, r4
 800969c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096a0:	f000 bd84 	b.w	800a1ac <_fflush_r>
 80096a4:	bd10      	pop	{r4, pc}
 80096a6:	bf00      	nop
 80096a8:	2000069c 	.word	0x2000069c
 80096ac:	20000704 	.word	0x20000704
 80096b0:	2000076c 	.word	0x2000076c

080096b4 <global_stdio_init.part.0>:
 80096b4:	b510      	push	{r4, lr}
 80096b6:	4b0b      	ldr	r3, [pc, #44]	@ (80096e4 <global_stdio_init.part.0+0x30>)
 80096b8:	4c0b      	ldr	r4, [pc, #44]	@ (80096e8 <global_stdio_init.part.0+0x34>)
 80096ba:	4a0c      	ldr	r2, [pc, #48]	@ (80096ec <global_stdio_init.part.0+0x38>)
 80096bc:	601a      	str	r2, [r3, #0]
 80096be:	4620      	mov	r0, r4
 80096c0:	2200      	movs	r2, #0
 80096c2:	2104      	movs	r1, #4
 80096c4:	f7ff ff94 	bl	80095f0 <std>
 80096c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80096cc:	2201      	movs	r2, #1
 80096ce:	2109      	movs	r1, #9
 80096d0:	f7ff ff8e 	bl	80095f0 <std>
 80096d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80096d8:	2202      	movs	r2, #2
 80096da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80096de:	2112      	movs	r1, #18
 80096e0:	f7ff bf86 	b.w	80095f0 <std>
 80096e4:	200007d4 	.word	0x200007d4
 80096e8:	2000069c 	.word	0x2000069c
 80096ec:	0800965d 	.word	0x0800965d

080096f0 <__sfp_lock_acquire>:
 80096f0:	4801      	ldr	r0, [pc, #4]	@ (80096f8 <__sfp_lock_acquire+0x8>)
 80096f2:	f000 b90e 	b.w	8009912 <__retarget_lock_acquire_recursive>
 80096f6:	bf00      	nop
 80096f8:	200007dd 	.word	0x200007dd

080096fc <__sfp_lock_release>:
 80096fc:	4801      	ldr	r0, [pc, #4]	@ (8009704 <__sfp_lock_release+0x8>)
 80096fe:	f000 b909 	b.w	8009914 <__retarget_lock_release_recursive>
 8009702:	bf00      	nop
 8009704:	200007dd 	.word	0x200007dd

08009708 <__sinit>:
 8009708:	b510      	push	{r4, lr}
 800970a:	4604      	mov	r4, r0
 800970c:	f7ff fff0 	bl	80096f0 <__sfp_lock_acquire>
 8009710:	6a23      	ldr	r3, [r4, #32]
 8009712:	b11b      	cbz	r3, 800971c <__sinit+0x14>
 8009714:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009718:	f7ff bff0 	b.w	80096fc <__sfp_lock_release>
 800971c:	4b04      	ldr	r3, [pc, #16]	@ (8009730 <__sinit+0x28>)
 800971e:	6223      	str	r3, [r4, #32]
 8009720:	4b04      	ldr	r3, [pc, #16]	@ (8009734 <__sinit+0x2c>)
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d1f5      	bne.n	8009714 <__sinit+0xc>
 8009728:	f7ff ffc4 	bl	80096b4 <global_stdio_init.part.0>
 800972c:	e7f2      	b.n	8009714 <__sinit+0xc>
 800972e:	bf00      	nop
 8009730:	08009675 	.word	0x08009675
 8009734:	200007d4 	.word	0x200007d4

08009738 <_fwalk_sglue>:
 8009738:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800973c:	4607      	mov	r7, r0
 800973e:	4688      	mov	r8, r1
 8009740:	4614      	mov	r4, r2
 8009742:	2600      	movs	r6, #0
 8009744:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009748:	f1b9 0901 	subs.w	r9, r9, #1
 800974c:	d505      	bpl.n	800975a <_fwalk_sglue+0x22>
 800974e:	6824      	ldr	r4, [r4, #0]
 8009750:	2c00      	cmp	r4, #0
 8009752:	d1f7      	bne.n	8009744 <_fwalk_sglue+0xc>
 8009754:	4630      	mov	r0, r6
 8009756:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800975a:	89ab      	ldrh	r3, [r5, #12]
 800975c:	2b01      	cmp	r3, #1
 800975e:	d907      	bls.n	8009770 <_fwalk_sglue+0x38>
 8009760:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009764:	3301      	adds	r3, #1
 8009766:	d003      	beq.n	8009770 <_fwalk_sglue+0x38>
 8009768:	4629      	mov	r1, r5
 800976a:	4638      	mov	r0, r7
 800976c:	47c0      	blx	r8
 800976e:	4306      	orrs	r6, r0
 8009770:	3568      	adds	r5, #104	@ 0x68
 8009772:	e7e9      	b.n	8009748 <_fwalk_sglue+0x10>

08009774 <iprintf>:
 8009774:	b40f      	push	{r0, r1, r2, r3}
 8009776:	b507      	push	{r0, r1, r2, lr}
 8009778:	4906      	ldr	r1, [pc, #24]	@ (8009794 <iprintf+0x20>)
 800977a:	ab04      	add	r3, sp, #16
 800977c:	6808      	ldr	r0, [r1, #0]
 800977e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009782:	6881      	ldr	r1, [r0, #8]
 8009784:	9301      	str	r3, [sp, #4]
 8009786:	f000 f9e9 	bl	8009b5c <_vfiprintf_r>
 800978a:	b003      	add	sp, #12
 800978c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009790:	b004      	add	sp, #16
 8009792:	4770      	bx	lr
 8009794:	20000070 	.word	0x20000070

08009798 <__sread>:
 8009798:	b510      	push	{r4, lr}
 800979a:	460c      	mov	r4, r1
 800979c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097a0:	f000 f868 	bl	8009874 <_read_r>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	bfab      	itete	ge
 80097a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80097aa:	89a3      	ldrhlt	r3, [r4, #12]
 80097ac:	181b      	addge	r3, r3, r0
 80097ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80097b2:	bfac      	ite	ge
 80097b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80097b6:	81a3      	strhlt	r3, [r4, #12]
 80097b8:	bd10      	pop	{r4, pc}

080097ba <__swrite>:
 80097ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097be:	461f      	mov	r7, r3
 80097c0:	898b      	ldrh	r3, [r1, #12]
 80097c2:	05db      	lsls	r3, r3, #23
 80097c4:	4605      	mov	r5, r0
 80097c6:	460c      	mov	r4, r1
 80097c8:	4616      	mov	r6, r2
 80097ca:	d505      	bpl.n	80097d8 <__swrite+0x1e>
 80097cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097d0:	2302      	movs	r3, #2
 80097d2:	2200      	movs	r2, #0
 80097d4:	f000 f83c 	bl	8009850 <_lseek_r>
 80097d8:	89a3      	ldrh	r3, [r4, #12]
 80097da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80097e2:	81a3      	strh	r3, [r4, #12]
 80097e4:	4632      	mov	r2, r6
 80097e6:	463b      	mov	r3, r7
 80097e8:	4628      	mov	r0, r5
 80097ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80097ee:	f000 b853 	b.w	8009898 <_write_r>

080097f2 <__sseek>:
 80097f2:	b510      	push	{r4, lr}
 80097f4:	460c      	mov	r4, r1
 80097f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097fa:	f000 f829 	bl	8009850 <_lseek_r>
 80097fe:	1c43      	adds	r3, r0, #1
 8009800:	89a3      	ldrh	r3, [r4, #12]
 8009802:	bf15      	itete	ne
 8009804:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009806:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800980a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800980e:	81a3      	strheq	r3, [r4, #12]
 8009810:	bf18      	it	ne
 8009812:	81a3      	strhne	r3, [r4, #12]
 8009814:	bd10      	pop	{r4, pc}

08009816 <__sclose>:
 8009816:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800981a:	f000 b809 	b.w	8009830 <_close_r>

0800981e <memset>:
 800981e:	4402      	add	r2, r0
 8009820:	4603      	mov	r3, r0
 8009822:	4293      	cmp	r3, r2
 8009824:	d100      	bne.n	8009828 <memset+0xa>
 8009826:	4770      	bx	lr
 8009828:	f803 1b01 	strb.w	r1, [r3], #1
 800982c:	e7f9      	b.n	8009822 <memset+0x4>
	...

08009830 <_close_r>:
 8009830:	b538      	push	{r3, r4, r5, lr}
 8009832:	4d06      	ldr	r5, [pc, #24]	@ (800984c <_close_r+0x1c>)
 8009834:	2300      	movs	r3, #0
 8009836:	4604      	mov	r4, r0
 8009838:	4608      	mov	r0, r1
 800983a:	602b      	str	r3, [r5, #0]
 800983c:	f7f8 fec3 	bl	80025c6 <_close>
 8009840:	1c43      	adds	r3, r0, #1
 8009842:	d102      	bne.n	800984a <_close_r+0x1a>
 8009844:	682b      	ldr	r3, [r5, #0]
 8009846:	b103      	cbz	r3, 800984a <_close_r+0x1a>
 8009848:	6023      	str	r3, [r4, #0]
 800984a:	bd38      	pop	{r3, r4, r5, pc}
 800984c:	200007d8 	.word	0x200007d8

08009850 <_lseek_r>:
 8009850:	b538      	push	{r3, r4, r5, lr}
 8009852:	4d07      	ldr	r5, [pc, #28]	@ (8009870 <_lseek_r+0x20>)
 8009854:	4604      	mov	r4, r0
 8009856:	4608      	mov	r0, r1
 8009858:	4611      	mov	r1, r2
 800985a:	2200      	movs	r2, #0
 800985c:	602a      	str	r2, [r5, #0]
 800985e:	461a      	mov	r2, r3
 8009860:	f7f8 fed8 	bl	8002614 <_lseek>
 8009864:	1c43      	adds	r3, r0, #1
 8009866:	d102      	bne.n	800986e <_lseek_r+0x1e>
 8009868:	682b      	ldr	r3, [r5, #0]
 800986a:	b103      	cbz	r3, 800986e <_lseek_r+0x1e>
 800986c:	6023      	str	r3, [r4, #0]
 800986e:	bd38      	pop	{r3, r4, r5, pc}
 8009870:	200007d8 	.word	0x200007d8

08009874 <_read_r>:
 8009874:	b538      	push	{r3, r4, r5, lr}
 8009876:	4d07      	ldr	r5, [pc, #28]	@ (8009894 <_read_r+0x20>)
 8009878:	4604      	mov	r4, r0
 800987a:	4608      	mov	r0, r1
 800987c:	4611      	mov	r1, r2
 800987e:	2200      	movs	r2, #0
 8009880:	602a      	str	r2, [r5, #0]
 8009882:	461a      	mov	r2, r3
 8009884:	f7f8 fe82 	bl	800258c <_read>
 8009888:	1c43      	adds	r3, r0, #1
 800988a:	d102      	bne.n	8009892 <_read_r+0x1e>
 800988c:	682b      	ldr	r3, [r5, #0]
 800988e:	b103      	cbz	r3, 8009892 <_read_r+0x1e>
 8009890:	6023      	str	r3, [r4, #0]
 8009892:	bd38      	pop	{r3, r4, r5, pc}
 8009894:	200007d8 	.word	0x200007d8

08009898 <_write_r>:
 8009898:	b538      	push	{r3, r4, r5, lr}
 800989a:	4d07      	ldr	r5, [pc, #28]	@ (80098b8 <_write_r+0x20>)
 800989c:	4604      	mov	r4, r0
 800989e:	4608      	mov	r0, r1
 80098a0:	4611      	mov	r1, r2
 80098a2:	2200      	movs	r2, #0
 80098a4:	602a      	str	r2, [r5, #0]
 80098a6:	461a      	mov	r2, r3
 80098a8:	f7f6 fefa 	bl	80006a0 <_write>
 80098ac:	1c43      	adds	r3, r0, #1
 80098ae:	d102      	bne.n	80098b6 <_write_r+0x1e>
 80098b0:	682b      	ldr	r3, [r5, #0]
 80098b2:	b103      	cbz	r3, 80098b6 <_write_r+0x1e>
 80098b4:	6023      	str	r3, [r4, #0]
 80098b6:	bd38      	pop	{r3, r4, r5, pc}
 80098b8:	200007d8 	.word	0x200007d8

080098bc <__errno>:
 80098bc:	4b01      	ldr	r3, [pc, #4]	@ (80098c4 <__errno+0x8>)
 80098be:	6818      	ldr	r0, [r3, #0]
 80098c0:	4770      	bx	lr
 80098c2:	bf00      	nop
 80098c4:	20000070 	.word	0x20000070

080098c8 <__libc_init_array>:
 80098c8:	b570      	push	{r4, r5, r6, lr}
 80098ca:	4d0d      	ldr	r5, [pc, #52]	@ (8009900 <__libc_init_array+0x38>)
 80098cc:	4c0d      	ldr	r4, [pc, #52]	@ (8009904 <__libc_init_array+0x3c>)
 80098ce:	1b64      	subs	r4, r4, r5
 80098d0:	10a4      	asrs	r4, r4, #2
 80098d2:	2600      	movs	r6, #0
 80098d4:	42a6      	cmp	r6, r4
 80098d6:	d109      	bne.n	80098ec <__libc_init_array+0x24>
 80098d8:	4d0b      	ldr	r5, [pc, #44]	@ (8009908 <__libc_init_array+0x40>)
 80098da:	4c0c      	ldr	r4, [pc, #48]	@ (800990c <__libc_init_array+0x44>)
 80098dc:	f001 fd64 	bl	800b3a8 <_init>
 80098e0:	1b64      	subs	r4, r4, r5
 80098e2:	10a4      	asrs	r4, r4, #2
 80098e4:	2600      	movs	r6, #0
 80098e6:	42a6      	cmp	r6, r4
 80098e8:	d105      	bne.n	80098f6 <__libc_init_array+0x2e>
 80098ea:	bd70      	pop	{r4, r5, r6, pc}
 80098ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80098f0:	4798      	blx	r3
 80098f2:	3601      	adds	r6, #1
 80098f4:	e7ee      	b.n	80098d4 <__libc_init_array+0xc>
 80098f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80098fa:	4798      	blx	r3
 80098fc:	3601      	adds	r6, #1
 80098fe:	e7f2      	b.n	80098e6 <__libc_init_array+0x1e>
 8009900:	0800b870 	.word	0x0800b870
 8009904:	0800b870 	.word	0x0800b870
 8009908:	0800b870 	.word	0x0800b870
 800990c:	0800b874 	.word	0x0800b874

08009910 <__retarget_lock_init_recursive>:
 8009910:	4770      	bx	lr

08009912 <__retarget_lock_acquire_recursive>:
 8009912:	4770      	bx	lr

08009914 <__retarget_lock_release_recursive>:
 8009914:	4770      	bx	lr
	...

08009918 <_free_r>:
 8009918:	b538      	push	{r3, r4, r5, lr}
 800991a:	4605      	mov	r5, r0
 800991c:	2900      	cmp	r1, #0
 800991e:	d041      	beq.n	80099a4 <_free_r+0x8c>
 8009920:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009924:	1f0c      	subs	r4, r1, #4
 8009926:	2b00      	cmp	r3, #0
 8009928:	bfb8      	it	lt
 800992a:	18e4      	addlt	r4, r4, r3
 800992c:	f000 f8e0 	bl	8009af0 <__malloc_lock>
 8009930:	4a1d      	ldr	r2, [pc, #116]	@ (80099a8 <_free_r+0x90>)
 8009932:	6813      	ldr	r3, [r2, #0]
 8009934:	b933      	cbnz	r3, 8009944 <_free_r+0x2c>
 8009936:	6063      	str	r3, [r4, #4]
 8009938:	6014      	str	r4, [r2, #0]
 800993a:	4628      	mov	r0, r5
 800993c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009940:	f000 b8dc 	b.w	8009afc <__malloc_unlock>
 8009944:	42a3      	cmp	r3, r4
 8009946:	d908      	bls.n	800995a <_free_r+0x42>
 8009948:	6820      	ldr	r0, [r4, #0]
 800994a:	1821      	adds	r1, r4, r0
 800994c:	428b      	cmp	r3, r1
 800994e:	bf01      	itttt	eq
 8009950:	6819      	ldreq	r1, [r3, #0]
 8009952:	685b      	ldreq	r3, [r3, #4]
 8009954:	1809      	addeq	r1, r1, r0
 8009956:	6021      	streq	r1, [r4, #0]
 8009958:	e7ed      	b.n	8009936 <_free_r+0x1e>
 800995a:	461a      	mov	r2, r3
 800995c:	685b      	ldr	r3, [r3, #4]
 800995e:	b10b      	cbz	r3, 8009964 <_free_r+0x4c>
 8009960:	42a3      	cmp	r3, r4
 8009962:	d9fa      	bls.n	800995a <_free_r+0x42>
 8009964:	6811      	ldr	r1, [r2, #0]
 8009966:	1850      	adds	r0, r2, r1
 8009968:	42a0      	cmp	r0, r4
 800996a:	d10b      	bne.n	8009984 <_free_r+0x6c>
 800996c:	6820      	ldr	r0, [r4, #0]
 800996e:	4401      	add	r1, r0
 8009970:	1850      	adds	r0, r2, r1
 8009972:	4283      	cmp	r3, r0
 8009974:	6011      	str	r1, [r2, #0]
 8009976:	d1e0      	bne.n	800993a <_free_r+0x22>
 8009978:	6818      	ldr	r0, [r3, #0]
 800997a:	685b      	ldr	r3, [r3, #4]
 800997c:	6053      	str	r3, [r2, #4]
 800997e:	4408      	add	r0, r1
 8009980:	6010      	str	r0, [r2, #0]
 8009982:	e7da      	b.n	800993a <_free_r+0x22>
 8009984:	d902      	bls.n	800998c <_free_r+0x74>
 8009986:	230c      	movs	r3, #12
 8009988:	602b      	str	r3, [r5, #0]
 800998a:	e7d6      	b.n	800993a <_free_r+0x22>
 800998c:	6820      	ldr	r0, [r4, #0]
 800998e:	1821      	adds	r1, r4, r0
 8009990:	428b      	cmp	r3, r1
 8009992:	bf04      	itt	eq
 8009994:	6819      	ldreq	r1, [r3, #0]
 8009996:	685b      	ldreq	r3, [r3, #4]
 8009998:	6063      	str	r3, [r4, #4]
 800999a:	bf04      	itt	eq
 800999c:	1809      	addeq	r1, r1, r0
 800999e:	6021      	streq	r1, [r4, #0]
 80099a0:	6054      	str	r4, [r2, #4]
 80099a2:	e7ca      	b.n	800993a <_free_r+0x22>
 80099a4:	bd38      	pop	{r3, r4, r5, pc}
 80099a6:	bf00      	nop
 80099a8:	200007e4 	.word	0x200007e4

080099ac <sbrk_aligned>:
 80099ac:	b570      	push	{r4, r5, r6, lr}
 80099ae:	4e0f      	ldr	r6, [pc, #60]	@ (80099ec <sbrk_aligned+0x40>)
 80099b0:	460c      	mov	r4, r1
 80099b2:	6831      	ldr	r1, [r6, #0]
 80099b4:	4605      	mov	r5, r0
 80099b6:	b911      	cbnz	r1, 80099be <sbrk_aligned+0x12>
 80099b8:	f000 fcb4 	bl	800a324 <_sbrk_r>
 80099bc:	6030      	str	r0, [r6, #0]
 80099be:	4621      	mov	r1, r4
 80099c0:	4628      	mov	r0, r5
 80099c2:	f000 fcaf 	bl	800a324 <_sbrk_r>
 80099c6:	1c43      	adds	r3, r0, #1
 80099c8:	d103      	bne.n	80099d2 <sbrk_aligned+0x26>
 80099ca:	f04f 34ff 	mov.w	r4, #4294967295
 80099ce:	4620      	mov	r0, r4
 80099d0:	bd70      	pop	{r4, r5, r6, pc}
 80099d2:	1cc4      	adds	r4, r0, #3
 80099d4:	f024 0403 	bic.w	r4, r4, #3
 80099d8:	42a0      	cmp	r0, r4
 80099da:	d0f8      	beq.n	80099ce <sbrk_aligned+0x22>
 80099dc:	1a21      	subs	r1, r4, r0
 80099de:	4628      	mov	r0, r5
 80099e0:	f000 fca0 	bl	800a324 <_sbrk_r>
 80099e4:	3001      	adds	r0, #1
 80099e6:	d1f2      	bne.n	80099ce <sbrk_aligned+0x22>
 80099e8:	e7ef      	b.n	80099ca <sbrk_aligned+0x1e>
 80099ea:	bf00      	nop
 80099ec:	200007e0 	.word	0x200007e0

080099f0 <_malloc_r>:
 80099f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099f4:	1ccd      	adds	r5, r1, #3
 80099f6:	f025 0503 	bic.w	r5, r5, #3
 80099fa:	3508      	adds	r5, #8
 80099fc:	2d0c      	cmp	r5, #12
 80099fe:	bf38      	it	cc
 8009a00:	250c      	movcc	r5, #12
 8009a02:	2d00      	cmp	r5, #0
 8009a04:	4606      	mov	r6, r0
 8009a06:	db01      	blt.n	8009a0c <_malloc_r+0x1c>
 8009a08:	42a9      	cmp	r1, r5
 8009a0a:	d904      	bls.n	8009a16 <_malloc_r+0x26>
 8009a0c:	230c      	movs	r3, #12
 8009a0e:	6033      	str	r3, [r6, #0]
 8009a10:	2000      	movs	r0, #0
 8009a12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009aec <_malloc_r+0xfc>
 8009a1a:	f000 f869 	bl	8009af0 <__malloc_lock>
 8009a1e:	f8d8 3000 	ldr.w	r3, [r8]
 8009a22:	461c      	mov	r4, r3
 8009a24:	bb44      	cbnz	r4, 8009a78 <_malloc_r+0x88>
 8009a26:	4629      	mov	r1, r5
 8009a28:	4630      	mov	r0, r6
 8009a2a:	f7ff ffbf 	bl	80099ac <sbrk_aligned>
 8009a2e:	1c43      	adds	r3, r0, #1
 8009a30:	4604      	mov	r4, r0
 8009a32:	d158      	bne.n	8009ae6 <_malloc_r+0xf6>
 8009a34:	f8d8 4000 	ldr.w	r4, [r8]
 8009a38:	4627      	mov	r7, r4
 8009a3a:	2f00      	cmp	r7, #0
 8009a3c:	d143      	bne.n	8009ac6 <_malloc_r+0xd6>
 8009a3e:	2c00      	cmp	r4, #0
 8009a40:	d04b      	beq.n	8009ada <_malloc_r+0xea>
 8009a42:	6823      	ldr	r3, [r4, #0]
 8009a44:	4639      	mov	r1, r7
 8009a46:	4630      	mov	r0, r6
 8009a48:	eb04 0903 	add.w	r9, r4, r3
 8009a4c:	f000 fc6a 	bl	800a324 <_sbrk_r>
 8009a50:	4581      	cmp	r9, r0
 8009a52:	d142      	bne.n	8009ada <_malloc_r+0xea>
 8009a54:	6821      	ldr	r1, [r4, #0]
 8009a56:	1a6d      	subs	r5, r5, r1
 8009a58:	4629      	mov	r1, r5
 8009a5a:	4630      	mov	r0, r6
 8009a5c:	f7ff ffa6 	bl	80099ac <sbrk_aligned>
 8009a60:	3001      	adds	r0, #1
 8009a62:	d03a      	beq.n	8009ada <_malloc_r+0xea>
 8009a64:	6823      	ldr	r3, [r4, #0]
 8009a66:	442b      	add	r3, r5
 8009a68:	6023      	str	r3, [r4, #0]
 8009a6a:	f8d8 3000 	ldr.w	r3, [r8]
 8009a6e:	685a      	ldr	r2, [r3, #4]
 8009a70:	bb62      	cbnz	r2, 8009acc <_malloc_r+0xdc>
 8009a72:	f8c8 7000 	str.w	r7, [r8]
 8009a76:	e00f      	b.n	8009a98 <_malloc_r+0xa8>
 8009a78:	6822      	ldr	r2, [r4, #0]
 8009a7a:	1b52      	subs	r2, r2, r5
 8009a7c:	d420      	bmi.n	8009ac0 <_malloc_r+0xd0>
 8009a7e:	2a0b      	cmp	r2, #11
 8009a80:	d917      	bls.n	8009ab2 <_malloc_r+0xc2>
 8009a82:	1961      	adds	r1, r4, r5
 8009a84:	42a3      	cmp	r3, r4
 8009a86:	6025      	str	r5, [r4, #0]
 8009a88:	bf18      	it	ne
 8009a8a:	6059      	strne	r1, [r3, #4]
 8009a8c:	6863      	ldr	r3, [r4, #4]
 8009a8e:	bf08      	it	eq
 8009a90:	f8c8 1000 	streq.w	r1, [r8]
 8009a94:	5162      	str	r2, [r4, r5]
 8009a96:	604b      	str	r3, [r1, #4]
 8009a98:	4630      	mov	r0, r6
 8009a9a:	f000 f82f 	bl	8009afc <__malloc_unlock>
 8009a9e:	f104 000b 	add.w	r0, r4, #11
 8009aa2:	1d23      	adds	r3, r4, #4
 8009aa4:	f020 0007 	bic.w	r0, r0, #7
 8009aa8:	1ac2      	subs	r2, r0, r3
 8009aaa:	bf1c      	itt	ne
 8009aac:	1a1b      	subne	r3, r3, r0
 8009aae:	50a3      	strne	r3, [r4, r2]
 8009ab0:	e7af      	b.n	8009a12 <_malloc_r+0x22>
 8009ab2:	6862      	ldr	r2, [r4, #4]
 8009ab4:	42a3      	cmp	r3, r4
 8009ab6:	bf0c      	ite	eq
 8009ab8:	f8c8 2000 	streq.w	r2, [r8]
 8009abc:	605a      	strne	r2, [r3, #4]
 8009abe:	e7eb      	b.n	8009a98 <_malloc_r+0xa8>
 8009ac0:	4623      	mov	r3, r4
 8009ac2:	6864      	ldr	r4, [r4, #4]
 8009ac4:	e7ae      	b.n	8009a24 <_malloc_r+0x34>
 8009ac6:	463c      	mov	r4, r7
 8009ac8:	687f      	ldr	r7, [r7, #4]
 8009aca:	e7b6      	b.n	8009a3a <_malloc_r+0x4a>
 8009acc:	461a      	mov	r2, r3
 8009ace:	685b      	ldr	r3, [r3, #4]
 8009ad0:	42a3      	cmp	r3, r4
 8009ad2:	d1fb      	bne.n	8009acc <_malloc_r+0xdc>
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	6053      	str	r3, [r2, #4]
 8009ad8:	e7de      	b.n	8009a98 <_malloc_r+0xa8>
 8009ada:	230c      	movs	r3, #12
 8009adc:	6033      	str	r3, [r6, #0]
 8009ade:	4630      	mov	r0, r6
 8009ae0:	f000 f80c 	bl	8009afc <__malloc_unlock>
 8009ae4:	e794      	b.n	8009a10 <_malloc_r+0x20>
 8009ae6:	6005      	str	r5, [r0, #0]
 8009ae8:	e7d6      	b.n	8009a98 <_malloc_r+0xa8>
 8009aea:	bf00      	nop
 8009aec:	200007e4 	.word	0x200007e4

08009af0 <__malloc_lock>:
 8009af0:	4801      	ldr	r0, [pc, #4]	@ (8009af8 <__malloc_lock+0x8>)
 8009af2:	f7ff bf0e 	b.w	8009912 <__retarget_lock_acquire_recursive>
 8009af6:	bf00      	nop
 8009af8:	200007dc 	.word	0x200007dc

08009afc <__malloc_unlock>:
 8009afc:	4801      	ldr	r0, [pc, #4]	@ (8009b04 <__malloc_unlock+0x8>)
 8009afe:	f7ff bf09 	b.w	8009914 <__retarget_lock_release_recursive>
 8009b02:	bf00      	nop
 8009b04:	200007dc 	.word	0x200007dc

08009b08 <__sfputc_r>:
 8009b08:	6893      	ldr	r3, [r2, #8]
 8009b0a:	3b01      	subs	r3, #1
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	b410      	push	{r4}
 8009b10:	6093      	str	r3, [r2, #8]
 8009b12:	da08      	bge.n	8009b26 <__sfputc_r+0x1e>
 8009b14:	6994      	ldr	r4, [r2, #24]
 8009b16:	42a3      	cmp	r3, r4
 8009b18:	db01      	blt.n	8009b1e <__sfputc_r+0x16>
 8009b1a:	290a      	cmp	r1, #10
 8009b1c:	d103      	bne.n	8009b26 <__sfputc_r+0x1e>
 8009b1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b22:	f000 bb6b 	b.w	800a1fc <__swbuf_r>
 8009b26:	6813      	ldr	r3, [r2, #0]
 8009b28:	1c58      	adds	r0, r3, #1
 8009b2a:	6010      	str	r0, [r2, #0]
 8009b2c:	7019      	strb	r1, [r3, #0]
 8009b2e:	4608      	mov	r0, r1
 8009b30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b34:	4770      	bx	lr

08009b36 <__sfputs_r>:
 8009b36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b38:	4606      	mov	r6, r0
 8009b3a:	460f      	mov	r7, r1
 8009b3c:	4614      	mov	r4, r2
 8009b3e:	18d5      	adds	r5, r2, r3
 8009b40:	42ac      	cmp	r4, r5
 8009b42:	d101      	bne.n	8009b48 <__sfputs_r+0x12>
 8009b44:	2000      	movs	r0, #0
 8009b46:	e007      	b.n	8009b58 <__sfputs_r+0x22>
 8009b48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b4c:	463a      	mov	r2, r7
 8009b4e:	4630      	mov	r0, r6
 8009b50:	f7ff ffda 	bl	8009b08 <__sfputc_r>
 8009b54:	1c43      	adds	r3, r0, #1
 8009b56:	d1f3      	bne.n	8009b40 <__sfputs_r+0xa>
 8009b58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009b5c <_vfiprintf_r>:
 8009b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b60:	460d      	mov	r5, r1
 8009b62:	b09d      	sub	sp, #116	@ 0x74
 8009b64:	4614      	mov	r4, r2
 8009b66:	4698      	mov	r8, r3
 8009b68:	4606      	mov	r6, r0
 8009b6a:	b118      	cbz	r0, 8009b74 <_vfiprintf_r+0x18>
 8009b6c:	6a03      	ldr	r3, [r0, #32]
 8009b6e:	b90b      	cbnz	r3, 8009b74 <_vfiprintf_r+0x18>
 8009b70:	f7ff fdca 	bl	8009708 <__sinit>
 8009b74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b76:	07d9      	lsls	r1, r3, #31
 8009b78:	d405      	bmi.n	8009b86 <_vfiprintf_r+0x2a>
 8009b7a:	89ab      	ldrh	r3, [r5, #12]
 8009b7c:	059a      	lsls	r2, r3, #22
 8009b7e:	d402      	bmi.n	8009b86 <_vfiprintf_r+0x2a>
 8009b80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b82:	f7ff fec6 	bl	8009912 <__retarget_lock_acquire_recursive>
 8009b86:	89ab      	ldrh	r3, [r5, #12]
 8009b88:	071b      	lsls	r3, r3, #28
 8009b8a:	d501      	bpl.n	8009b90 <_vfiprintf_r+0x34>
 8009b8c:	692b      	ldr	r3, [r5, #16]
 8009b8e:	b99b      	cbnz	r3, 8009bb8 <_vfiprintf_r+0x5c>
 8009b90:	4629      	mov	r1, r5
 8009b92:	4630      	mov	r0, r6
 8009b94:	f000 fb70 	bl	800a278 <__swsetup_r>
 8009b98:	b170      	cbz	r0, 8009bb8 <_vfiprintf_r+0x5c>
 8009b9a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b9c:	07dc      	lsls	r4, r3, #31
 8009b9e:	d504      	bpl.n	8009baa <_vfiprintf_r+0x4e>
 8009ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ba4:	b01d      	add	sp, #116	@ 0x74
 8009ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009baa:	89ab      	ldrh	r3, [r5, #12]
 8009bac:	0598      	lsls	r0, r3, #22
 8009bae:	d4f7      	bmi.n	8009ba0 <_vfiprintf_r+0x44>
 8009bb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009bb2:	f7ff feaf 	bl	8009914 <__retarget_lock_release_recursive>
 8009bb6:	e7f3      	b.n	8009ba0 <_vfiprintf_r+0x44>
 8009bb8:	2300      	movs	r3, #0
 8009bba:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bbc:	2320      	movs	r3, #32
 8009bbe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009bc2:	f8cd 800c 	str.w	r8, [sp, #12]
 8009bc6:	2330      	movs	r3, #48	@ 0x30
 8009bc8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009d78 <_vfiprintf_r+0x21c>
 8009bcc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009bd0:	f04f 0901 	mov.w	r9, #1
 8009bd4:	4623      	mov	r3, r4
 8009bd6:	469a      	mov	sl, r3
 8009bd8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bdc:	b10a      	cbz	r2, 8009be2 <_vfiprintf_r+0x86>
 8009bde:	2a25      	cmp	r2, #37	@ 0x25
 8009be0:	d1f9      	bne.n	8009bd6 <_vfiprintf_r+0x7a>
 8009be2:	ebba 0b04 	subs.w	fp, sl, r4
 8009be6:	d00b      	beq.n	8009c00 <_vfiprintf_r+0xa4>
 8009be8:	465b      	mov	r3, fp
 8009bea:	4622      	mov	r2, r4
 8009bec:	4629      	mov	r1, r5
 8009bee:	4630      	mov	r0, r6
 8009bf0:	f7ff ffa1 	bl	8009b36 <__sfputs_r>
 8009bf4:	3001      	adds	r0, #1
 8009bf6:	f000 80a7 	beq.w	8009d48 <_vfiprintf_r+0x1ec>
 8009bfa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009bfc:	445a      	add	r2, fp
 8009bfe:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c00:	f89a 3000 	ldrb.w	r3, [sl]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	f000 809f 	beq.w	8009d48 <_vfiprintf_r+0x1ec>
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c14:	f10a 0a01 	add.w	sl, sl, #1
 8009c18:	9304      	str	r3, [sp, #16]
 8009c1a:	9307      	str	r3, [sp, #28]
 8009c1c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c20:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c22:	4654      	mov	r4, sl
 8009c24:	2205      	movs	r2, #5
 8009c26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c2a:	4853      	ldr	r0, [pc, #332]	@ (8009d78 <_vfiprintf_r+0x21c>)
 8009c2c:	f7f6 faf8 	bl	8000220 <memchr>
 8009c30:	9a04      	ldr	r2, [sp, #16]
 8009c32:	b9d8      	cbnz	r0, 8009c6c <_vfiprintf_r+0x110>
 8009c34:	06d1      	lsls	r1, r2, #27
 8009c36:	bf44      	itt	mi
 8009c38:	2320      	movmi	r3, #32
 8009c3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c3e:	0713      	lsls	r3, r2, #28
 8009c40:	bf44      	itt	mi
 8009c42:	232b      	movmi	r3, #43	@ 0x2b
 8009c44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c48:	f89a 3000 	ldrb.w	r3, [sl]
 8009c4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c4e:	d015      	beq.n	8009c7c <_vfiprintf_r+0x120>
 8009c50:	9a07      	ldr	r2, [sp, #28]
 8009c52:	4654      	mov	r4, sl
 8009c54:	2000      	movs	r0, #0
 8009c56:	f04f 0c0a 	mov.w	ip, #10
 8009c5a:	4621      	mov	r1, r4
 8009c5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c60:	3b30      	subs	r3, #48	@ 0x30
 8009c62:	2b09      	cmp	r3, #9
 8009c64:	d94b      	bls.n	8009cfe <_vfiprintf_r+0x1a2>
 8009c66:	b1b0      	cbz	r0, 8009c96 <_vfiprintf_r+0x13a>
 8009c68:	9207      	str	r2, [sp, #28]
 8009c6a:	e014      	b.n	8009c96 <_vfiprintf_r+0x13a>
 8009c6c:	eba0 0308 	sub.w	r3, r0, r8
 8009c70:	fa09 f303 	lsl.w	r3, r9, r3
 8009c74:	4313      	orrs	r3, r2
 8009c76:	9304      	str	r3, [sp, #16]
 8009c78:	46a2      	mov	sl, r4
 8009c7a:	e7d2      	b.n	8009c22 <_vfiprintf_r+0xc6>
 8009c7c:	9b03      	ldr	r3, [sp, #12]
 8009c7e:	1d19      	adds	r1, r3, #4
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	9103      	str	r1, [sp, #12]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	bfbb      	ittet	lt
 8009c88:	425b      	neglt	r3, r3
 8009c8a:	f042 0202 	orrlt.w	r2, r2, #2
 8009c8e:	9307      	strge	r3, [sp, #28]
 8009c90:	9307      	strlt	r3, [sp, #28]
 8009c92:	bfb8      	it	lt
 8009c94:	9204      	strlt	r2, [sp, #16]
 8009c96:	7823      	ldrb	r3, [r4, #0]
 8009c98:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c9a:	d10a      	bne.n	8009cb2 <_vfiprintf_r+0x156>
 8009c9c:	7863      	ldrb	r3, [r4, #1]
 8009c9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ca0:	d132      	bne.n	8009d08 <_vfiprintf_r+0x1ac>
 8009ca2:	9b03      	ldr	r3, [sp, #12]
 8009ca4:	1d1a      	adds	r2, r3, #4
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	9203      	str	r2, [sp, #12]
 8009caa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009cae:	3402      	adds	r4, #2
 8009cb0:	9305      	str	r3, [sp, #20]
 8009cb2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009d88 <_vfiprintf_r+0x22c>
 8009cb6:	7821      	ldrb	r1, [r4, #0]
 8009cb8:	2203      	movs	r2, #3
 8009cba:	4650      	mov	r0, sl
 8009cbc:	f7f6 fab0 	bl	8000220 <memchr>
 8009cc0:	b138      	cbz	r0, 8009cd2 <_vfiprintf_r+0x176>
 8009cc2:	9b04      	ldr	r3, [sp, #16]
 8009cc4:	eba0 000a 	sub.w	r0, r0, sl
 8009cc8:	2240      	movs	r2, #64	@ 0x40
 8009cca:	4082      	lsls	r2, r0
 8009ccc:	4313      	orrs	r3, r2
 8009cce:	3401      	adds	r4, #1
 8009cd0:	9304      	str	r3, [sp, #16]
 8009cd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cd6:	4829      	ldr	r0, [pc, #164]	@ (8009d7c <_vfiprintf_r+0x220>)
 8009cd8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009cdc:	2206      	movs	r2, #6
 8009cde:	f7f6 fa9f 	bl	8000220 <memchr>
 8009ce2:	2800      	cmp	r0, #0
 8009ce4:	d03f      	beq.n	8009d66 <_vfiprintf_r+0x20a>
 8009ce6:	4b26      	ldr	r3, [pc, #152]	@ (8009d80 <_vfiprintf_r+0x224>)
 8009ce8:	bb1b      	cbnz	r3, 8009d32 <_vfiprintf_r+0x1d6>
 8009cea:	9b03      	ldr	r3, [sp, #12]
 8009cec:	3307      	adds	r3, #7
 8009cee:	f023 0307 	bic.w	r3, r3, #7
 8009cf2:	3308      	adds	r3, #8
 8009cf4:	9303      	str	r3, [sp, #12]
 8009cf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cf8:	443b      	add	r3, r7
 8009cfa:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cfc:	e76a      	b.n	8009bd4 <_vfiprintf_r+0x78>
 8009cfe:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d02:	460c      	mov	r4, r1
 8009d04:	2001      	movs	r0, #1
 8009d06:	e7a8      	b.n	8009c5a <_vfiprintf_r+0xfe>
 8009d08:	2300      	movs	r3, #0
 8009d0a:	3401      	adds	r4, #1
 8009d0c:	9305      	str	r3, [sp, #20]
 8009d0e:	4619      	mov	r1, r3
 8009d10:	f04f 0c0a 	mov.w	ip, #10
 8009d14:	4620      	mov	r0, r4
 8009d16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d1a:	3a30      	subs	r2, #48	@ 0x30
 8009d1c:	2a09      	cmp	r2, #9
 8009d1e:	d903      	bls.n	8009d28 <_vfiprintf_r+0x1cc>
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d0c6      	beq.n	8009cb2 <_vfiprintf_r+0x156>
 8009d24:	9105      	str	r1, [sp, #20]
 8009d26:	e7c4      	b.n	8009cb2 <_vfiprintf_r+0x156>
 8009d28:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d2c:	4604      	mov	r4, r0
 8009d2e:	2301      	movs	r3, #1
 8009d30:	e7f0      	b.n	8009d14 <_vfiprintf_r+0x1b8>
 8009d32:	ab03      	add	r3, sp, #12
 8009d34:	9300      	str	r3, [sp, #0]
 8009d36:	462a      	mov	r2, r5
 8009d38:	4b12      	ldr	r3, [pc, #72]	@ (8009d84 <_vfiprintf_r+0x228>)
 8009d3a:	a904      	add	r1, sp, #16
 8009d3c:	4630      	mov	r0, r6
 8009d3e:	f3af 8000 	nop.w
 8009d42:	4607      	mov	r7, r0
 8009d44:	1c78      	adds	r0, r7, #1
 8009d46:	d1d6      	bne.n	8009cf6 <_vfiprintf_r+0x19a>
 8009d48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d4a:	07d9      	lsls	r1, r3, #31
 8009d4c:	d405      	bmi.n	8009d5a <_vfiprintf_r+0x1fe>
 8009d4e:	89ab      	ldrh	r3, [r5, #12]
 8009d50:	059a      	lsls	r2, r3, #22
 8009d52:	d402      	bmi.n	8009d5a <_vfiprintf_r+0x1fe>
 8009d54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d56:	f7ff fddd 	bl	8009914 <__retarget_lock_release_recursive>
 8009d5a:	89ab      	ldrh	r3, [r5, #12]
 8009d5c:	065b      	lsls	r3, r3, #25
 8009d5e:	f53f af1f 	bmi.w	8009ba0 <_vfiprintf_r+0x44>
 8009d62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d64:	e71e      	b.n	8009ba4 <_vfiprintf_r+0x48>
 8009d66:	ab03      	add	r3, sp, #12
 8009d68:	9300      	str	r3, [sp, #0]
 8009d6a:	462a      	mov	r2, r5
 8009d6c:	4b05      	ldr	r3, [pc, #20]	@ (8009d84 <_vfiprintf_r+0x228>)
 8009d6e:	a904      	add	r1, sp, #16
 8009d70:	4630      	mov	r0, r6
 8009d72:	f000 f879 	bl	8009e68 <_printf_i>
 8009d76:	e7e4      	b.n	8009d42 <_vfiprintf_r+0x1e6>
 8009d78:	0800b424 	.word	0x0800b424
 8009d7c:	0800b42e 	.word	0x0800b42e
 8009d80:	00000000 	.word	0x00000000
 8009d84:	08009b37 	.word	0x08009b37
 8009d88:	0800b42a 	.word	0x0800b42a

08009d8c <_printf_common>:
 8009d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d90:	4616      	mov	r6, r2
 8009d92:	4698      	mov	r8, r3
 8009d94:	688a      	ldr	r2, [r1, #8]
 8009d96:	690b      	ldr	r3, [r1, #16]
 8009d98:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	bfb8      	it	lt
 8009da0:	4613      	movlt	r3, r2
 8009da2:	6033      	str	r3, [r6, #0]
 8009da4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009da8:	4607      	mov	r7, r0
 8009daa:	460c      	mov	r4, r1
 8009dac:	b10a      	cbz	r2, 8009db2 <_printf_common+0x26>
 8009dae:	3301      	adds	r3, #1
 8009db0:	6033      	str	r3, [r6, #0]
 8009db2:	6823      	ldr	r3, [r4, #0]
 8009db4:	0699      	lsls	r1, r3, #26
 8009db6:	bf42      	ittt	mi
 8009db8:	6833      	ldrmi	r3, [r6, #0]
 8009dba:	3302      	addmi	r3, #2
 8009dbc:	6033      	strmi	r3, [r6, #0]
 8009dbe:	6825      	ldr	r5, [r4, #0]
 8009dc0:	f015 0506 	ands.w	r5, r5, #6
 8009dc4:	d106      	bne.n	8009dd4 <_printf_common+0x48>
 8009dc6:	f104 0a19 	add.w	sl, r4, #25
 8009dca:	68e3      	ldr	r3, [r4, #12]
 8009dcc:	6832      	ldr	r2, [r6, #0]
 8009dce:	1a9b      	subs	r3, r3, r2
 8009dd0:	42ab      	cmp	r3, r5
 8009dd2:	dc26      	bgt.n	8009e22 <_printf_common+0x96>
 8009dd4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009dd8:	6822      	ldr	r2, [r4, #0]
 8009dda:	3b00      	subs	r3, #0
 8009ddc:	bf18      	it	ne
 8009dde:	2301      	movne	r3, #1
 8009de0:	0692      	lsls	r2, r2, #26
 8009de2:	d42b      	bmi.n	8009e3c <_printf_common+0xb0>
 8009de4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009de8:	4641      	mov	r1, r8
 8009dea:	4638      	mov	r0, r7
 8009dec:	47c8      	blx	r9
 8009dee:	3001      	adds	r0, #1
 8009df0:	d01e      	beq.n	8009e30 <_printf_common+0xa4>
 8009df2:	6823      	ldr	r3, [r4, #0]
 8009df4:	6922      	ldr	r2, [r4, #16]
 8009df6:	f003 0306 	and.w	r3, r3, #6
 8009dfa:	2b04      	cmp	r3, #4
 8009dfc:	bf02      	ittt	eq
 8009dfe:	68e5      	ldreq	r5, [r4, #12]
 8009e00:	6833      	ldreq	r3, [r6, #0]
 8009e02:	1aed      	subeq	r5, r5, r3
 8009e04:	68a3      	ldr	r3, [r4, #8]
 8009e06:	bf0c      	ite	eq
 8009e08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009e0c:	2500      	movne	r5, #0
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	bfc4      	itt	gt
 8009e12:	1a9b      	subgt	r3, r3, r2
 8009e14:	18ed      	addgt	r5, r5, r3
 8009e16:	2600      	movs	r6, #0
 8009e18:	341a      	adds	r4, #26
 8009e1a:	42b5      	cmp	r5, r6
 8009e1c:	d11a      	bne.n	8009e54 <_printf_common+0xc8>
 8009e1e:	2000      	movs	r0, #0
 8009e20:	e008      	b.n	8009e34 <_printf_common+0xa8>
 8009e22:	2301      	movs	r3, #1
 8009e24:	4652      	mov	r2, sl
 8009e26:	4641      	mov	r1, r8
 8009e28:	4638      	mov	r0, r7
 8009e2a:	47c8      	blx	r9
 8009e2c:	3001      	adds	r0, #1
 8009e2e:	d103      	bne.n	8009e38 <_printf_common+0xac>
 8009e30:	f04f 30ff 	mov.w	r0, #4294967295
 8009e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e38:	3501      	adds	r5, #1
 8009e3a:	e7c6      	b.n	8009dca <_printf_common+0x3e>
 8009e3c:	18e1      	adds	r1, r4, r3
 8009e3e:	1c5a      	adds	r2, r3, #1
 8009e40:	2030      	movs	r0, #48	@ 0x30
 8009e42:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009e46:	4422      	add	r2, r4
 8009e48:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009e4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009e50:	3302      	adds	r3, #2
 8009e52:	e7c7      	b.n	8009de4 <_printf_common+0x58>
 8009e54:	2301      	movs	r3, #1
 8009e56:	4622      	mov	r2, r4
 8009e58:	4641      	mov	r1, r8
 8009e5a:	4638      	mov	r0, r7
 8009e5c:	47c8      	blx	r9
 8009e5e:	3001      	adds	r0, #1
 8009e60:	d0e6      	beq.n	8009e30 <_printf_common+0xa4>
 8009e62:	3601      	adds	r6, #1
 8009e64:	e7d9      	b.n	8009e1a <_printf_common+0x8e>
	...

08009e68 <_printf_i>:
 8009e68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e6c:	7e0f      	ldrb	r7, [r1, #24]
 8009e6e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009e70:	2f78      	cmp	r7, #120	@ 0x78
 8009e72:	4691      	mov	r9, r2
 8009e74:	4680      	mov	r8, r0
 8009e76:	460c      	mov	r4, r1
 8009e78:	469a      	mov	sl, r3
 8009e7a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009e7e:	d807      	bhi.n	8009e90 <_printf_i+0x28>
 8009e80:	2f62      	cmp	r7, #98	@ 0x62
 8009e82:	d80a      	bhi.n	8009e9a <_printf_i+0x32>
 8009e84:	2f00      	cmp	r7, #0
 8009e86:	f000 80d1 	beq.w	800a02c <_printf_i+0x1c4>
 8009e8a:	2f58      	cmp	r7, #88	@ 0x58
 8009e8c:	f000 80b8 	beq.w	800a000 <_printf_i+0x198>
 8009e90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e94:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009e98:	e03a      	b.n	8009f10 <_printf_i+0xa8>
 8009e9a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009e9e:	2b15      	cmp	r3, #21
 8009ea0:	d8f6      	bhi.n	8009e90 <_printf_i+0x28>
 8009ea2:	a101      	add	r1, pc, #4	@ (adr r1, 8009ea8 <_printf_i+0x40>)
 8009ea4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009ea8:	08009f01 	.word	0x08009f01
 8009eac:	08009f15 	.word	0x08009f15
 8009eb0:	08009e91 	.word	0x08009e91
 8009eb4:	08009e91 	.word	0x08009e91
 8009eb8:	08009e91 	.word	0x08009e91
 8009ebc:	08009e91 	.word	0x08009e91
 8009ec0:	08009f15 	.word	0x08009f15
 8009ec4:	08009e91 	.word	0x08009e91
 8009ec8:	08009e91 	.word	0x08009e91
 8009ecc:	08009e91 	.word	0x08009e91
 8009ed0:	08009e91 	.word	0x08009e91
 8009ed4:	0800a013 	.word	0x0800a013
 8009ed8:	08009f3f 	.word	0x08009f3f
 8009edc:	08009fcd 	.word	0x08009fcd
 8009ee0:	08009e91 	.word	0x08009e91
 8009ee4:	08009e91 	.word	0x08009e91
 8009ee8:	0800a035 	.word	0x0800a035
 8009eec:	08009e91 	.word	0x08009e91
 8009ef0:	08009f3f 	.word	0x08009f3f
 8009ef4:	08009e91 	.word	0x08009e91
 8009ef8:	08009e91 	.word	0x08009e91
 8009efc:	08009fd5 	.word	0x08009fd5
 8009f00:	6833      	ldr	r3, [r6, #0]
 8009f02:	1d1a      	adds	r2, r3, #4
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	6032      	str	r2, [r6, #0]
 8009f08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f0c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009f10:	2301      	movs	r3, #1
 8009f12:	e09c      	b.n	800a04e <_printf_i+0x1e6>
 8009f14:	6833      	ldr	r3, [r6, #0]
 8009f16:	6820      	ldr	r0, [r4, #0]
 8009f18:	1d19      	adds	r1, r3, #4
 8009f1a:	6031      	str	r1, [r6, #0]
 8009f1c:	0606      	lsls	r6, r0, #24
 8009f1e:	d501      	bpl.n	8009f24 <_printf_i+0xbc>
 8009f20:	681d      	ldr	r5, [r3, #0]
 8009f22:	e003      	b.n	8009f2c <_printf_i+0xc4>
 8009f24:	0645      	lsls	r5, r0, #25
 8009f26:	d5fb      	bpl.n	8009f20 <_printf_i+0xb8>
 8009f28:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009f2c:	2d00      	cmp	r5, #0
 8009f2e:	da03      	bge.n	8009f38 <_printf_i+0xd0>
 8009f30:	232d      	movs	r3, #45	@ 0x2d
 8009f32:	426d      	negs	r5, r5
 8009f34:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f38:	4858      	ldr	r0, [pc, #352]	@ (800a09c <_printf_i+0x234>)
 8009f3a:	230a      	movs	r3, #10
 8009f3c:	e011      	b.n	8009f62 <_printf_i+0xfa>
 8009f3e:	6821      	ldr	r1, [r4, #0]
 8009f40:	6833      	ldr	r3, [r6, #0]
 8009f42:	0608      	lsls	r0, r1, #24
 8009f44:	f853 5b04 	ldr.w	r5, [r3], #4
 8009f48:	d402      	bmi.n	8009f50 <_printf_i+0xe8>
 8009f4a:	0649      	lsls	r1, r1, #25
 8009f4c:	bf48      	it	mi
 8009f4e:	b2ad      	uxthmi	r5, r5
 8009f50:	2f6f      	cmp	r7, #111	@ 0x6f
 8009f52:	4852      	ldr	r0, [pc, #328]	@ (800a09c <_printf_i+0x234>)
 8009f54:	6033      	str	r3, [r6, #0]
 8009f56:	bf14      	ite	ne
 8009f58:	230a      	movne	r3, #10
 8009f5a:	2308      	moveq	r3, #8
 8009f5c:	2100      	movs	r1, #0
 8009f5e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009f62:	6866      	ldr	r6, [r4, #4]
 8009f64:	60a6      	str	r6, [r4, #8]
 8009f66:	2e00      	cmp	r6, #0
 8009f68:	db05      	blt.n	8009f76 <_printf_i+0x10e>
 8009f6a:	6821      	ldr	r1, [r4, #0]
 8009f6c:	432e      	orrs	r6, r5
 8009f6e:	f021 0104 	bic.w	r1, r1, #4
 8009f72:	6021      	str	r1, [r4, #0]
 8009f74:	d04b      	beq.n	800a00e <_printf_i+0x1a6>
 8009f76:	4616      	mov	r6, r2
 8009f78:	fbb5 f1f3 	udiv	r1, r5, r3
 8009f7c:	fb03 5711 	mls	r7, r3, r1, r5
 8009f80:	5dc7      	ldrb	r7, [r0, r7]
 8009f82:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009f86:	462f      	mov	r7, r5
 8009f88:	42bb      	cmp	r3, r7
 8009f8a:	460d      	mov	r5, r1
 8009f8c:	d9f4      	bls.n	8009f78 <_printf_i+0x110>
 8009f8e:	2b08      	cmp	r3, #8
 8009f90:	d10b      	bne.n	8009faa <_printf_i+0x142>
 8009f92:	6823      	ldr	r3, [r4, #0]
 8009f94:	07df      	lsls	r7, r3, #31
 8009f96:	d508      	bpl.n	8009faa <_printf_i+0x142>
 8009f98:	6923      	ldr	r3, [r4, #16]
 8009f9a:	6861      	ldr	r1, [r4, #4]
 8009f9c:	4299      	cmp	r1, r3
 8009f9e:	bfde      	ittt	le
 8009fa0:	2330      	movle	r3, #48	@ 0x30
 8009fa2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009fa6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009faa:	1b92      	subs	r2, r2, r6
 8009fac:	6122      	str	r2, [r4, #16]
 8009fae:	f8cd a000 	str.w	sl, [sp]
 8009fb2:	464b      	mov	r3, r9
 8009fb4:	aa03      	add	r2, sp, #12
 8009fb6:	4621      	mov	r1, r4
 8009fb8:	4640      	mov	r0, r8
 8009fba:	f7ff fee7 	bl	8009d8c <_printf_common>
 8009fbe:	3001      	adds	r0, #1
 8009fc0:	d14a      	bne.n	800a058 <_printf_i+0x1f0>
 8009fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8009fc6:	b004      	add	sp, #16
 8009fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fcc:	6823      	ldr	r3, [r4, #0]
 8009fce:	f043 0320 	orr.w	r3, r3, #32
 8009fd2:	6023      	str	r3, [r4, #0]
 8009fd4:	4832      	ldr	r0, [pc, #200]	@ (800a0a0 <_printf_i+0x238>)
 8009fd6:	2778      	movs	r7, #120	@ 0x78
 8009fd8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009fdc:	6823      	ldr	r3, [r4, #0]
 8009fde:	6831      	ldr	r1, [r6, #0]
 8009fe0:	061f      	lsls	r7, r3, #24
 8009fe2:	f851 5b04 	ldr.w	r5, [r1], #4
 8009fe6:	d402      	bmi.n	8009fee <_printf_i+0x186>
 8009fe8:	065f      	lsls	r7, r3, #25
 8009fea:	bf48      	it	mi
 8009fec:	b2ad      	uxthmi	r5, r5
 8009fee:	6031      	str	r1, [r6, #0]
 8009ff0:	07d9      	lsls	r1, r3, #31
 8009ff2:	bf44      	itt	mi
 8009ff4:	f043 0320 	orrmi.w	r3, r3, #32
 8009ff8:	6023      	strmi	r3, [r4, #0]
 8009ffa:	b11d      	cbz	r5, 800a004 <_printf_i+0x19c>
 8009ffc:	2310      	movs	r3, #16
 8009ffe:	e7ad      	b.n	8009f5c <_printf_i+0xf4>
 800a000:	4826      	ldr	r0, [pc, #152]	@ (800a09c <_printf_i+0x234>)
 800a002:	e7e9      	b.n	8009fd8 <_printf_i+0x170>
 800a004:	6823      	ldr	r3, [r4, #0]
 800a006:	f023 0320 	bic.w	r3, r3, #32
 800a00a:	6023      	str	r3, [r4, #0]
 800a00c:	e7f6      	b.n	8009ffc <_printf_i+0x194>
 800a00e:	4616      	mov	r6, r2
 800a010:	e7bd      	b.n	8009f8e <_printf_i+0x126>
 800a012:	6833      	ldr	r3, [r6, #0]
 800a014:	6825      	ldr	r5, [r4, #0]
 800a016:	6961      	ldr	r1, [r4, #20]
 800a018:	1d18      	adds	r0, r3, #4
 800a01a:	6030      	str	r0, [r6, #0]
 800a01c:	062e      	lsls	r6, r5, #24
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	d501      	bpl.n	800a026 <_printf_i+0x1be>
 800a022:	6019      	str	r1, [r3, #0]
 800a024:	e002      	b.n	800a02c <_printf_i+0x1c4>
 800a026:	0668      	lsls	r0, r5, #25
 800a028:	d5fb      	bpl.n	800a022 <_printf_i+0x1ba>
 800a02a:	8019      	strh	r1, [r3, #0]
 800a02c:	2300      	movs	r3, #0
 800a02e:	6123      	str	r3, [r4, #16]
 800a030:	4616      	mov	r6, r2
 800a032:	e7bc      	b.n	8009fae <_printf_i+0x146>
 800a034:	6833      	ldr	r3, [r6, #0]
 800a036:	1d1a      	adds	r2, r3, #4
 800a038:	6032      	str	r2, [r6, #0]
 800a03a:	681e      	ldr	r6, [r3, #0]
 800a03c:	6862      	ldr	r2, [r4, #4]
 800a03e:	2100      	movs	r1, #0
 800a040:	4630      	mov	r0, r6
 800a042:	f7f6 f8ed 	bl	8000220 <memchr>
 800a046:	b108      	cbz	r0, 800a04c <_printf_i+0x1e4>
 800a048:	1b80      	subs	r0, r0, r6
 800a04a:	6060      	str	r0, [r4, #4]
 800a04c:	6863      	ldr	r3, [r4, #4]
 800a04e:	6123      	str	r3, [r4, #16]
 800a050:	2300      	movs	r3, #0
 800a052:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a056:	e7aa      	b.n	8009fae <_printf_i+0x146>
 800a058:	6923      	ldr	r3, [r4, #16]
 800a05a:	4632      	mov	r2, r6
 800a05c:	4649      	mov	r1, r9
 800a05e:	4640      	mov	r0, r8
 800a060:	47d0      	blx	sl
 800a062:	3001      	adds	r0, #1
 800a064:	d0ad      	beq.n	8009fc2 <_printf_i+0x15a>
 800a066:	6823      	ldr	r3, [r4, #0]
 800a068:	079b      	lsls	r3, r3, #30
 800a06a:	d413      	bmi.n	800a094 <_printf_i+0x22c>
 800a06c:	68e0      	ldr	r0, [r4, #12]
 800a06e:	9b03      	ldr	r3, [sp, #12]
 800a070:	4298      	cmp	r0, r3
 800a072:	bfb8      	it	lt
 800a074:	4618      	movlt	r0, r3
 800a076:	e7a6      	b.n	8009fc6 <_printf_i+0x15e>
 800a078:	2301      	movs	r3, #1
 800a07a:	4632      	mov	r2, r6
 800a07c:	4649      	mov	r1, r9
 800a07e:	4640      	mov	r0, r8
 800a080:	47d0      	blx	sl
 800a082:	3001      	adds	r0, #1
 800a084:	d09d      	beq.n	8009fc2 <_printf_i+0x15a>
 800a086:	3501      	adds	r5, #1
 800a088:	68e3      	ldr	r3, [r4, #12]
 800a08a:	9903      	ldr	r1, [sp, #12]
 800a08c:	1a5b      	subs	r3, r3, r1
 800a08e:	42ab      	cmp	r3, r5
 800a090:	dcf2      	bgt.n	800a078 <_printf_i+0x210>
 800a092:	e7eb      	b.n	800a06c <_printf_i+0x204>
 800a094:	2500      	movs	r5, #0
 800a096:	f104 0619 	add.w	r6, r4, #25
 800a09a:	e7f5      	b.n	800a088 <_printf_i+0x220>
 800a09c:	0800b435 	.word	0x0800b435
 800a0a0:	0800b446 	.word	0x0800b446

0800a0a4 <__sflush_r>:
 800a0a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a0a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0ac:	0716      	lsls	r6, r2, #28
 800a0ae:	4605      	mov	r5, r0
 800a0b0:	460c      	mov	r4, r1
 800a0b2:	d454      	bmi.n	800a15e <__sflush_r+0xba>
 800a0b4:	684b      	ldr	r3, [r1, #4]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	dc02      	bgt.n	800a0c0 <__sflush_r+0x1c>
 800a0ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	dd48      	ble.n	800a152 <__sflush_r+0xae>
 800a0c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a0c2:	2e00      	cmp	r6, #0
 800a0c4:	d045      	beq.n	800a152 <__sflush_r+0xae>
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a0cc:	682f      	ldr	r7, [r5, #0]
 800a0ce:	6a21      	ldr	r1, [r4, #32]
 800a0d0:	602b      	str	r3, [r5, #0]
 800a0d2:	d030      	beq.n	800a136 <__sflush_r+0x92>
 800a0d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a0d6:	89a3      	ldrh	r3, [r4, #12]
 800a0d8:	0759      	lsls	r1, r3, #29
 800a0da:	d505      	bpl.n	800a0e8 <__sflush_r+0x44>
 800a0dc:	6863      	ldr	r3, [r4, #4]
 800a0de:	1ad2      	subs	r2, r2, r3
 800a0e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a0e2:	b10b      	cbz	r3, 800a0e8 <__sflush_r+0x44>
 800a0e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a0e6:	1ad2      	subs	r2, r2, r3
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a0ec:	6a21      	ldr	r1, [r4, #32]
 800a0ee:	4628      	mov	r0, r5
 800a0f0:	47b0      	blx	r6
 800a0f2:	1c43      	adds	r3, r0, #1
 800a0f4:	89a3      	ldrh	r3, [r4, #12]
 800a0f6:	d106      	bne.n	800a106 <__sflush_r+0x62>
 800a0f8:	6829      	ldr	r1, [r5, #0]
 800a0fa:	291d      	cmp	r1, #29
 800a0fc:	d82b      	bhi.n	800a156 <__sflush_r+0xb2>
 800a0fe:	4a2a      	ldr	r2, [pc, #168]	@ (800a1a8 <__sflush_r+0x104>)
 800a100:	40ca      	lsrs	r2, r1
 800a102:	07d6      	lsls	r6, r2, #31
 800a104:	d527      	bpl.n	800a156 <__sflush_r+0xb2>
 800a106:	2200      	movs	r2, #0
 800a108:	6062      	str	r2, [r4, #4]
 800a10a:	04d9      	lsls	r1, r3, #19
 800a10c:	6922      	ldr	r2, [r4, #16]
 800a10e:	6022      	str	r2, [r4, #0]
 800a110:	d504      	bpl.n	800a11c <__sflush_r+0x78>
 800a112:	1c42      	adds	r2, r0, #1
 800a114:	d101      	bne.n	800a11a <__sflush_r+0x76>
 800a116:	682b      	ldr	r3, [r5, #0]
 800a118:	b903      	cbnz	r3, 800a11c <__sflush_r+0x78>
 800a11a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a11c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a11e:	602f      	str	r7, [r5, #0]
 800a120:	b1b9      	cbz	r1, 800a152 <__sflush_r+0xae>
 800a122:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a126:	4299      	cmp	r1, r3
 800a128:	d002      	beq.n	800a130 <__sflush_r+0x8c>
 800a12a:	4628      	mov	r0, r5
 800a12c:	f7ff fbf4 	bl	8009918 <_free_r>
 800a130:	2300      	movs	r3, #0
 800a132:	6363      	str	r3, [r4, #52]	@ 0x34
 800a134:	e00d      	b.n	800a152 <__sflush_r+0xae>
 800a136:	2301      	movs	r3, #1
 800a138:	4628      	mov	r0, r5
 800a13a:	47b0      	blx	r6
 800a13c:	4602      	mov	r2, r0
 800a13e:	1c50      	adds	r0, r2, #1
 800a140:	d1c9      	bne.n	800a0d6 <__sflush_r+0x32>
 800a142:	682b      	ldr	r3, [r5, #0]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d0c6      	beq.n	800a0d6 <__sflush_r+0x32>
 800a148:	2b1d      	cmp	r3, #29
 800a14a:	d001      	beq.n	800a150 <__sflush_r+0xac>
 800a14c:	2b16      	cmp	r3, #22
 800a14e:	d11e      	bne.n	800a18e <__sflush_r+0xea>
 800a150:	602f      	str	r7, [r5, #0]
 800a152:	2000      	movs	r0, #0
 800a154:	e022      	b.n	800a19c <__sflush_r+0xf8>
 800a156:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a15a:	b21b      	sxth	r3, r3
 800a15c:	e01b      	b.n	800a196 <__sflush_r+0xf2>
 800a15e:	690f      	ldr	r7, [r1, #16]
 800a160:	2f00      	cmp	r7, #0
 800a162:	d0f6      	beq.n	800a152 <__sflush_r+0xae>
 800a164:	0793      	lsls	r3, r2, #30
 800a166:	680e      	ldr	r6, [r1, #0]
 800a168:	bf08      	it	eq
 800a16a:	694b      	ldreq	r3, [r1, #20]
 800a16c:	600f      	str	r7, [r1, #0]
 800a16e:	bf18      	it	ne
 800a170:	2300      	movne	r3, #0
 800a172:	eba6 0807 	sub.w	r8, r6, r7
 800a176:	608b      	str	r3, [r1, #8]
 800a178:	f1b8 0f00 	cmp.w	r8, #0
 800a17c:	dde9      	ble.n	800a152 <__sflush_r+0xae>
 800a17e:	6a21      	ldr	r1, [r4, #32]
 800a180:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a182:	4643      	mov	r3, r8
 800a184:	463a      	mov	r2, r7
 800a186:	4628      	mov	r0, r5
 800a188:	47b0      	blx	r6
 800a18a:	2800      	cmp	r0, #0
 800a18c:	dc08      	bgt.n	800a1a0 <__sflush_r+0xfc>
 800a18e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a192:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a196:	81a3      	strh	r3, [r4, #12]
 800a198:	f04f 30ff 	mov.w	r0, #4294967295
 800a19c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1a0:	4407      	add	r7, r0
 800a1a2:	eba8 0800 	sub.w	r8, r8, r0
 800a1a6:	e7e7      	b.n	800a178 <__sflush_r+0xd4>
 800a1a8:	20400001 	.word	0x20400001

0800a1ac <_fflush_r>:
 800a1ac:	b538      	push	{r3, r4, r5, lr}
 800a1ae:	690b      	ldr	r3, [r1, #16]
 800a1b0:	4605      	mov	r5, r0
 800a1b2:	460c      	mov	r4, r1
 800a1b4:	b913      	cbnz	r3, 800a1bc <_fflush_r+0x10>
 800a1b6:	2500      	movs	r5, #0
 800a1b8:	4628      	mov	r0, r5
 800a1ba:	bd38      	pop	{r3, r4, r5, pc}
 800a1bc:	b118      	cbz	r0, 800a1c6 <_fflush_r+0x1a>
 800a1be:	6a03      	ldr	r3, [r0, #32]
 800a1c0:	b90b      	cbnz	r3, 800a1c6 <_fflush_r+0x1a>
 800a1c2:	f7ff faa1 	bl	8009708 <__sinit>
 800a1c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d0f3      	beq.n	800a1b6 <_fflush_r+0xa>
 800a1ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a1d0:	07d0      	lsls	r0, r2, #31
 800a1d2:	d404      	bmi.n	800a1de <_fflush_r+0x32>
 800a1d4:	0599      	lsls	r1, r3, #22
 800a1d6:	d402      	bmi.n	800a1de <_fflush_r+0x32>
 800a1d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a1da:	f7ff fb9a 	bl	8009912 <__retarget_lock_acquire_recursive>
 800a1de:	4628      	mov	r0, r5
 800a1e0:	4621      	mov	r1, r4
 800a1e2:	f7ff ff5f 	bl	800a0a4 <__sflush_r>
 800a1e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a1e8:	07da      	lsls	r2, r3, #31
 800a1ea:	4605      	mov	r5, r0
 800a1ec:	d4e4      	bmi.n	800a1b8 <_fflush_r+0xc>
 800a1ee:	89a3      	ldrh	r3, [r4, #12]
 800a1f0:	059b      	lsls	r3, r3, #22
 800a1f2:	d4e1      	bmi.n	800a1b8 <_fflush_r+0xc>
 800a1f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a1f6:	f7ff fb8d 	bl	8009914 <__retarget_lock_release_recursive>
 800a1fa:	e7dd      	b.n	800a1b8 <_fflush_r+0xc>

0800a1fc <__swbuf_r>:
 800a1fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1fe:	460e      	mov	r6, r1
 800a200:	4614      	mov	r4, r2
 800a202:	4605      	mov	r5, r0
 800a204:	b118      	cbz	r0, 800a20e <__swbuf_r+0x12>
 800a206:	6a03      	ldr	r3, [r0, #32]
 800a208:	b90b      	cbnz	r3, 800a20e <__swbuf_r+0x12>
 800a20a:	f7ff fa7d 	bl	8009708 <__sinit>
 800a20e:	69a3      	ldr	r3, [r4, #24]
 800a210:	60a3      	str	r3, [r4, #8]
 800a212:	89a3      	ldrh	r3, [r4, #12]
 800a214:	071a      	lsls	r2, r3, #28
 800a216:	d501      	bpl.n	800a21c <__swbuf_r+0x20>
 800a218:	6923      	ldr	r3, [r4, #16]
 800a21a:	b943      	cbnz	r3, 800a22e <__swbuf_r+0x32>
 800a21c:	4621      	mov	r1, r4
 800a21e:	4628      	mov	r0, r5
 800a220:	f000 f82a 	bl	800a278 <__swsetup_r>
 800a224:	b118      	cbz	r0, 800a22e <__swbuf_r+0x32>
 800a226:	f04f 37ff 	mov.w	r7, #4294967295
 800a22a:	4638      	mov	r0, r7
 800a22c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a22e:	6823      	ldr	r3, [r4, #0]
 800a230:	6922      	ldr	r2, [r4, #16]
 800a232:	1a98      	subs	r0, r3, r2
 800a234:	6963      	ldr	r3, [r4, #20]
 800a236:	b2f6      	uxtb	r6, r6
 800a238:	4283      	cmp	r3, r0
 800a23a:	4637      	mov	r7, r6
 800a23c:	dc05      	bgt.n	800a24a <__swbuf_r+0x4e>
 800a23e:	4621      	mov	r1, r4
 800a240:	4628      	mov	r0, r5
 800a242:	f7ff ffb3 	bl	800a1ac <_fflush_r>
 800a246:	2800      	cmp	r0, #0
 800a248:	d1ed      	bne.n	800a226 <__swbuf_r+0x2a>
 800a24a:	68a3      	ldr	r3, [r4, #8]
 800a24c:	3b01      	subs	r3, #1
 800a24e:	60a3      	str	r3, [r4, #8]
 800a250:	6823      	ldr	r3, [r4, #0]
 800a252:	1c5a      	adds	r2, r3, #1
 800a254:	6022      	str	r2, [r4, #0]
 800a256:	701e      	strb	r6, [r3, #0]
 800a258:	6962      	ldr	r2, [r4, #20]
 800a25a:	1c43      	adds	r3, r0, #1
 800a25c:	429a      	cmp	r2, r3
 800a25e:	d004      	beq.n	800a26a <__swbuf_r+0x6e>
 800a260:	89a3      	ldrh	r3, [r4, #12]
 800a262:	07db      	lsls	r3, r3, #31
 800a264:	d5e1      	bpl.n	800a22a <__swbuf_r+0x2e>
 800a266:	2e0a      	cmp	r6, #10
 800a268:	d1df      	bne.n	800a22a <__swbuf_r+0x2e>
 800a26a:	4621      	mov	r1, r4
 800a26c:	4628      	mov	r0, r5
 800a26e:	f7ff ff9d 	bl	800a1ac <_fflush_r>
 800a272:	2800      	cmp	r0, #0
 800a274:	d0d9      	beq.n	800a22a <__swbuf_r+0x2e>
 800a276:	e7d6      	b.n	800a226 <__swbuf_r+0x2a>

0800a278 <__swsetup_r>:
 800a278:	b538      	push	{r3, r4, r5, lr}
 800a27a:	4b29      	ldr	r3, [pc, #164]	@ (800a320 <__swsetup_r+0xa8>)
 800a27c:	4605      	mov	r5, r0
 800a27e:	6818      	ldr	r0, [r3, #0]
 800a280:	460c      	mov	r4, r1
 800a282:	b118      	cbz	r0, 800a28c <__swsetup_r+0x14>
 800a284:	6a03      	ldr	r3, [r0, #32]
 800a286:	b90b      	cbnz	r3, 800a28c <__swsetup_r+0x14>
 800a288:	f7ff fa3e 	bl	8009708 <__sinit>
 800a28c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a290:	0719      	lsls	r1, r3, #28
 800a292:	d422      	bmi.n	800a2da <__swsetup_r+0x62>
 800a294:	06da      	lsls	r2, r3, #27
 800a296:	d407      	bmi.n	800a2a8 <__swsetup_r+0x30>
 800a298:	2209      	movs	r2, #9
 800a29a:	602a      	str	r2, [r5, #0]
 800a29c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2a0:	81a3      	strh	r3, [r4, #12]
 800a2a2:	f04f 30ff 	mov.w	r0, #4294967295
 800a2a6:	e033      	b.n	800a310 <__swsetup_r+0x98>
 800a2a8:	0758      	lsls	r0, r3, #29
 800a2aa:	d512      	bpl.n	800a2d2 <__swsetup_r+0x5a>
 800a2ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a2ae:	b141      	cbz	r1, 800a2c2 <__swsetup_r+0x4a>
 800a2b0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a2b4:	4299      	cmp	r1, r3
 800a2b6:	d002      	beq.n	800a2be <__swsetup_r+0x46>
 800a2b8:	4628      	mov	r0, r5
 800a2ba:	f7ff fb2d 	bl	8009918 <_free_r>
 800a2be:	2300      	movs	r3, #0
 800a2c0:	6363      	str	r3, [r4, #52]	@ 0x34
 800a2c2:	89a3      	ldrh	r3, [r4, #12]
 800a2c4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a2c8:	81a3      	strh	r3, [r4, #12]
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	6063      	str	r3, [r4, #4]
 800a2ce:	6923      	ldr	r3, [r4, #16]
 800a2d0:	6023      	str	r3, [r4, #0]
 800a2d2:	89a3      	ldrh	r3, [r4, #12]
 800a2d4:	f043 0308 	orr.w	r3, r3, #8
 800a2d8:	81a3      	strh	r3, [r4, #12]
 800a2da:	6923      	ldr	r3, [r4, #16]
 800a2dc:	b94b      	cbnz	r3, 800a2f2 <__swsetup_r+0x7a>
 800a2de:	89a3      	ldrh	r3, [r4, #12]
 800a2e0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a2e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a2e8:	d003      	beq.n	800a2f2 <__swsetup_r+0x7a>
 800a2ea:	4621      	mov	r1, r4
 800a2ec:	4628      	mov	r0, r5
 800a2ee:	f000 f84f 	bl	800a390 <__smakebuf_r>
 800a2f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a2f6:	f013 0201 	ands.w	r2, r3, #1
 800a2fa:	d00a      	beq.n	800a312 <__swsetup_r+0x9a>
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	60a2      	str	r2, [r4, #8]
 800a300:	6962      	ldr	r2, [r4, #20]
 800a302:	4252      	negs	r2, r2
 800a304:	61a2      	str	r2, [r4, #24]
 800a306:	6922      	ldr	r2, [r4, #16]
 800a308:	b942      	cbnz	r2, 800a31c <__swsetup_r+0xa4>
 800a30a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a30e:	d1c5      	bne.n	800a29c <__swsetup_r+0x24>
 800a310:	bd38      	pop	{r3, r4, r5, pc}
 800a312:	0799      	lsls	r1, r3, #30
 800a314:	bf58      	it	pl
 800a316:	6962      	ldrpl	r2, [r4, #20]
 800a318:	60a2      	str	r2, [r4, #8]
 800a31a:	e7f4      	b.n	800a306 <__swsetup_r+0x8e>
 800a31c:	2000      	movs	r0, #0
 800a31e:	e7f7      	b.n	800a310 <__swsetup_r+0x98>
 800a320:	20000070 	.word	0x20000070

0800a324 <_sbrk_r>:
 800a324:	b538      	push	{r3, r4, r5, lr}
 800a326:	4d06      	ldr	r5, [pc, #24]	@ (800a340 <_sbrk_r+0x1c>)
 800a328:	2300      	movs	r3, #0
 800a32a:	4604      	mov	r4, r0
 800a32c:	4608      	mov	r0, r1
 800a32e:	602b      	str	r3, [r5, #0]
 800a330:	f7f8 f97e 	bl	8002630 <_sbrk>
 800a334:	1c43      	adds	r3, r0, #1
 800a336:	d102      	bne.n	800a33e <_sbrk_r+0x1a>
 800a338:	682b      	ldr	r3, [r5, #0]
 800a33a:	b103      	cbz	r3, 800a33e <_sbrk_r+0x1a>
 800a33c:	6023      	str	r3, [r4, #0]
 800a33e:	bd38      	pop	{r3, r4, r5, pc}
 800a340:	200007d8 	.word	0x200007d8

0800a344 <__swhatbuf_r>:
 800a344:	b570      	push	{r4, r5, r6, lr}
 800a346:	460c      	mov	r4, r1
 800a348:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a34c:	2900      	cmp	r1, #0
 800a34e:	b096      	sub	sp, #88	@ 0x58
 800a350:	4615      	mov	r5, r2
 800a352:	461e      	mov	r6, r3
 800a354:	da0d      	bge.n	800a372 <__swhatbuf_r+0x2e>
 800a356:	89a3      	ldrh	r3, [r4, #12]
 800a358:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a35c:	f04f 0100 	mov.w	r1, #0
 800a360:	bf14      	ite	ne
 800a362:	2340      	movne	r3, #64	@ 0x40
 800a364:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a368:	2000      	movs	r0, #0
 800a36a:	6031      	str	r1, [r6, #0]
 800a36c:	602b      	str	r3, [r5, #0]
 800a36e:	b016      	add	sp, #88	@ 0x58
 800a370:	bd70      	pop	{r4, r5, r6, pc}
 800a372:	466a      	mov	r2, sp
 800a374:	f000 f848 	bl	800a408 <_fstat_r>
 800a378:	2800      	cmp	r0, #0
 800a37a:	dbec      	blt.n	800a356 <__swhatbuf_r+0x12>
 800a37c:	9901      	ldr	r1, [sp, #4]
 800a37e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a382:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a386:	4259      	negs	r1, r3
 800a388:	4159      	adcs	r1, r3
 800a38a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a38e:	e7eb      	b.n	800a368 <__swhatbuf_r+0x24>

0800a390 <__smakebuf_r>:
 800a390:	898b      	ldrh	r3, [r1, #12]
 800a392:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a394:	079d      	lsls	r5, r3, #30
 800a396:	4606      	mov	r6, r0
 800a398:	460c      	mov	r4, r1
 800a39a:	d507      	bpl.n	800a3ac <__smakebuf_r+0x1c>
 800a39c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a3a0:	6023      	str	r3, [r4, #0]
 800a3a2:	6123      	str	r3, [r4, #16]
 800a3a4:	2301      	movs	r3, #1
 800a3a6:	6163      	str	r3, [r4, #20]
 800a3a8:	b003      	add	sp, #12
 800a3aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3ac:	ab01      	add	r3, sp, #4
 800a3ae:	466a      	mov	r2, sp
 800a3b0:	f7ff ffc8 	bl	800a344 <__swhatbuf_r>
 800a3b4:	9f00      	ldr	r7, [sp, #0]
 800a3b6:	4605      	mov	r5, r0
 800a3b8:	4639      	mov	r1, r7
 800a3ba:	4630      	mov	r0, r6
 800a3bc:	f7ff fb18 	bl	80099f0 <_malloc_r>
 800a3c0:	b948      	cbnz	r0, 800a3d6 <__smakebuf_r+0x46>
 800a3c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3c6:	059a      	lsls	r2, r3, #22
 800a3c8:	d4ee      	bmi.n	800a3a8 <__smakebuf_r+0x18>
 800a3ca:	f023 0303 	bic.w	r3, r3, #3
 800a3ce:	f043 0302 	orr.w	r3, r3, #2
 800a3d2:	81a3      	strh	r3, [r4, #12]
 800a3d4:	e7e2      	b.n	800a39c <__smakebuf_r+0xc>
 800a3d6:	89a3      	ldrh	r3, [r4, #12]
 800a3d8:	6020      	str	r0, [r4, #0]
 800a3da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a3de:	81a3      	strh	r3, [r4, #12]
 800a3e0:	9b01      	ldr	r3, [sp, #4]
 800a3e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a3e6:	b15b      	cbz	r3, 800a400 <__smakebuf_r+0x70>
 800a3e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3ec:	4630      	mov	r0, r6
 800a3ee:	f000 f81d 	bl	800a42c <_isatty_r>
 800a3f2:	b128      	cbz	r0, 800a400 <__smakebuf_r+0x70>
 800a3f4:	89a3      	ldrh	r3, [r4, #12]
 800a3f6:	f023 0303 	bic.w	r3, r3, #3
 800a3fa:	f043 0301 	orr.w	r3, r3, #1
 800a3fe:	81a3      	strh	r3, [r4, #12]
 800a400:	89a3      	ldrh	r3, [r4, #12]
 800a402:	431d      	orrs	r5, r3
 800a404:	81a5      	strh	r5, [r4, #12]
 800a406:	e7cf      	b.n	800a3a8 <__smakebuf_r+0x18>

0800a408 <_fstat_r>:
 800a408:	b538      	push	{r3, r4, r5, lr}
 800a40a:	4d07      	ldr	r5, [pc, #28]	@ (800a428 <_fstat_r+0x20>)
 800a40c:	2300      	movs	r3, #0
 800a40e:	4604      	mov	r4, r0
 800a410:	4608      	mov	r0, r1
 800a412:	4611      	mov	r1, r2
 800a414:	602b      	str	r3, [r5, #0]
 800a416:	f7f8 f8e2 	bl	80025de <_fstat>
 800a41a:	1c43      	adds	r3, r0, #1
 800a41c:	d102      	bne.n	800a424 <_fstat_r+0x1c>
 800a41e:	682b      	ldr	r3, [r5, #0]
 800a420:	b103      	cbz	r3, 800a424 <_fstat_r+0x1c>
 800a422:	6023      	str	r3, [r4, #0]
 800a424:	bd38      	pop	{r3, r4, r5, pc}
 800a426:	bf00      	nop
 800a428:	200007d8 	.word	0x200007d8

0800a42c <_isatty_r>:
 800a42c:	b538      	push	{r3, r4, r5, lr}
 800a42e:	4d06      	ldr	r5, [pc, #24]	@ (800a448 <_isatty_r+0x1c>)
 800a430:	2300      	movs	r3, #0
 800a432:	4604      	mov	r4, r0
 800a434:	4608      	mov	r0, r1
 800a436:	602b      	str	r3, [r5, #0]
 800a438:	f7f8 f8e1 	bl	80025fe <_isatty>
 800a43c:	1c43      	adds	r3, r0, #1
 800a43e:	d102      	bne.n	800a446 <_isatty_r+0x1a>
 800a440:	682b      	ldr	r3, [r5, #0]
 800a442:	b103      	cbz	r3, 800a446 <_isatty_r+0x1a>
 800a444:	6023      	str	r3, [r4, #0]
 800a446:	bd38      	pop	{r3, r4, r5, pc}
 800a448:	200007d8 	.word	0x200007d8

0800a44c <atan2f>:
 800a44c:	f000 b96c 	b.w	800a728 <__ieee754_atan2f>

0800a450 <fmodf>:
 800a450:	b508      	push	{r3, lr}
 800a452:	ed2d 8b02 	vpush	{d8}
 800a456:	eef0 8a40 	vmov.f32	s17, s0
 800a45a:	eeb0 8a60 	vmov.f32	s16, s1
 800a45e:	f000 fa03 	bl	800a868 <__ieee754_fmodf>
 800a462:	eef4 8a48 	vcmp.f32	s17, s16
 800a466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a46a:	d60c      	bvs.n	800a486 <fmodf+0x36>
 800a46c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a48c <fmodf+0x3c>
 800a470:	eeb4 8a68 	vcmp.f32	s16, s17
 800a474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a478:	d105      	bne.n	800a486 <fmodf+0x36>
 800a47a:	f7ff fa1f 	bl	80098bc <__errno>
 800a47e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a482:	2321      	movs	r3, #33	@ 0x21
 800a484:	6003      	str	r3, [r0, #0]
 800a486:	ecbd 8b02 	vpop	{d8}
 800a48a:	bd08      	pop	{r3, pc}
 800a48c:	00000000 	.word	0x00000000

0800a490 <sqrtf>:
 800a490:	b508      	push	{r3, lr}
 800a492:	ed2d 8b02 	vpush	{d8}
 800a496:	eeb0 8a40 	vmov.f32	s16, s0
 800a49a:	f000 f8a1 	bl	800a5e0 <__ieee754_sqrtf>
 800a49e:	eeb4 8a48 	vcmp.f32	s16, s16
 800a4a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4a6:	d60c      	bvs.n	800a4c2 <sqrtf+0x32>
 800a4a8:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800a4c8 <sqrtf+0x38>
 800a4ac:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800a4b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4b4:	d505      	bpl.n	800a4c2 <sqrtf+0x32>
 800a4b6:	f7ff fa01 	bl	80098bc <__errno>
 800a4ba:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800a4be:	2321      	movs	r3, #33	@ 0x21
 800a4c0:	6003      	str	r3, [r0, #0]
 800a4c2:	ecbd 8b02 	vpop	{d8}
 800a4c6:	bd08      	pop	{r3, pc}
 800a4c8:	00000000 	.word	0x00000000

0800a4cc <cosf>:
 800a4cc:	ee10 3a10 	vmov	r3, s0
 800a4d0:	b507      	push	{r0, r1, r2, lr}
 800a4d2:	4a1e      	ldr	r2, [pc, #120]	@ (800a54c <cosf+0x80>)
 800a4d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a4d8:	4293      	cmp	r3, r2
 800a4da:	d806      	bhi.n	800a4ea <cosf+0x1e>
 800a4dc:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800a550 <cosf+0x84>
 800a4e0:	b003      	add	sp, #12
 800a4e2:	f85d eb04 	ldr.w	lr, [sp], #4
 800a4e6:	f000 b87f 	b.w	800a5e8 <__kernel_cosf>
 800a4ea:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a4ee:	d304      	bcc.n	800a4fa <cosf+0x2e>
 800a4f0:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a4f4:	b003      	add	sp, #12
 800a4f6:	f85d fb04 	ldr.w	pc, [sp], #4
 800a4fa:	4668      	mov	r0, sp
 800a4fc:	f000 fa36 	bl	800a96c <__ieee754_rem_pio2f>
 800a500:	f000 0003 	and.w	r0, r0, #3
 800a504:	2801      	cmp	r0, #1
 800a506:	d009      	beq.n	800a51c <cosf+0x50>
 800a508:	2802      	cmp	r0, #2
 800a50a:	d010      	beq.n	800a52e <cosf+0x62>
 800a50c:	b9b0      	cbnz	r0, 800a53c <cosf+0x70>
 800a50e:	eddd 0a01 	vldr	s1, [sp, #4]
 800a512:	ed9d 0a00 	vldr	s0, [sp]
 800a516:	f000 f867 	bl	800a5e8 <__kernel_cosf>
 800a51a:	e7eb      	b.n	800a4f4 <cosf+0x28>
 800a51c:	eddd 0a01 	vldr	s1, [sp, #4]
 800a520:	ed9d 0a00 	vldr	s0, [sp]
 800a524:	f000 f8b8 	bl	800a698 <__kernel_sinf>
 800a528:	eeb1 0a40 	vneg.f32	s0, s0
 800a52c:	e7e2      	b.n	800a4f4 <cosf+0x28>
 800a52e:	eddd 0a01 	vldr	s1, [sp, #4]
 800a532:	ed9d 0a00 	vldr	s0, [sp]
 800a536:	f000 f857 	bl	800a5e8 <__kernel_cosf>
 800a53a:	e7f5      	b.n	800a528 <cosf+0x5c>
 800a53c:	eddd 0a01 	vldr	s1, [sp, #4]
 800a540:	ed9d 0a00 	vldr	s0, [sp]
 800a544:	2001      	movs	r0, #1
 800a546:	f000 f8a7 	bl	800a698 <__kernel_sinf>
 800a54a:	e7d3      	b.n	800a4f4 <cosf+0x28>
 800a54c:	3f490fd8 	.word	0x3f490fd8
 800a550:	00000000 	.word	0x00000000

0800a554 <sinf>:
 800a554:	ee10 3a10 	vmov	r3, s0
 800a558:	b507      	push	{r0, r1, r2, lr}
 800a55a:	4a1f      	ldr	r2, [pc, #124]	@ (800a5d8 <sinf+0x84>)
 800a55c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a560:	4293      	cmp	r3, r2
 800a562:	d807      	bhi.n	800a574 <sinf+0x20>
 800a564:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800a5dc <sinf+0x88>
 800a568:	2000      	movs	r0, #0
 800a56a:	b003      	add	sp, #12
 800a56c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a570:	f000 b892 	b.w	800a698 <__kernel_sinf>
 800a574:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a578:	d304      	bcc.n	800a584 <sinf+0x30>
 800a57a:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a57e:	b003      	add	sp, #12
 800a580:	f85d fb04 	ldr.w	pc, [sp], #4
 800a584:	4668      	mov	r0, sp
 800a586:	f000 f9f1 	bl	800a96c <__ieee754_rem_pio2f>
 800a58a:	f000 0003 	and.w	r0, r0, #3
 800a58e:	2801      	cmp	r0, #1
 800a590:	d00a      	beq.n	800a5a8 <sinf+0x54>
 800a592:	2802      	cmp	r0, #2
 800a594:	d00f      	beq.n	800a5b6 <sinf+0x62>
 800a596:	b9c0      	cbnz	r0, 800a5ca <sinf+0x76>
 800a598:	eddd 0a01 	vldr	s1, [sp, #4]
 800a59c:	ed9d 0a00 	vldr	s0, [sp]
 800a5a0:	2001      	movs	r0, #1
 800a5a2:	f000 f879 	bl	800a698 <__kernel_sinf>
 800a5a6:	e7ea      	b.n	800a57e <sinf+0x2a>
 800a5a8:	eddd 0a01 	vldr	s1, [sp, #4]
 800a5ac:	ed9d 0a00 	vldr	s0, [sp]
 800a5b0:	f000 f81a 	bl	800a5e8 <__kernel_cosf>
 800a5b4:	e7e3      	b.n	800a57e <sinf+0x2a>
 800a5b6:	eddd 0a01 	vldr	s1, [sp, #4]
 800a5ba:	ed9d 0a00 	vldr	s0, [sp]
 800a5be:	2001      	movs	r0, #1
 800a5c0:	f000 f86a 	bl	800a698 <__kernel_sinf>
 800a5c4:	eeb1 0a40 	vneg.f32	s0, s0
 800a5c8:	e7d9      	b.n	800a57e <sinf+0x2a>
 800a5ca:	eddd 0a01 	vldr	s1, [sp, #4]
 800a5ce:	ed9d 0a00 	vldr	s0, [sp]
 800a5d2:	f000 f809 	bl	800a5e8 <__kernel_cosf>
 800a5d6:	e7f5      	b.n	800a5c4 <sinf+0x70>
 800a5d8:	3f490fd8 	.word	0x3f490fd8
 800a5dc:	00000000 	.word	0x00000000

0800a5e0 <__ieee754_sqrtf>:
 800a5e0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a5e4:	4770      	bx	lr
	...

0800a5e8 <__kernel_cosf>:
 800a5e8:	ee10 3a10 	vmov	r3, s0
 800a5ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a5f0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800a5f4:	eef0 6a40 	vmov.f32	s13, s0
 800a5f8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800a5fc:	d204      	bcs.n	800a608 <__kernel_cosf+0x20>
 800a5fe:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800a602:	ee17 2a90 	vmov	r2, s15
 800a606:	b342      	cbz	r2, 800a65a <__kernel_cosf+0x72>
 800a608:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800a60c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800a678 <__kernel_cosf+0x90>
 800a610:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800a67c <__kernel_cosf+0x94>
 800a614:	4a1a      	ldr	r2, [pc, #104]	@ (800a680 <__kernel_cosf+0x98>)
 800a616:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a61a:	4293      	cmp	r3, r2
 800a61c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800a684 <__kernel_cosf+0x9c>
 800a620:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a624:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800a688 <__kernel_cosf+0xa0>
 800a628:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a62c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800a68c <__kernel_cosf+0xa4>
 800a630:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a634:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800a690 <__kernel_cosf+0xa8>
 800a638:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a63c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800a640:	ee26 6a07 	vmul.f32	s12, s12, s14
 800a644:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800a648:	eee7 0a06 	vfma.f32	s1, s14, s12
 800a64c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a650:	d804      	bhi.n	800a65c <__kernel_cosf+0x74>
 800a652:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800a656:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a65a:	4770      	bx	lr
 800a65c:	4a0d      	ldr	r2, [pc, #52]	@ (800a694 <__kernel_cosf+0xac>)
 800a65e:	4293      	cmp	r3, r2
 800a660:	bf9a      	itte	ls
 800a662:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800a666:	ee07 3a10 	vmovls	s14, r3
 800a66a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800a66e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a672:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a676:	e7ec      	b.n	800a652 <__kernel_cosf+0x6a>
 800a678:	ad47d74e 	.word	0xad47d74e
 800a67c:	310f74f6 	.word	0x310f74f6
 800a680:	3e999999 	.word	0x3e999999
 800a684:	b493f27c 	.word	0xb493f27c
 800a688:	37d00d01 	.word	0x37d00d01
 800a68c:	bab60b61 	.word	0xbab60b61
 800a690:	3d2aaaab 	.word	0x3d2aaaab
 800a694:	3f480000 	.word	0x3f480000

0800a698 <__kernel_sinf>:
 800a698:	ee10 3a10 	vmov	r3, s0
 800a69c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a6a0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800a6a4:	d204      	bcs.n	800a6b0 <__kernel_sinf+0x18>
 800a6a6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a6aa:	ee17 3a90 	vmov	r3, s15
 800a6ae:	b35b      	cbz	r3, 800a708 <__kernel_sinf+0x70>
 800a6b0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800a6b4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800a70c <__kernel_sinf+0x74>
 800a6b8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800a710 <__kernel_sinf+0x78>
 800a6bc:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a6c0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800a714 <__kernel_sinf+0x7c>
 800a6c4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a6c8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800a718 <__kernel_sinf+0x80>
 800a6cc:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a6d0:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800a71c <__kernel_sinf+0x84>
 800a6d4:	ee60 6a07 	vmul.f32	s13, s0, s14
 800a6d8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a6dc:	b930      	cbnz	r0, 800a6ec <__kernel_sinf+0x54>
 800a6de:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800a720 <__kernel_sinf+0x88>
 800a6e2:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a6e6:	eea6 0a26 	vfma.f32	s0, s12, s13
 800a6ea:	4770      	bx	lr
 800a6ec:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800a6f0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800a6f4:	eee0 7a86 	vfma.f32	s15, s1, s12
 800a6f8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800a6fc:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800a724 <__kernel_sinf+0x8c>
 800a700:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800a704:	ee30 0a60 	vsub.f32	s0, s0, s1
 800a708:	4770      	bx	lr
 800a70a:	bf00      	nop
 800a70c:	2f2ec9d3 	.word	0x2f2ec9d3
 800a710:	b2d72f34 	.word	0xb2d72f34
 800a714:	3638ef1b 	.word	0x3638ef1b
 800a718:	b9500d01 	.word	0xb9500d01
 800a71c:	3c088889 	.word	0x3c088889
 800a720:	be2aaaab 	.word	0xbe2aaaab
 800a724:	3e2aaaab 	.word	0x3e2aaaab

0800a728 <__ieee754_atan2f>:
 800a728:	ee10 2a90 	vmov	r2, s1
 800a72c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800a730:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800a734:	b510      	push	{r4, lr}
 800a736:	eef0 7a40 	vmov.f32	s15, s0
 800a73a:	d806      	bhi.n	800a74a <__ieee754_atan2f+0x22>
 800a73c:	ee10 0a10 	vmov	r0, s0
 800a740:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800a744:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a748:	d904      	bls.n	800a754 <__ieee754_atan2f+0x2c>
 800a74a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800a74e:	eeb0 0a67 	vmov.f32	s0, s15
 800a752:	bd10      	pop	{r4, pc}
 800a754:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800a758:	d103      	bne.n	800a762 <__ieee754_atan2f+0x3a>
 800a75a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a75e:	f000 ba35 	b.w	800abcc <atanf>
 800a762:	1794      	asrs	r4, r2, #30
 800a764:	f004 0402 	and.w	r4, r4, #2
 800a768:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800a76c:	b943      	cbnz	r3, 800a780 <__ieee754_atan2f+0x58>
 800a76e:	2c02      	cmp	r4, #2
 800a770:	d05e      	beq.n	800a830 <__ieee754_atan2f+0x108>
 800a772:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800a844 <__ieee754_atan2f+0x11c>
 800a776:	2c03      	cmp	r4, #3
 800a778:	bf08      	it	eq
 800a77a:	eef0 7a47 	vmoveq.f32	s15, s14
 800a77e:	e7e6      	b.n	800a74e <__ieee754_atan2f+0x26>
 800a780:	b941      	cbnz	r1, 800a794 <__ieee754_atan2f+0x6c>
 800a782:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800a848 <__ieee754_atan2f+0x120>
 800a786:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800a84c <__ieee754_atan2f+0x124>
 800a78a:	2800      	cmp	r0, #0
 800a78c:	bfa8      	it	ge
 800a78e:	eef0 7a47 	vmovge.f32	s15, s14
 800a792:	e7dc      	b.n	800a74e <__ieee754_atan2f+0x26>
 800a794:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800a798:	d110      	bne.n	800a7bc <__ieee754_atan2f+0x94>
 800a79a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a79e:	f104 34ff 	add.w	r4, r4, #4294967295
 800a7a2:	d107      	bne.n	800a7b4 <__ieee754_atan2f+0x8c>
 800a7a4:	2c02      	cmp	r4, #2
 800a7a6:	d846      	bhi.n	800a836 <__ieee754_atan2f+0x10e>
 800a7a8:	4b29      	ldr	r3, [pc, #164]	@ (800a850 <__ieee754_atan2f+0x128>)
 800a7aa:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a7ae:	edd3 7a00 	vldr	s15, [r3]
 800a7b2:	e7cc      	b.n	800a74e <__ieee754_atan2f+0x26>
 800a7b4:	2c02      	cmp	r4, #2
 800a7b6:	d841      	bhi.n	800a83c <__ieee754_atan2f+0x114>
 800a7b8:	4b26      	ldr	r3, [pc, #152]	@ (800a854 <__ieee754_atan2f+0x12c>)
 800a7ba:	e7f6      	b.n	800a7aa <__ieee754_atan2f+0x82>
 800a7bc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800a7c0:	d0df      	beq.n	800a782 <__ieee754_atan2f+0x5a>
 800a7c2:	1a5b      	subs	r3, r3, r1
 800a7c4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800a7c8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800a7cc:	da1a      	bge.n	800a804 <__ieee754_atan2f+0xdc>
 800a7ce:	2a00      	cmp	r2, #0
 800a7d0:	da01      	bge.n	800a7d6 <__ieee754_atan2f+0xae>
 800a7d2:	313c      	adds	r1, #60	@ 0x3c
 800a7d4:	db19      	blt.n	800a80a <__ieee754_atan2f+0xe2>
 800a7d6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800a7da:	f000 facb 	bl	800ad74 <fabsf>
 800a7de:	f000 f9f5 	bl	800abcc <atanf>
 800a7e2:	eef0 7a40 	vmov.f32	s15, s0
 800a7e6:	2c01      	cmp	r4, #1
 800a7e8:	d012      	beq.n	800a810 <__ieee754_atan2f+0xe8>
 800a7ea:	2c02      	cmp	r4, #2
 800a7ec:	d017      	beq.n	800a81e <__ieee754_atan2f+0xf6>
 800a7ee:	2c00      	cmp	r4, #0
 800a7f0:	d0ad      	beq.n	800a74e <__ieee754_atan2f+0x26>
 800a7f2:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800a858 <__ieee754_atan2f+0x130>
 800a7f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a7fa:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800a85c <__ieee754_atan2f+0x134>
 800a7fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a802:	e7a4      	b.n	800a74e <__ieee754_atan2f+0x26>
 800a804:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800a84c <__ieee754_atan2f+0x124>
 800a808:	e7ed      	b.n	800a7e6 <__ieee754_atan2f+0xbe>
 800a80a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800a860 <__ieee754_atan2f+0x138>
 800a80e:	e7ea      	b.n	800a7e6 <__ieee754_atan2f+0xbe>
 800a810:	ee17 3a90 	vmov	r3, s15
 800a814:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800a818:	ee07 3a90 	vmov	s15, r3
 800a81c:	e797      	b.n	800a74e <__ieee754_atan2f+0x26>
 800a81e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800a858 <__ieee754_atan2f+0x130>
 800a822:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a826:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800a85c <__ieee754_atan2f+0x134>
 800a82a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a82e:	e78e      	b.n	800a74e <__ieee754_atan2f+0x26>
 800a830:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800a85c <__ieee754_atan2f+0x134>
 800a834:	e78b      	b.n	800a74e <__ieee754_atan2f+0x26>
 800a836:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800a864 <__ieee754_atan2f+0x13c>
 800a83a:	e788      	b.n	800a74e <__ieee754_atan2f+0x26>
 800a83c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800a860 <__ieee754_atan2f+0x138>
 800a840:	e785      	b.n	800a74e <__ieee754_atan2f+0x26>
 800a842:	bf00      	nop
 800a844:	c0490fdb 	.word	0xc0490fdb
 800a848:	bfc90fdb 	.word	0xbfc90fdb
 800a84c:	3fc90fdb 	.word	0x3fc90fdb
 800a850:	0800b464 	.word	0x0800b464
 800a854:	0800b458 	.word	0x0800b458
 800a858:	33bbbd2e 	.word	0x33bbbd2e
 800a85c:	40490fdb 	.word	0x40490fdb
 800a860:	00000000 	.word	0x00000000
 800a864:	3f490fdb 	.word	0x3f490fdb

0800a868 <__ieee754_fmodf>:
 800a868:	b570      	push	{r4, r5, r6, lr}
 800a86a:	ee10 6a90 	vmov	r6, s1
 800a86e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800a872:	1e5a      	subs	r2, r3, #1
 800a874:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800a878:	d206      	bcs.n	800a888 <__ieee754_fmodf+0x20>
 800a87a:	ee10 4a10 	vmov	r4, s0
 800a87e:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 800a882:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800a886:	d304      	bcc.n	800a892 <__ieee754_fmodf+0x2a>
 800a888:	ee60 0a20 	vmul.f32	s1, s0, s1
 800a88c:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800a890:	bd70      	pop	{r4, r5, r6, pc}
 800a892:	4299      	cmp	r1, r3
 800a894:	dbfc      	blt.n	800a890 <__ieee754_fmodf+0x28>
 800a896:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 800a89a:	d105      	bne.n	800a8a8 <__ieee754_fmodf+0x40>
 800a89c:	4b32      	ldr	r3, [pc, #200]	@ (800a968 <__ieee754_fmodf+0x100>)
 800a89e:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 800a8a2:	ed93 0a00 	vldr	s0, [r3]
 800a8a6:	e7f3      	b.n	800a890 <__ieee754_fmodf+0x28>
 800a8a8:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 800a8ac:	d146      	bne.n	800a93c <__ieee754_fmodf+0xd4>
 800a8ae:	020a      	lsls	r2, r1, #8
 800a8b0:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 800a8b4:	2a00      	cmp	r2, #0
 800a8b6:	dc3e      	bgt.n	800a936 <__ieee754_fmodf+0xce>
 800a8b8:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800a8bc:	bf01      	itttt	eq
 800a8be:	021a      	lsleq	r2, r3, #8
 800a8c0:	fab2 f282 	clzeq	r2, r2
 800a8c4:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 800a8c8:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 800a8cc:	bf16      	itet	ne
 800a8ce:	15da      	asrne	r2, r3, #23
 800a8d0:	3282      	addeq	r2, #130	@ 0x82
 800a8d2:	3a7f      	subne	r2, #127	@ 0x7f
 800a8d4:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 800a8d8:	bfbb      	ittet	lt
 800a8da:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800a8de:	1a24      	sublt	r4, r4, r0
 800a8e0:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 800a8e4:	40a1      	lsllt	r1, r4
 800a8e6:	bfa8      	it	ge
 800a8e8:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 800a8ec:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800a8f0:	bfb5      	itete	lt
 800a8f2:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800a8f6:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 800a8fa:	1aa4      	sublt	r4, r4, r2
 800a8fc:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 800a900:	bfb8      	it	lt
 800a902:	fa03 f404 	lsllt.w	r4, r3, r4
 800a906:	1a80      	subs	r0, r0, r2
 800a908:	1b0b      	subs	r3, r1, r4
 800a90a:	b9d0      	cbnz	r0, 800a942 <__ieee754_fmodf+0xda>
 800a90c:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 800a910:	bf28      	it	cs
 800a912:	460b      	movcs	r3, r1
 800a914:	2b00      	cmp	r3, #0
 800a916:	d0c1      	beq.n	800a89c <__ieee754_fmodf+0x34>
 800a918:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a91c:	db19      	blt.n	800a952 <__ieee754_fmodf+0xea>
 800a91e:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 800a922:	db19      	blt.n	800a958 <__ieee754_fmodf+0xf0>
 800a924:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800a928:	327f      	adds	r2, #127	@ 0x7f
 800a92a:	432b      	orrs	r3, r5
 800a92c:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800a930:	ee00 3a10 	vmov	s0, r3
 800a934:	e7ac      	b.n	800a890 <__ieee754_fmodf+0x28>
 800a936:	3801      	subs	r0, #1
 800a938:	0052      	lsls	r2, r2, #1
 800a93a:	e7bb      	b.n	800a8b4 <__ieee754_fmodf+0x4c>
 800a93c:	15c8      	asrs	r0, r1, #23
 800a93e:	387f      	subs	r0, #127	@ 0x7f
 800a940:	e7ba      	b.n	800a8b8 <__ieee754_fmodf+0x50>
 800a942:	2b00      	cmp	r3, #0
 800a944:	da02      	bge.n	800a94c <__ieee754_fmodf+0xe4>
 800a946:	0049      	lsls	r1, r1, #1
 800a948:	3801      	subs	r0, #1
 800a94a:	e7dd      	b.n	800a908 <__ieee754_fmodf+0xa0>
 800a94c:	d0a6      	beq.n	800a89c <__ieee754_fmodf+0x34>
 800a94e:	0059      	lsls	r1, r3, #1
 800a950:	e7fa      	b.n	800a948 <__ieee754_fmodf+0xe0>
 800a952:	005b      	lsls	r3, r3, #1
 800a954:	3a01      	subs	r2, #1
 800a956:	e7df      	b.n	800a918 <__ieee754_fmodf+0xb0>
 800a958:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 800a95c:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800a960:	3282      	adds	r2, #130	@ 0x82
 800a962:	4113      	asrs	r3, r2
 800a964:	432b      	orrs	r3, r5
 800a966:	e7e3      	b.n	800a930 <__ieee754_fmodf+0xc8>
 800a968:	0800b470 	.word	0x0800b470

0800a96c <__ieee754_rem_pio2f>:
 800a96c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a96e:	ee10 6a10 	vmov	r6, s0
 800a972:	4b88      	ldr	r3, [pc, #544]	@ (800ab94 <__ieee754_rem_pio2f+0x228>)
 800a974:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800a978:	429d      	cmp	r5, r3
 800a97a:	b087      	sub	sp, #28
 800a97c:	4604      	mov	r4, r0
 800a97e:	d805      	bhi.n	800a98c <__ieee754_rem_pio2f+0x20>
 800a980:	2300      	movs	r3, #0
 800a982:	ed80 0a00 	vstr	s0, [r0]
 800a986:	6043      	str	r3, [r0, #4]
 800a988:	2000      	movs	r0, #0
 800a98a:	e022      	b.n	800a9d2 <__ieee754_rem_pio2f+0x66>
 800a98c:	4b82      	ldr	r3, [pc, #520]	@ (800ab98 <__ieee754_rem_pio2f+0x22c>)
 800a98e:	429d      	cmp	r5, r3
 800a990:	d83a      	bhi.n	800aa08 <__ieee754_rem_pio2f+0x9c>
 800a992:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800a996:	2e00      	cmp	r6, #0
 800a998:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800ab9c <__ieee754_rem_pio2f+0x230>
 800a99c:	4a80      	ldr	r2, [pc, #512]	@ (800aba0 <__ieee754_rem_pio2f+0x234>)
 800a99e:	f023 030f 	bic.w	r3, r3, #15
 800a9a2:	dd18      	ble.n	800a9d6 <__ieee754_rem_pio2f+0x6a>
 800a9a4:	4293      	cmp	r3, r2
 800a9a6:	ee70 7a47 	vsub.f32	s15, s0, s14
 800a9aa:	bf09      	itett	eq
 800a9ac:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800aba4 <__ieee754_rem_pio2f+0x238>
 800a9b0:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800aba8 <__ieee754_rem_pio2f+0x23c>
 800a9b4:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800abac <__ieee754_rem_pio2f+0x240>
 800a9b8:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800a9bc:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800a9c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a9c4:	ed80 7a00 	vstr	s14, [r0]
 800a9c8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a9cc:	edc0 7a01 	vstr	s15, [r0, #4]
 800a9d0:	2001      	movs	r0, #1
 800a9d2:	b007      	add	sp, #28
 800a9d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9d6:	4293      	cmp	r3, r2
 800a9d8:	ee70 7a07 	vadd.f32	s15, s0, s14
 800a9dc:	bf09      	itett	eq
 800a9de:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800aba4 <__ieee754_rem_pio2f+0x238>
 800a9e2:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800aba8 <__ieee754_rem_pio2f+0x23c>
 800a9e6:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800abac <__ieee754_rem_pio2f+0x240>
 800a9ea:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800a9ee:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a9f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a9f6:	ed80 7a00 	vstr	s14, [r0]
 800a9fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a9fe:	edc0 7a01 	vstr	s15, [r0, #4]
 800aa02:	f04f 30ff 	mov.w	r0, #4294967295
 800aa06:	e7e4      	b.n	800a9d2 <__ieee754_rem_pio2f+0x66>
 800aa08:	4b69      	ldr	r3, [pc, #420]	@ (800abb0 <__ieee754_rem_pio2f+0x244>)
 800aa0a:	429d      	cmp	r5, r3
 800aa0c:	d873      	bhi.n	800aaf6 <__ieee754_rem_pio2f+0x18a>
 800aa0e:	f000 f9b1 	bl	800ad74 <fabsf>
 800aa12:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800abb4 <__ieee754_rem_pio2f+0x248>
 800aa16:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800aa1a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800aa1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aa22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800aa26:	ee17 0a90 	vmov	r0, s15
 800aa2a:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ab9c <__ieee754_rem_pio2f+0x230>
 800aa2e:	eea7 0a67 	vfms.f32	s0, s14, s15
 800aa32:	281f      	cmp	r0, #31
 800aa34:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800aba8 <__ieee754_rem_pio2f+0x23c>
 800aa38:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa3c:	eeb1 6a47 	vneg.f32	s12, s14
 800aa40:	ee70 6a67 	vsub.f32	s13, s0, s15
 800aa44:	ee16 1a90 	vmov	r1, s13
 800aa48:	dc09      	bgt.n	800aa5e <__ieee754_rem_pio2f+0xf2>
 800aa4a:	4a5b      	ldr	r2, [pc, #364]	@ (800abb8 <__ieee754_rem_pio2f+0x24c>)
 800aa4c:	1e47      	subs	r7, r0, #1
 800aa4e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800aa52:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800aa56:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800aa5a:	4293      	cmp	r3, r2
 800aa5c:	d107      	bne.n	800aa6e <__ieee754_rem_pio2f+0x102>
 800aa5e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800aa62:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800aa66:	2a08      	cmp	r2, #8
 800aa68:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800aa6c:	dc14      	bgt.n	800aa98 <__ieee754_rem_pio2f+0x12c>
 800aa6e:	6021      	str	r1, [r4, #0]
 800aa70:	ed94 7a00 	vldr	s14, [r4]
 800aa74:	ee30 0a47 	vsub.f32	s0, s0, s14
 800aa78:	2e00      	cmp	r6, #0
 800aa7a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800aa7e:	ed84 0a01 	vstr	s0, [r4, #4]
 800aa82:	daa6      	bge.n	800a9d2 <__ieee754_rem_pio2f+0x66>
 800aa84:	eeb1 7a47 	vneg.f32	s14, s14
 800aa88:	eeb1 0a40 	vneg.f32	s0, s0
 800aa8c:	ed84 7a00 	vstr	s14, [r4]
 800aa90:	ed84 0a01 	vstr	s0, [r4, #4]
 800aa94:	4240      	negs	r0, r0
 800aa96:	e79c      	b.n	800a9d2 <__ieee754_rem_pio2f+0x66>
 800aa98:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800aba4 <__ieee754_rem_pio2f+0x238>
 800aa9c:	eef0 6a40 	vmov.f32	s13, s0
 800aaa0:	eee6 6a25 	vfma.f32	s13, s12, s11
 800aaa4:	ee70 7a66 	vsub.f32	s15, s0, s13
 800aaa8:	eee6 7a25 	vfma.f32	s15, s12, s11
 800aaac:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800abac <__ieee754_rem_pio2f+0x240>
 800aab0:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800aab4:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800aab8:	ee15 2a90 	vmov	r2, s11
 800aabc:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800aac0:	1a5b      	subs	r3, r3, r1
 800aac2:	2b19      	cmp	r3, #25
 800aac4:	dc04      	bgt.n	800aad0 <__ieee754_rem_pio2f+0x164>
 800aac6:	edc4 5a00 	vstr	s11, [r4]
 800aaca:	eeb0 0a66 	vmov.f32	s0, s13
 800aace:	e7cf      	b.n	800aa70 <__ieee754_rem_pio2f+0x104>
 800aad0:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800abbc <__ieee754_rem_pio2f+0x250>
 800aad4:	eeb0 0a66 	vmov.f32	s0, s13
 800aad8:	eea6 0a25 	vfma.f32	s0, s12, s11
 800aadc:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800aae0:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800abc0 <__ieee754_rem_pio2f+0x254>
 800aae4:	eee6 7a25 	vfma.f32	s15, s12, s11
 800aae8:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800aaec:	ee30 7a67 	vsub.f32	s14, s0, s15
 800aaf0:	ed84 7a00 	vstr	s14, [r4]
 800aaf4:	e7bc      	b.n	800aa70 <__ieee754_rem_pio2f+0x104>
 800aaf6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800aafa:	d306      	bcc.n	800ab0a <__ieee754_rem_pio2f+0x19e>
 800aafc:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ab00:	edc0 7a01 	vstr	s15, [r0, #4]
 800ab04:	edc0 7a00 	vstr	s15, [r0]
 800ab08:	e73e      	b.n	800a988 <__ieee754_rem_pio2f+0x1c>
 800ab0a:	15ea      	asrs	r2, r5, #23
 800ab0c:	3a86      	subs	r2, #134	@ 0x86
 800ab0e:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800ab12:	ee07 3a90 	vmov	s15, r3
 800ab16:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ab1a:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800abc4 <__ieee754_rem_pio2f+0x258>
 800ab1e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ab22:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ab26:	ed8d 7a03 	vstr	s14, [sp, #12]
 800ab2a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ab2e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ab32:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ab36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ab3a:	ed8d 7a04 	vstr	s14, [sp, #16]
 800ab3e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ab42:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ab46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab4a:	edcd 7a05 	vstr	s15, [sp, #20]
 800ab4e:	d11e      	bne.n	800ab8e <__ieee754_rem_pio2f+0x222>
 800ab50:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ab54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab58:	bf0c      	ite	eq
 800ab5a:	2301      	moveq	r3, #1
 800ab5c:	2302      	movne	r3, #2
 800ab5e:	491a      	ldr	r1, [pc, #104]	@ (800abc8 <__ieee754_rem_pio2f+0x25c>)
 800ab60:	9101      	str	r1, [sp, #4]
 800ab62:	2102      	movs	r1, #2
 800ab64:	9100      	str	r1, [sp, #0]
 800ab66:	a803      	add	r0, sp, #12
 800ab68:	4621      	mov	r1, r4
 800ab6a:	f000 f90b 	bl	800ad84 <__kernel_rem_pio2f>
 800ab6e:	2e00      	cmp	r6, #0
 800ab70:	f6bf af2f 	bge.w	800a9d2 <__ieee754_rem_pio2f+0x66>
 800ab74:	edd4 7a00 	vldr	s15, [r4]
 800ab78:	eef1 7a67 	vneg.f32	s15, s15
 800ab7c:	edc4 7a00 	vstr	s15, [r4]
 800ab80:	edd4 7a01 	vldr	s15, [r4, #4]
 800ab84:	eef1 7a67 	vneg.f32	s15, s15
 800ab88:	edc4 7a01 	vstr	s15, [r4, #4]
 800ab8c:	e782      	b.n	800aa94 <__ieee754_rem_pio2f+0x128>
 800ab8e:	2303      	movs	r3, #3
 800ab90:	e7e5      	b.n	800ab5e <__ieee754_rem_pio2f+0x1f2>
 800ab92:	bf00      	nop
 800ab94:	3f490fd8 	.word	0x3f490fd8
 800ab98:	4016cbe3 	.word	0x4016cbe3
 800ab9c:	3fc90f80 	.word	0x3fc90f80
 800aba0:	3fc90fd0 	.word	0x3fc90fd0
 800aba4:	37354400 	.word	0x37354400
 800aba8:	37354443 	.word	0x37354443
 800abac:	2e85a308 	.word	0x2e85a308
 800abb0:	43490f80 	.word	0x43490f80
 800abb4:	3f22f984 	.word	0x3f22f984
 800abb8:	0800b478 	.word	0x0800b478
 800abbc:	2e85a300 	.word	0x2e85a300
 800abc0:	248d3132 	.word	0x248d3132
 800abc4:	43800000 	.word	0x43800000
 800abc8:	0800b4f8 	.word	0x0800b4f8

0800abcc <atanf>:
 800abcc:	b538      	push	{r3, r4, r5, lr}
 800abce:	ee10 5a10 	vmov	r5, s0
 800abd2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800abd6:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800abda:	eef0 7a40 	vmov.f32	s15, s0
 800abde:	d310      	bcc.n	800ac02 <atanf+0x36>
 800abe0:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800abe4:	d904      	bls.n	800abf0 <atanf+0x24>
 800abe6:	ee70 7a00 	vadd.f32	s15, s0, s0
 800abea:	eeb0 0a67 	vmov.f32	s0, s15
 800abee:	bd38      	pop	{r3, r4, r5, pc}
 800abf0:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800ad28 <atanf+0x15c>
 800abf4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800ad2c <atanf+0x160>
 800abf8:	2d00      	cmp	r5, #0
 800abfa:	bfc8      	it	gt
 800abfc:	eef0 7a47 	vmovgt.f32	s15, s14
 800ac00:	e7f3      	b.n	800abea <atanf+0x1e>
 800ac02:	4b4b      	ldr	r3, [pc, #300]	@ (800ad30 <atanf+0x164>)
 800ac04:	429c      	cmp	r4, r3
 800ac06:	d810      	bhi.n	800ac2a <atanf+0x5e>
 800ac08:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800ac0c:	d20a      	bcs.n	800ac24 <atanf+0x58>
 800ac0e:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800ad34 <atanf+0x168>
 800ac12:	ee30 7a07 	vadd.f32	s14, s0, s14
 800ac16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ac1a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800ac1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac22:	dce2      	bgt.n	800abea <atanf+0x1e>
 800ac24:	f04f 33ff 	mov.w	r3, #4294967295
 800ac28:	e013      	b.n	800ac52 <atanf+0x86>
 800ac2a:	f000 f8a3 	bl	800ad74 <fabsf>
 800ac2e:	4b42      	ldr	r3, [pc, #264]	@ (800ad38 <atanf+0x16c>)
 800ac30:	429c      	cmp	r4, r3
 800ac32:	d84f      	bhi.n	800acd4 <atanf+0x108>
 800ac34:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800ac38:	429c      	cmp	r4, r3
 800ac3a:	d841      	bhi.n	800acc0 <atanf+0xf4>
 800ac3c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800ac40:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800ac44:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ac48:	2300      	movs	r3, #0
 800ac4a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ac4e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ac52:	1c5a      	adds	r2, r3, #1
 800ac54:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800ac58:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800ad3c <atanf+0x170>
 800ac5c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800ad40 <atanf+0x174>
 800ac60:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800ad44 <atanf+0x178>
 800ac64:	ee66 6a06 	vmul.f32	s13, s12, s12
 800ac68:	eee6 5a87 	vfma.f32	s11, s13, s14
 800ac6c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800ad48 <atanf+0x17c>
 800ac70:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ac74:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800ad4c <atanf+0x180>
 800ac78:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ac7c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800ad50 <atanf+0x184>
 800ac80:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ac84:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800ad54 <atanf+0x188>
 800ac88:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ac8c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800ad58 <atanf+0x18c>
 800ac90:	eea6 5a87 	vfma.f32	s10, s13, s14
 800ac94:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800ad5c <atanf+0x190>
 800ac98:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ac9c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800ad60 <atanf+0x194>
 800aca0:	eea7 5a26 	vfma.f32	s10, s14, s13
 800aca4:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800ad64 <atanf+0x198>
 800aca8:	eea5 7a26 	vfma.f32	s14, s10, s13
 800acac:	ee27 7a26 	vmul.f32	s14, s14, s13
 800acb0:	eea5 7a86 	vfma.f32	s14, s11, s12
 800acb4:	ee27 7a87 	vmul.f32	s14, s15, s14
 800acb8:	d121      	bne.n	800acfe <atanf+0x132>
 800acba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800acbe:	e794      	b.n	800abea <atanf+0x1e>
 800acc0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800acc4:	ee30 7a67 	vsub.f32	s14, s0, s15
 800acc8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800accc:	2301      	movs	r3, #1
 800acce:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800acd2:	e7be      	b.n	800ac52 <atanf+0x86>
 800acd4:	4b24      	ldr	r3, [pc, #144]	@ (800ad68 <atanf+0x19c>)
 800acd6:	429c      	cmp	r4, r3
 800acd8:	d80b      	bhi.n	800acf2 <atanf+0x126>
 800acda:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800acde:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ace2:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ace6:	2302      	movs	r3, #2
 800ace8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800acec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800acf0:	e7af      	b.n	800ac52 <atanf+0x86>
 800acf2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800acf6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800acfa:	2303      	movs	r3, #3
 800acfc:	e7a9      	b.n	800ac52 <atanf+0x86>
 800acfe:	4a1b      	ldr	r2, [pc, #108]	@ (800ad6c <atanf+0x1a0>)
 800ad00:	491b      	ldr	r1, [pc, #108]	@ (800ad70 <atanf+0x1a4>)
 800ad02:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800ad06:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800ad0a:	edd3 6a00 	vldr	s13, [r3]
 800ad0e:	ee37 7a66 	vsub.f32	s14, s14, s13
 800ad12:	2d00      	cmp	r5, #0
 800ad14:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ad18:	edd2 7a00 	vldr	s15, [r2]
 800ad1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ad20:	bfb8      	it	lt
 800ad22:	eef1 7a67 	vneglt.f32	s15, s15
 800ad26:	e760      	b.n	800abea <atanf+0x1e>
 800ad28:	bfc90fdb 	.word	0xbfc90fdb
 800ad2c:	3fc90fdb 	.word	0x3fc90fdb
 800ad30:	3edfffff 	.word	0x3edfffff
 800ad34:	7149f2ca 	.word	0x7149f2ca
 800ad38:	3f97ffff 	.word	0x3f97ffff
 800ad3c:	3c8569d7 	.word	0x3c8569d7
 800ad40:	3d4bda59 	.word	0x3d4bda59
 800ad44:	bd6ef16b 	.word	0xbd6ef16b
 800ad48:	3d886b35 	.word	0x3d886b35
 800ad4c:	3dba2e6e 	.word	0x3dba2e6e
 800ad50:	3e124925 	.word	0x3e124925
 800ad54:	3eaaaaab 	.word	0x3eaaaaab
 800ad58:	bd15a221 	.word	0xbd15a221
 800ad5c:	bd9d8795 	.word	0xbd9d8795
 800ad60:	bde38e38 	.word	0xbde38e38
 800ad64:	be4ccccd 	.word	0xbe4ccccd
 800ad68:	401bffff 	.word	0x401bffff
 800ad6c:	0800b820 	.word	0x0800b820
 800ad70:	0800b810 	.word	0x0800b810

0800ad74 <fabsf>:
 800ad74:	ee10 3a10 	vmov	r3, s0
 800ad78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ad7c:	ee00 3a10 	vmov	s0, r3
 800ad80:	4770      	bx	lr
	...

0800ad84 <__kernel_rem_pio2f>:
 800ad84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad88:	ed2d 8b04 	vpush	{d8-d9}
 800ad8c:	b0d9      	sub	sp, #356	@ 0x164
 800ad8e:	4690      	mov	r8, r2
 800ad90:	9001      	str	r0, [sp, #4]
 800ad92:	4ab6      	ldr	r2, [pc, #728]	@ (800b06c <__kernel_rem_pio2f+0x2e8>)
 800ad94:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800ad96:	f118 0f04 	cmn.w	r8, #4
 800ad9a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800ad9e:	460f      	mov	r7, r1
 800ada0:	f103 3bff 	add.w	fp, r3, #4294967295
 800ada4:	db26      	blt.n	800adf4 <__kernel_rem_pio2f+0x70>
 800ada6:	f1b8 0203 	subs.w	r2, r8, #3
 800adaa:	bf48      	it	mi
 800adac:	f108 0204 	addmi.w	r2, r8, #4
 800adb0:	10d2      	asrs	r2, r2, #3
 800adb2:	1c55      	adds	r5, r2, #1
 800adb4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800adb6:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800b07c <__kernel_rem_pio2f+0x2f8>
 800adba:	00e8      	lsls	r0, r5, #3
 800adbc:	eba2 060b 	sub.w	r6, r2, fp
 800adc0:	9002      	str	r0, [sp, #8]
 800adc2:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800adc6:	eb0a 0c0b 	add.w	ip, sl, fp
 800adca:	ac1c      	add	r4, sp, #112	@ 0x70
 800adcc:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800add0:	2000      	movs	r0, #0
 800add2:	4560      	cmp	r0, ip
 800add4:	dd10      	ble.n	800adf8 <__kernel_rem_pio2f+0x74>
 800add6:	a91c      	add	r1, sp, #112	@ 0x70
 800add8:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800addc:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800ade0:	2600      	movs	r6, #0
 800ade2:	4556      	cmp	r6, sl
 800ade4:	dc24      	bgt.n	800ae30 <__kernel_rem_pio2f+0xac>
 800ade6:	f8dd e004 	ldr.w	lr, [sp, #4]
 800adea:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800b07c <__kernel_rem_pio2f+0x2f8>
 800adee:	4684      	mov	ip, r0
 800adf0:	2400      	movs	r4, #0
 800adf2:	e016      	b.n	800ae22 <__kernel_rem_pio2f+0x9e>
 800adf4:	2200      	movs	r2, #0
 800adf6:	e7dc      	b.n	800adb2 <__kernel_rem_pio2f+0x2e>
 800adf8:	42c6      	cmn	r6, r0
 800adfa:	bf5d      	ittte	pl
 800adfc:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800ae00:	ee07 1a90 	vmovpl	s15, r1
 800ae04:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800ae08:	eef0 7a47 	vmovmi.f32	s15, s14
 800ae0c:	ece4 7a01 	vstmia	r4!, {s15}
 800ae10:	3001      	adds	r0, #1
 800ae12:	e7de      	b.n	800add2 <__kernel_rem_pio2f+0x4e>
 800ae14:	ecfe 6a01 	vldmia	lr!, {s13}
 800ae18:	ed3c 7a01 	vldmdb	ip!, {s14}
 800ae1c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ae20:	3401      	adds	r4, #1
 800ae22:	455c      	cmp	r4, fp
 800ae24:	ddf6      	ble.n	800ae14 <__kernel_rem_pio2f+0x90>
 800ae26:	ece9 7a01 	vstmia	r9!, {s15}
 800ae2a:	3601      	adds	r6, #1
 800ae2c:	3004      	adds	r0, #4
 800ae2e:	e7d8      	b.n	800ade2 <__kernel_rem_pio2f+0x5e>
 800ae30:	a908      	add	r1, sp, #32
 800ae32:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ae36:	9104      	str	r1, [sp, #16]
 800ae38:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800ae3a:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800b078 <__kernel_rem_pio2f+0x2f4>
 800ae3e:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800b074 <__kernel_rem_pio2f+0x2f0>
 800ae42:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800ae46:	9203      	str	r2, [sp, #12]
 800ae48:	4654      	mov	r4, sl
 800ae4a:	00a2      	lsls	r2, r4, #2
 800ae4c:	9205      	str	r2, [sp, #20]
 800ae4e:	aa58      	add	r2, sp, #352	@ 0x160
 800ae50:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800ae54:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800ae58:	a944      	add	r1, sp, #272	@ 0x110
 800ae5a:	aa08      	add	r2, sp, #32
 800ae5c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800ae60:	4694      	mov	ip, r2
 800ae62:	4626      	mov	r6, r4
 800ae64:	2e00      	cmp	r6, #0
 800ae66:	dc4c      	bgt.n	800af02 <__kernel_rem_pio2f+0x17e>
 800ae68:	4628      	mov	r0, r5
 800ae6a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ae6e:	f000 f9f1 	bl	800b254 <scalbnf>
 800ae72:	eeb0 8a40 	vmov.f32	s16, s0
 800ae76:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800ae7a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800ae7e:	f000 fa4f 	bl	800b320 <floorf>
 800ae82:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800ae86:	eea0 8a67 	vfms.f32	s16, s0, s15
 800ae8a:	2d00      	cmp	r5, #0
 800ae8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ae90:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800ae94:	ee17 9a90 	vmov	r9, s15
 800ae98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ae9c:	ee38 8a67 	vsub.f32	s16, s16, s15
 800aea0:	dd41      	ble.n	800af26 <__kernel_rem_pio2f+0x1a2>
 800aea2:	f104 3cff 	add.w	ip, r4, #4294967295
 800aea6:	a908      	add	r1, sp, #32
 800aea8:	f1c5 0e08 	rsb	lr, r5, #8
 800aeac:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800aeb0:	fa46 f00e 	asr.w	r0, r6, lr
 800aeb4:	4481      	add	r9, r0
 800aeb6:	fa00 f00e 	lsl.w	r0, r0, lr
 800aeba:	1a36      	subs	r6, r6, r0
 800aebc:	f1c5 0007 	rsb	r0, r5, #7
 800aec0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800aec4:	4106      	asrs	r6, r0
 800aec6:	2e00      	cmp	r6, #0
 800aec8:	dd3c      	ble.n	800af44 <__kernel_rem_pio2f+0x1c0>
 800aeca:	f04f 0e00 	mov.w	lr, #0
 800aece:	f109 0901 	add.w	r9, r9, #1
 800aed2:	4670      	mov	r0, lr
 800aed4:	4574      	cmp	r4, lr
 800aed6:	dc68      	bgt.n	800afaa <__kernel_rem_pio2f+0x226>
 800aed8:	2d00      	cmp	r5, #0
 800aeda:	dd03      	ble.n	800aee4 <__kernel_rem_pio2f+0x160>
 800aedc:	2d01      	cmp	r5, #1
 800aede:	d074      	beq.n	800afca <__kernel_rem_pio2f+0x246>
 800aee0:	2d02      	cmp	r5, #2
 800aee2:	d07d      	beq.n	800afe0 <__kernel_rem_pio2f+0x25c>
 800aee4:	2e02      	cmp	r6, #2
 800aee6:	d12d      	bne.n	800af44 <__kernel_rem_pio2f+0x1c0>
 800aee8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800aeec:	ee30 8a48 	vsub.f32	s16, s0, s16
 800aef0:	b340      	cbz	r0, 800af44 <__kernel_rem_pio2f+0x1c0>
 800aef2:	4628      	mov	r0, r5
 800aef4:	9306      	str	r3, [sp, #24]
 800aef6:	f000 f9ad 	bl	800b254 <scalbnf>
 800aefa:	9b06      	ldr	r3, [sp, #24]
 800aefc:	ee38 8a40 	vsub.f32	s16, s16, s0
 800af00:	e020      	b.n	800af44 <__kernel_rem_pio2f+0x1c0>
 800af02:	ee60 7a28 	vmul.f32	s15, s0, s17
 800af06:	3e01      	subs	r6, #1
 800af08:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800af0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800af10:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800af14:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800af18:	ecac 0a01 	vstmia	ip!, {s0}
 800af1c:	ed30 0a01 	vldmdb	r0!, {s0}
 800af20:	ee37 0a80 	vadd.f32	s0, s15, s0
 800af24:	e79e      	b.n	800ae64 <__kernel_rem_pio2f+0xe0>
 800af26:	d105      	bne.n	800af34 <__kernel_rem_pio2f+0x1b0>
 800af28:	1e60      	subs	r0, r4, #1
 800af2a:	a908      	add	r1, sp, #32
 800af2c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800af30:	11f6      	asrs	r6, r6, #7
 800af32:	e7c8      	b.n	800aec6 <__kernel_rem_pio2f+0x142>
 800af34:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800af38:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800af3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af40:	da31      	bge.n	800afa6 <__kernel_rem_pio2f+0x222>
 800af42:	2600      	movs	r6, #0
 800af44:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800af48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af4c:	f040 8098 	bne.w	800b080 <__kernel_rem_pio2f+0x2fc>
 800af50:	1e60      	subs	r0, r4, #1
 800af52:	2200      	movs	r2, #0
 800af54:	4550      	cmp	r0, sl
 800af56:	da4b      	bge.n	800aff0 <__kernel_rem_pio2f+0x26c>
 800af58:	2a00      	cmp	r2, #0
 800af5a:	d065      	beq.n	800b028 <__kernel_rem_pio2f+0x2a4>
 800af5c:	3c01      	subs	r4, #1
 800af5e:	ab08      	add	r3, sp, #32
 800af60:	3d08      	subs	r5, #8
 800af62:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d0f8      	beq.n	800af5c <__kernel_rem_pio2f+0x1d8>
 800af6a:	4628      	mov	r0, r5
 800af6c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800af70:	f000 f970 	bl	800b254 <scalbnf>
 800af74:	1c63      	adds	r3, r4, #1
 800af76:	aa44      	add	r2, sp, #272	@ 0x110
 800af78:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800b078 <__kernel_rem_pio2f+0x2f4>
 800af7c:	0099      	lsls	r1, r3, #2
 800af7e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800af82:	4623      	mov	r3, r4
 800af84:	2b00      	cmp	r3, #0
 800af86:	f280 80a9 	bge.w	800b0dc <__kernel_rem_pio2f+0x358>
 800af8a:	4623      	mov	r3, r4
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	f2c0 80c7 	blt.w	800b120 <__kernel_rem_pio2f+0x39c>
 800af92:	aa44      	add	r2, sp, #272	@ 0x110
 800af94:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800af98:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800b070 <__kernel_rem_pio2f+0x2ec>
 800af9c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800b07c <__kernel_rem_pio2f+0x2f8>
 800afa0:	2000      	movs	r0, #0
 800afa2:	1ae2      	subs	r2, r4, r3
 800afa4:	e0b1      	b.n	800b10a <__kernel_rem_pio2f+0x386>
 800afa6:	2602      	movs	r6, #2
 800afa8:	e78f      	b.n	800aeca <__kernel_rem_pio2f+0x146>
 800afaa:	f852 1b04 	ldr.w	r1, [r2], #4
 800afae:	b948      	cbnz	r0, 800afc4 <__kernel_rem_pio2f+0x240>
 800afb0:	b121      	cbz	r1, 800afbc <__kernel_rem_pio2f+0x238>
 800afb2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800afb6:	f842 1c04 	str.w	r1, [r2, #-4]
 800afba:	2101      	movs	r1, #1
 800afbc:	f10e 0e01 	add.w	lr, lr, #1
 800afc0:	4608      	mov	r0, r1
 800afc2:	e787      	b.n	800aed4 <__kernel_rem_pio2f+0x150>
 800afc4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800afc8:	e7f5      	b.n	800afb6 <__kernel_rem_pio2f+0x232>
 800afca:	f104 3cff 	add.w	ip, r4, #4294967295
 800afce:	aa08      	add	r2, sp, #32
 800afd0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800afd4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800afd8:	a908      	add	r1, sp, #32
 800afda:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800afde:	e781      	b.n	800aee4 <__kernel_rem_pio2f+0x160>
 800afe0:	f104 3cff 	add.w	ip, r4, #4294967295
 800afe4:	aa08      	add	r2, sp, #32
 800afe6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800afea:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800afee:	e7f3      	b.n	800afd8 <__kernel_rem_pio2f+0x254>
 800aff0:	a908      	add	r1, sp, #32
 800aff2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800aff6:	3801      	subs	r0, #1
 800aff8:	430a      	orrs	r2, r1
 800affa:	e7ab      	b.n	800af54 <__kernel_rem_pio2f+0x1d0>
 800affc:	3201      	adds	r2, #1
 800affe:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800b002:	2e00      	cmp	r6, #0
 800b004:	d0fa      	beq.n	800affc <__kernel_rem_pio2f+0x278>
 800b006:	9905      	ldr	r1, [sp, #20]
 800b008:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800b00c:	eb0d 0001 	add.w	r0, sp, r1
 800b010:	18e6      	adds	r6, r4, r3
 800b012:	a91c      	add	r1, sp, #112	@ 0x70
 800b014:	f104 0c01 	add.w	ip, r4, #1
 800b018:	384c      	subs	r0, #76	@ 0x4c
 800b01a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800b01e:	4422      	add	r2, r4
 800b020:	4562      	cmp	r2, ip
 800b022:	da04      	bge.n	800b02e <__kernel_rem_pio2f+0x2aa>
 800b024:	4614      	mov	r4, r2
 800b026:	e710      	b.n	800ae4a <__kernel_rem_pio2f+0xc6>
 800b028:	9804      	ldr	r0, [sp, #16]
 800b02a:	2201      	movs	r2, #1
 800b02c:	e7e7      	b.n	800affe <__kernel_rem_pio2f+0x27a>
 800b02e:	9903      	ldr	r1, [sp, #12]
 800b030:	f8dd e004 	ldr.w	lr, [sp, #4]
 800b034:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800b038:	9105      	str	r1, [sp, #20]
 800b03a:	ee07 1a90 	vmov	s15, r1
 800b03e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b042:	2400      	movs	r4, #0
 800b044:	ece6 7a01 	vstmia	r6!, {s15}
 800b048:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800b07c <__kernel_rem_pio2f+0x2f8>
 800b04c:	46b1      	mov	r9, r6
 800b04e:	455c      	cmp	r4, fp
 800b050:	dd04      	ble.n	800b05c <__kernel_rem_pio2f+0x2d8>
 800b052:	ece0 7a01 	vstmia	r0!, {s15}
 800b056:	f10c 0c01 	add.w	ip, ip, #1
 800b05a:	e7e1      	b.n	800b020 <__kernel_rem_pio2f+0x29c>
 800b05c:	ecfe 6a01 	vldmia	lr!, {s13}
 800b060:	ed39 7a01 	vldmdb	r9!, {s14}
 800b064:	3401      	adds	r4, #1
 800b066:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b06a:	e7f0      	b.n	800b04e <__kernel_rem_pio2f+0x2ca>
 800b06c:	0800b85c 	.word	0x0800b85c
 800b070:	0800b830 	.word	0x0800b830
 800b074:	43800000 	.word	0x43800000
 800b078:	3b800000 	.word	0x3b800000
 800b07c:	00000000 	.word	0x00000000
 800b080:	9b02      	ldr	r3, [sp, #8]
 800b082:	eeb0 0a48 	vmov.f32	s0, s16
 800b086:	eba3 0008 	sub.w	r0, r3, r8
 800b08a:	f000 f8e3 	bl	800b254 <scalbnf>
 800b08e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800b074 <__kernel_rem_pio2f+0x2f0>
 800b092:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800b096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b09a:	db19      	blt.n	800b0d0 <__kernel_rem_pio2f+0x34c>
 800b09c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800b078 <__kernel_rem_pio2f+0x2f4>
 800b0a0:	ee60 7a27 	vmul.f32	s15, s0, s15
 800b0a4:	aa08      	add	r2, sp, #32
 800b0a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b0aa:	3508      	adds	r5, #8
 800b0ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b0b0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800b0b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b0b8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b0bc:	ee10 3a10 	vmov	r3, s0
 800b0c0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800b0c4:	ee17 3a90 	vmov	r3, s15
 800b0c8:	3401      	adds	r4, #1
 800b0ca:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800b0ce:	e74c      	b.n	800af6a <__kernel_rem_pio2f+0x1e6>
 800b0d0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800b0d4:	aa08      	add	r2, sp, #32
 800b0d6:	ee10 3a10 	vmov	r3, s0
 800b0da:	e7f6      	b.n	800b0ca <__kernel_rem_pio2f+0x346>
 800b0dc:	a808      	add	r0, sp, #32
 800b0de:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800b0e2:	9001      	str	r0, [sp, #4]
 800b0e4:	ee07 0a90 	vmov	s15, r0
 800b0e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b0ec:	3b01      	subs	r3, #1
 800b0ee:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b0f2:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b0f6:	ed62 7a01 	vstmdb	r2!, {s15}
 800b0fa:	e743      	b.n	800af84 <__kernel_rem_pio2f+0x200>
 800b0fc:	ecfc 6a01 	vldmia	ip!, {s13}
 800b100:	ecb5 7a01 	vldmia	r5!, {s14}
 800b104:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b108:	3001      	adds	r0, #1
 800b10a:	4550      	cmp	r0, sl
 800b10c:	dc01      	bgt.n	800b112 <__kernel_rem_pio2f+0x38e>
 800b10e:	4290      	cmp	r0, r2
 800b110:	ddf4      	ble.n	800b0fc <__kernel_rem_pio2f+0x378>
 800b112:	a858      	add	r0, sp, #352	@ 0x160
 800b114:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800b118:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800b11c:	3b01      	subs	r3, #1
 800b11e:	e735      	b.n	800af8c <__kernel_rem_pio2f+0x208>
 800b120:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800b122:	2b02      	cmp	r3, #2
 800b124:	dc09      	bgt.n	800b13a <__kernel_rem_pio2f+0x3b6>
 800b126:	2b00      	cmp	r3, #0
 800b128:	dc27      	bgt.n	800b17a <__kernel_rem_pio2f+0x3f6>
 800b12a:	d040      	beq.n	800b1ae <__kernel_rem_pio2f+0x42a>
 800b12c:	f009 0007 	and.w	r0, r9, #7
 800b130:	b059      	add	sp, #356	@ 0x164
 800b132:	ecbd 8b04 	vpop	{d8-d9}
 800b136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b13a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800b13c:	2b03      	cmp	r3, #3
 800b13e:	d1f5      	bne.n	800b12c <__kernel_rem_pio2f+0x3a8>
 800b140:	aa30      	add	r2, sp, #192	@ 0xc0
 800b142:	1f0b      	subs	r3, r1, #4
 800b144:	4413      	add	r3, r2
 800b146:	461a      	mov	r2, r3
 800b148:	4620      	mov	r0, r4
 800b14a:	2800      	cmp	r0, #0
 800b14c:	dc50      	bgt.n	800b1f0 <__kernel_rem_pio2f+0x46c>
 800b14e:	4622      	mov	r2, r4
 800b150:	2a01      	cmp	r2, #1
 800b152:	dc5d      	bgt.n	800b210 <__kernel_rem_pio2f+0x48c>
 800b154:	ab30      	add	r3, sp, #192	@ 0xc0
 800b156:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800b07c <__kernel_rem_pio2f+0x2f8>
 800b15a:	440b      	add	r3, r1
 800b15c:	2c01      	cmp	r4, #1
 800b15e:	dc67      	bgt.n	800b230 <__kernel_rem_pio2f+0x4ac>
 800b160:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800b164:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800b168:	2e00      	cmp	r6, #0
 800b16a:	d167      	bne.n	800b23c <__kernel_rem_pio2f+0x4b8>
 800b16c:	edc7 6a00 	vstr	s13, [r7]
 800b170:	ed87 7a01 	vstr	s14, [r7, #4]
 800b174:	edc7 7a02 	vstr	s15, [r7, #8]
 800b178:	e7d8      	b.n	800b12c <__kernel_rem_pio2f+0x3a8>
 800b17a:	ab30      	add	r3, sp, #192	@ 0xc0
 800b17c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800b07c <__kernel_rem_pio2f+0x2f8>
 800b180:	440b      	add	r3, r1
 800b182:	4622      	mov	r2, r4
 800b184:	2a00      	cmp	r2, #0
 800b186:	da24      	bge.n	800b1d2 <__kernel_rem_pio2f+0x44e>
 800b188:	b34e      	cbz	r6, 800b1de <__kernel_rem_pio2f+0x45a>
 800b18a:	eef1 7a47 	vneg.f32	s15, s14
 800b18e:	edc7 7a00 	vstr	s15, [r7]
 800b192:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800b196:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b19a:	aa31      	add	r2, sp, #196	@ 0xc4
 800b19c:	2301      	movs	r3, #1
 800b19e:	429c      	cmp	r4, r3
 800b1a0:	da20      	bge.n	800b1e4 <__kernel_rem_pio2f+0x460>
 800b1a2:	b10e      	cbz	r6, 800b1a8 <__kernel_rem_pio2f+0x424>
 800b1a4:	eef1 7a67 	vneg.f32	s15, s15
 800b1a8:	edc7 7a01 	vstr	s15, [r7, #4]
 800b1ac:	e7be      	b.n	800b12c <__kernel_rem_pio2f+0x3a8>
 800b1ae:	ab30      	add	r3, sp, #192	@ 0xc0
 800b1b0:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800b07c <__kernel_rem_pio2f+0x2f8>
 800b1b4:	440b      	add	r3, r1
 800b1b6:	2c00      	cmp	r4, #0
 800b1b8:	da05      	bge.n	800b1c6 <__kernel_rem_pio2f+0x442>
 800b1ba:	b10e      	cbz	r6, 800b1c0 <__kernel_rem_pio2f+0x43c>
 800b1bc:	eef1 7a67 	vneg.f32	s15, s15
 800b1c0:	edc7 7a00 	vstr	s15, [r7]
 800b1c4:	e7b2      	b.n	800b12c <__kernel_rem_pio2f+0x3a8>
 800b1c6:	ed33 7a01 	vldmdb	r3!, {s14}
 800b1ca:	3c01      	subs	r4, #1
 800b1cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b1d0:	e7f1      	b.n	800b1b6 <__kernel_rem_pio2f+0x432>
 800b1d2:	ed73 7a01 	vldmdb	r3!, {s15}
 800b1d6:	3a01      	subs	r2, #1
 800b1d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b1dc:	e7d2      	b.n	800b184 <__kernel_rem_pio2f+0x400>
 800b1de:	eef0 7a47 	vmov.f32	s15, s14
 800b1e2:	e7d4      	b.n	800b18e <__kernel_rem_pio2f+0x40a>
 800b1e4:	ecb2 7a01 	vldmia	r2!, {s14}
 800b1e8:	3301      	adds	r3, #1
 800b1ea:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b1ee:	e7d6      	b.n	800b19e <__kernel_rem_pio2f+0x41a>
 800b1f0:	ed72 7a01 	vldmdb	r2!, {s15}
 800b1f4:	edd2 6a01 	vldr	s13, [r2, #4]
 800b1f8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b1fc:	3801      	subs	r0, #1
 800b1fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b202:	ed82 7a00 	vstr	s14, [r2]
 800b206:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b20a:	edc2 7a01 	vstr	s15, [r2, #4]
 800b20e:	e79c      	b.n	800b14a <__kernel_rem_pio2f+0x3c6>
 800b210:	ed73 7a01 	vldmdb	r3!, {s15}
 800b214:	edd3 6a01 	vldr	s13, [r3, #4]
 800b218:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b21c:	3a01      	subs	r2, #1
 800b21e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b222:	ed83 7a00 	vstr	s14, [r3]
 800b226:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b22a:	edc3 7a01 	vstr	s15, [r3, #4]
 800b22e:	e78f      	b.n	800b150 <__kernel_rem_pio2f+0x3cc>
 800b230:	ed33 7a01 	vldmdb	r3!, {s14}
 800b234:	3c01      	subs	r4, #1
 800b236:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b23a:	e78f      	b.n	800b15c <__kernel_rem_pio2f+0x3d8>
 800b23c:	eef1 6a66 	vneg.f32	s13, s13
 800b240:	eeb1 7a47 	vneg.f32	s14, s14
 800b244:	edc7 6a00 	vstr	s13, [r7]
 800b248:	ed87 7a01 	vstr	s14, [r7, #4]
 800b24c:	eef1 7a67 	vneg.f32	s15, s15
 800b250:	e790      	b.n	800b174 <__kernel_rem_pio2f+0x3f0>
 800b252:	bf00      	nop

0800b254 <scalbnf>:
 800b254:	ee10 3a10 	vmov	r3, s0
 800b258:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800b25c:	d02b      	beq.n	800b2b6 <scalbnf+0x62>
 800b25e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800b262:	d302      	bcc.n	800b26a <scalbnf+0x16>
 800b264:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b268:	4770      	bx	lr
 800b26a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800b26e:	d123      	bne.n	800b2b8 <scalbnf+0x64>
 800b270:	4b24      	ldr	r3, [pc, #144]	@ (800b304 <scalbnf+0xb0>)
 800b272:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800b308 <scalbnf+0xb4>
 800b276:	4298      	cmp	r0, r3
 800b278:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b27c:	db17      	blt.n	800b2ae <scalbnf+0x5a>
 800b27e:	ee10 3a10 	vmov	r3, s0
 800b282:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b286:	3a19      	subs	r2, #25
 800b288:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800b28c:	4288      	cmp	r0, r1
 800b28e:	dd15      	ble.n	800b2bc <scalbnf+0x68>
 800b290:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800b30c <scalbnf+0xb8>
 800b294:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800b310 <scalbnf+0xbc>
 800b298:	ee10 3a10 	vmov	r3, s0
 800b29c:	eeb0 7a67 	vmov.f32	s14, s15
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	bfb8      	it	lt
 800b2a4:	eef0 7a66 	vmovlt.f32	s15, s13
 800b2a8:	ee27 0a87 	vmul.f32	s0, s15, s14
 800b2ac:	4770      	bx	lr
 800b2ae:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b314 <scalbnf+0xc0>
 800b2b2:	ee27 0a80 	vmul.f32	s0, s15, s0
 800b2b6:	4770      	bx	lr
 800b2b8:	0dd2      	lsrs	r2, r2, #23
 800b2ba:	e7e5      	b.n	800b288 <scalbnf+0x34>
 800b2bc:	4410      	add	r0, r2
 800b2be:	28fe      	cmp	r0, #254	@ 0xfe
 800b2c0:	dce6      	bgt.n	800b290 <scalbnf+0x3c>
 800b2c2:	2800      	cmp	r0, #0
 800b2c4:	dd06      	ble.n	800b2d4 <scalbnf+0x80>
 800b2c6:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b2ca:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800b2ce:	ee00 3a10 	vmov	s0, r3
 800b2d2:	4770      	bx	lr
 800b2d4:	f110 0f16 	cmn.w	r0, #22
 800b2d8:	da09      	bge.n	800b2ee <scalbnf+0x9a>
 800b2da:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800b314 <scalbnf+0xc0>
 800b2de:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800b318 <scalbnf+0xc4>
 800b2e2:	ee10 3a10 	vmov	r3, s0
 800b2e6:	eeb0 7a67 	vmov.f32	s14, s15
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	e7d9      	b.n	800b2a2 <scalbnf+0x4e>
 800b2ee:	3019      	adds	r0, #25
 800b2f0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800b2f4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800b2f8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800b31c <scalbnf+0xc8>
 800b2fc:	ee07 3a90 	vmov	s15, r3
 800b300:	e7d7      	b.n	800b2b2 <scalbnf+0x5e>
 800b302:	bf00      	nop
 800b304:	ffff3cb0 	.word	0xffff3cb0
 800b308:	4c000000 	.word	0x4c000000
 800b30c:	7149f2ca 	.word	0x7149f2ca
 800b310:	f149f2ca 	.word	0xf149f2ca
 800b314:	0da24260 	.word	0x0da24260
 800b318:	8da24260 	.word	0x8da24260
 800b31c:	33000000 	.word	0x33000000

0800b320 <floorf>:
 800b320:	ee10 3a10 	vmov	r3, s0
 800b324:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b328:	3a7f      	subs	r2, #127	@ 0x7f
 800b32a:	2a16      	cmp	r2, #22
 800b32c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b330:	dc2b      	bgt.n	800b38a <floorf+0x6a>
 800b332:	2a00      	cmp	r2, #0
 800b334:	da12      	bge.n	800b35c <floorf+0x3c>
 800b336:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800b39c <floorf+0x7c>
 800b33a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b33e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b346:	dd06      	ble.n	800b356 <floorf+0x36>
 800b348:	2b00      	cmp	r3, #0
 800b34a:	da24      	bge.n	800b396 <floorf+0x76>
 800b34c:	2900      	cmp	r1, #0
 800b34e:	4b14      	ldr	r3, [pc, #80]	@ (800b3a0 <floorf+0x80>)
 800b350:	bf08      	it	eq
 800b352:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800b356:	ee00 3a10 	vmov	s0, r3
 800b35a:	4770      	bx	lr
 800b35c:	4911      	ldr	r1, [pc, #68]	@ (800b3a4 <floorf+0x84>)
 800b35e:	4111      	asrs	r1, r2
 800b360:	420b      	tst	r3, r1
 800b362:	d0fa      	beq.n	800b35a <floorf+0x3a>
 800b364:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800b39c <floorf+0x7c>
 800b368:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b36c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b374:	ddef      	ble.n	800b356 <floorf+0x36>
 800b376:	2b00      	cmp	r3, #0
 800b378:	bfbe      	ittt	lt
 800b37a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800b37e:	fa40 f202 	asrlt.w	r2, r0, r2
 800b382:	189b      	addlt	r3, r3, r2
 800b384:	ea23 0301 	bic.w	r3, r3, r1
 800b388:	e7e5      	b.n	800b356 <floorf+0x36>
 800b38a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800b38e:	d3e4      	bcc.n	800b35a <floorf+0x3a>
 800b390:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b394:	4770      	bx	lr
 800b396:	2300      	movs	r3, #0
 800b398:	e7dd      	b.n	800b356 <floorf+0x36>
 800b39a:	bf00      	nop
 800b39c:	7149f2ca 	.word	0x7149f2ca
 800b3a0:	bf800000 	.word	0xbf800000
 800b3a4:	007fffff 	.word	0x007fffff

0800b3a8 <_init>:
 800b3a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3aa:	bf00      	nop
 800b3ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3ae:	bc08      	pop	{r3}
 800b3b0:	469e      	mov	lr, r3
 800b3b2:	4770      	bx	lr

0800b3b4 <_fini>:
 800b3b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3b6:	bf00      	nop
 800b3b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3ba:	bc08      	pop	{r3}
 800b3bc:	469e      	mov	lr, r3
 800b3be:	4770      	bx	lr
