Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.45 secs
 
--> Reading design: MainAdv.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MainAdv.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MainAdv"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : MainAdv
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\FrequencyDivider2.vhd" into library work
Parsing entity <FrequencyDivider2>.
Parsing architecture <arch4> of entity <frequencydivider2>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\LettersROM.vhd" into library work
Parsing entity <LettersROM>.
Parsing architecture <Behavioral> of entity <lettersrom>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" into library work
Parsing entity <Animation4_ShowOneByOne>.
Parsing architecture <arch10> of entity <animation4_showonebyone>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\Animation3_ShiftRightToLeft.vhd" into library work
Parsing entity <Animation3_SlideRightToLeft>.
Parsing architecture <arch12> of entity <animation3_sliderighttoleft>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\Animation2_SlideLeftToRight.vhd" into library work
Parsing entity <Animation2_SlideLeftToRight>.
Parsing architecture <arch11> of entity <animation2_slidelefttoright>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\Animation1-Flickering.vhd" into library work
Parsing entity <Animation1_Flickering>.
Parsing architecture <arch9> of entity <animation1_flickering>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\AND7.vhd" into library work
Parsing entity <AND7>.
Parsing architecture <Behavioral> of entity <and7>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\LoadModeDisplay.vhd" into library work
Parsing entity <LoadModeDisplay>.
Parsing architecture <arch8> of entity <loadmodedisplay>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\LetterSelect.vhd" into library work
Parsing entity <LetterSelect>.
Parsing architecture <arch5> of entity <letterselect>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\FrequencyDivider.vhd" into library work
Parsing entity <FrequencyDivider>.
Parsing architecture <arch2> of entity <frequencydivider>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\DisplaySelect.vhd" into library work
Parsing entity <DisplaySelect>.
Parsing architecture <arch6> of entity <displayselect>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\Debouncer.vhd" into library work
Parsing entity <Debouncer>.
Parsing architecture <arch1> of entity <debouncer>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\AnodeSelector.vhd" into library work
Parsing entity <AnodeSelector>.
Parsing architecture <arch14> of entity <anodeselector>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\AnimationSelect.vhd" into library work
Parsing entity <AnimationSelect>.
Parsing architecture <arch7> of entity <animationselect>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\AnimationModeDisplay.vhd" into library work
Parsing entity <AnimationModeDisplay>.
Parsing architecture <arch13> of entity <animationmodedisplay>.
Parsing VHDL file "C:\.Xilinx\AdvertismentPrjDSD\MainAdv.vhd" into library work
Parsing entity <MainAdv>.
Parsing architecture <arch3> of entity <mainadv>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MainAdv> (architecture <arch3>) from library <work>.
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\MainAdv.vhd" Line 105: alword should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\MainAdv.vhd" Line 106: aaword should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\.Xilinx\AdvertismentPrjDSD\MainAdv.vhd" Line 107. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\MainAdv.vhd" Line 110: wordoutput should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\MainAdv.vhd" Line 111: wordoutput should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\MainAdv.vhd" Line 112: wordoutput should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\MainAdv.vhd" Line 113: wordoutput should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\MainAdv.vhd" Line 114: wordoutput should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\MainAdv.vhd" Line 115: wordoutput should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\MainAdv.vhd" Line 116: wordoutput should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\MainAdv.vhd" Line 117: wordoutput should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\.Xilinx\AdvertismentPrjDSD\MainAdv.vhd" Line 118. Case statement is complete. others clause is never selected

Elaborating entity <Debouncer> (architecture <arch1>) with generics from library <work>.

Elaborating entity <LetterSelect> (architecture <arch5>) from library <work>.
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\LetterSelect.vhd" Line 26: counter should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\LetterSelect.vhd" Line 31: counterout should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\LetterSelect.vhd" Line 32: counterreset should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\LetterSelect.vhd" Line 35: counterout should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\LetterSelect.vhd" Line 36: counterset should be on the sensitivity list of the process

Elaborating entity <LettersROM> (architecture <Behavioral>) from library <work>.

Elaborating entity <FrequencyDivider> (architecture <arch2>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\.Xilinx\AdvertismentPrjDSD\FrequencyDivider.vhd" Line 18: Using initial value "111111111111111111" for number since it is never assigned

Elaborating entity <DisplaySelect> (architecture <arch6>) from library <work>.
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\DisplaySelect.vhd" Line 20: counter should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\DisplaySelect.vhd" Line 24: counterout should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\.Xilinx\AdvertismentPrjDSD\DisplaySelect.vhd" Line 33. Case statement is complete. others clause is never selected

Elaborating entity <AnimationSelect> (architecture <arch7>) from library <work>.
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\AnimationSelect.vhd" Line 18: counter should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\AnimationSelect.vhd" Line 21: counterout should be on the sensitivity list of the process

Elaborating entity <LoadModeDisplay> (architecture <arch8>) from library <work>.
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\LoadModeDisplay.vhd" Line 31: tempword should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\LoadModeDisplay.vhd" Line 34: tempword should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\LoadModeDisplay.vhd" Line 37: tempword should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\LoadModeDisplay.vhd" Line 40: tempword should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\LoadModeDisplay.vhd" Line 43: tempword should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\LoadModeDisplay.vhd" Line 46: tempword should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\LoadModeDisplay.vhd" Line 49: tempword should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\LoadModeDisplay.vhd" Line 52: tempword should be on the sensitivity list of the process

Elaborating entity <AND7> (architecture <Behavioral>) from library <work>.

Elaborating entity <FrequencyDivider2> (architecture <arch4>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\.Xilinx\AdvertismentPrjDSD\FrequencyDivider2.vhd" Line 19: Using initial value "111111111111111111111111111" for number since it is never assigned

Elaborating entity <AnodeSelector> (architecture <arch14>) from library <work>.
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\AnodeSelector.vhd" Line 20: counter should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\.Xilinx\AdvertismentPrjDSD\AnodeSelector.vhd" Line 29. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\AnodeSelector.vhd" Line 31: counter should be on the sensitivity list of the process

Elaborating entity <AnimationModeDisplay> (architecture <arch13>) from library <work>.
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\AnimationModeDisplay.vhd" Line 48: animword1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\AnimationModeDisplay.vhd" Line 49: animword2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\AnimationModeDisplay.vhd" Line 50: animword3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\AnimationModeDisplay.vhd" Line 51: animword4 should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "C:\.Xilinx\AdvertismentPrjDSD\AnimationModeDisplay.vhd" Line 52. Case statement is complete. others clause is never selected

Elaborating entity <Animation1_Flickering> (architecture <arch9>) from library <work>.

Elaborating entity <Animation2_SlideLeftToRight> (architecture <arch11>) from library <work>.
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation2_SlideLeftToRight.vhd" Line 26: enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation2_SlideLeftToRight.vhd" Line 38: tempword should be on the sensitivity list of the process

Elaborating entity <Animation3_SlideRightToLeft> (architecture <arch12>) from library <work>.
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation3_ShiftRightToLeft.vhd" Line 26: enable should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation3_ShiftRightToLeft.vhd" Line 38: tempword should be on the sensitivity list of the process

Elaborating entity <Animation4_ShowOneByOne> (architecture <arch10>) from library <work>.
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 26: counter should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 33: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 34: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 35: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 36: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 37: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 38: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 39: word should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd" Line 40: word should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MainAdv>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\MainAdv.vhd".
    Found 7-bit 8-to-1 multiplexer for signal <cathodes> created at line 109.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Word<55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  56 Latch(s).
	inferred   2 Multiplexer(s).
Unit <MainAdv> synthesized.

Synthesizing Unit <Debouncer>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\Debouncer.vhd".
        counterSize = 20
    Found 21-bit register for signal <counterOut>.
    Found 1-bit register for signal <result>.
    Found 2-bit register for signal <flipFlops>.
    Found 21-bit adder for signal <counterOut[20]_GND_63_o_add_0_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <Debouncer> synthesized.

Synthesizing Unit <LetterSelect>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\LetterSelect.vhd".
WARNING:Xst:647 - Input <LetterD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <counter<4>>.
    Found 1-bit register for signal <counter<3>>.
    Found 1-bit register for signal <counter<2>>.
    Found 1-bit register for signal <counter<1>>.
    Found 1-bit register for signal <counter<0>>.
    Found 5-bit adder for signal <counter[4]_GND_64_o_add_0_OUT> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <LetterSelect> synthesized.

Synthesizing Unit <LettersROM>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\LettersROM.vhd".
    Found 32x7-bit Read Only RAM for signal <dataOut>
    Summary:
	inferred   1 RAM(s).
Unit <LettersROM> synthesized.

Synthesizing Unit <FrequencyDivider>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\FrequencyDivider.vhd".
        counterSize = 17
    Found 1-bit register for signal <newClock>.
    Found 18-bit register for signal <counter>.
    Found 18-bit adder for signal <counter[17]_GND_66_o_add_0_OUT> created at line 22.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <FrequencyDivider> synthesized.

Synthesizing Unit <DisplaySelect>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\DisplaySelect.vhd".
WARNING:Xst:647 - Input <DisplayR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <counter>.
    Found 3-bit adder for signal <counter[2]_GND_67_o_add_0_OUT> created at line 21.
    Found 8x8-bit Read Only RAM for signal <DisplayO>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <DisplaySelect> synthesized.

Synthesizing Unit <AnimationSelect>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\AnimationSelect.vhd".
    Found 2-bit register for signal <counter>.
    Found 2-bit adder for signal <counter[1]_GND_68_o_add_0_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <AnimationSelect> synthesized.

Synthesizing Unit <LoadModeDisplay>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\LoadModeDisplay.vhd".
    Summary:
	inferred  56 Multiplexer(s).
Unit <LoadModeDisplay> synthesized.

Synthesizing Unit <AND7>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\AND7.vhd".
    Summary:
	no macro.
Unit <AND7> synthesized.

Synthesizing Unit <FrequencyDivider2>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\FrequencyDivider2.vhd".
        counterSize = 26
    Found 1-bit register for signal <newClock>.
    Found 27-bit register for signal <counter>.
    Found 27-bit adder for signal <counter[26]_GND_71_o_add_0_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <FrequencyDivider2> synthesized.

Synthesizing Unit <AnodeSelector>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\AnodeSelector.vhd".
    Found 3-bit register for signal <counter>.
    Found 3-bit adder for signal <counter[2]_GND_72_o_add_0_OUT> created at line 18.
    Found 8x8-bit Read Only RAM for signal <anodeB>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <AnodeSelector> synthesized.

Synthesizing Unit <AnimationModeDisplay>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\AnimationModeDisplay.vhd".
    Found 56-bit 4-to-1 multiplexer for signal <aWordO> created at line 47.
    Summary:
	inferred   1 Multiplexer(s).
Unit <AnimationModeDisplay> synthesized.

Synthesizing Unit <Animation1_Flickering>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\Animation1-Flickering.vhd".
    Found 56-bit register for signal <aWord>.
    Summary:
	inferred  56 D-type flip-flop(s).
Unit <Animation1_Flickering> synthesized.

Synthesizing Unit <Animation2_SlideLeftToRight>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\Animation2_SlideLeftToRight.vhd".
    Found 7-bit register for signal <dummyLetter>.
    Found 1-bit register for signal <tempWord<55>>.
    Found 1-bit register for signal <tempWord<54>>.
    Found 1-bit register for signal <tempWord<53>>.
    Found 1-bit register for signal <tempWord<52>>.
    Found 1-bit register for signal <tempWord<51>>.
    Found 1-bit register for signal <tempWord<50>>.
    Found 1-bit register for signal <tempWord<49>>.
    Found 1-bit register for signal <tempWord<48>>.
    Found 1-bit register for signal <tempWord<47>>.
    Found 1-bit register for signal <tempWord<46>>.
    Found 1-bit register for signal <tempWord<45>>.
    Found 1-bit register for signal <tempWord<44>>.
    Found 1-bit register for signal <tempWord<43>>.
    Found 1-bit register for signal <tempWord<42>>.
    Found 1-bit register for signal <tempWord<41>>.
    Found 1-bit register for signal <tempWord<40>>.
    Found 1-bit register for signal <tempWord<39>>.
    Found 1-bit register for signal <tempWord<38>>.
    Found 1-bit register for signal <tempWord<37>>.
    Found 1-bit register for signal <tempWord<36>>.
    Found 1-bit register for signal <tempWord<35>>.
    Found 1-bit register for signal <tempWord<34>>.
    Found 1-bit register for signal <tempWord<33>>.
    Found 1-bit register for signal <tempWord<32>>.
    Found 1-bit register for signal <tempWord<31>>.
    Found 1-bit register for signal <tempWord<30>>.
    Found 1-bit register for signal <tempWord<29>>.
    Found 1-bit register for signal <tempWord<28>>.
    Found 1-bit register for signal <tempWord<27>>.
    Found 1-bit register for signal <tempWord<26>>.
    Found 1-bit register for signal <tempWord<25>>.
    Found 1-bit register for signal <tempWord<24>>.
    Found 1-bit register for signal <tempWord<23>>.
    Found 1-bit register for signal <tempWord<22>>.
    Found 1-bit register for signal <tempWord<21>>.
    Found 1-bit register for signal <tempWord<20>>.
    Found 1-bit register for signal <tempWord<19>>.
    Found 1-bit register for signal <tempWord<18>>.
    Found 1-bit register for signal <tempWord<17>>.
    Found 1-bit register for signal <tempWord<16>>.
    Found 1-bit register for signal <tempWord<15>>.
    Found 1-bit register for signal <tempWord<14>>.
    Found 1-bit register for signal <tempWord<13>>.
    Found 1-bit register for signal <tempWord<12>>.
    Found 1-bit register for signal <tempWord<11>>.
    Found 1-bit register for signal <tempWord<10>>.
    Found 1-bit register for signal <tempWord<9>>.
    Found 1-bit register for signal <tempWord<8>>.
    Found 1-bit register for signal <tempWord<7>>.
    Found 1-bit register for signal <tempWord<6>>.
    Found 1-bit register for signal <tempWord<5>>.
    Found 1-bit register for signal <tempWord<4>>.
    Found 1-bit register for signal <tempWord<3>>.
    Found 1-bit register for signal <tempWord<2>>.
    Found 1-bit register for signal <tempWord<1>>.
    Found 1-bit register for signal <tempWord<0>>.
WARNING:Xst:737 - Found 1-bit latch for signal <enable>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  63 D-type flip-flop(s).
	inferred   1 Latch(s).
Unit <Animation2_SlideLeftToRight> synthesized.

Synthesizing Unit <Animation3_SlideRightToLeft>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\Animation3_ShiftRightToLeft.vhd".
    Found 7-bit register for signal <dummyLetter>.
    Found 1-bit register for signal <tempWord<55>>.
    Found 1-bit register for signal <tempWord<54>>.
    Found 1-bit register for signal <tempWord<53>>.
    Found 1-bit register for signal <tempWord<52>>.
    Found 1-bit register for signal <tempWord<51>>.
    Found 1-bit register for signal <tempWord<50>>.
    Found 1-bit register for signal <tempWord<49>>.
    Found 1-bit register for signal <tempWord<48>>.
    Found 1-bit register for signal <tempWord<47>>.
    Found 1-bit register for signal <tempWord<46>>.
    Found 1-bit register for signal <tempWord<45>>.
    Found 1-bit register for signal <tempWord<44>>.
    Found 1-bit register for signal <tempWord<43>>.
    Found 1-bit register for signal <tempWord<42>>.
    Found 1-bit register for signal <tempWord<41>>.
    Found 1-bit register for signal <tempWord<40>>.
    Found 1-bit register for signal <tempWord<39>>.
    Found 1-bit register for signal <tempWord<38>>.
    Found 1-bit register for signal <tempWord<37>>.
    Found 1-bit register for signal <tempWord<36>>.
    Found 1-bit register for signal <tempWord<35>>.
    Found 1-bit register for signal <tempWord<34>>.
    Found 1-bit register for signal <tempWord<33>>.
    Found 1-bit register for signal <tempWord<32>>.
    Found 1-bit register for signal <tempWord<31>>.
    Found 1-bit register for signal <tempWord<30>>.
    Found 1-bit register for signal <tempWord<29>>.
    Found 1-bit register for signal <tempWord<28>>.
    Found 1-bit register for signal <tempWord<27>>.
    Found 1-bit register for signal <tempWord<26>>.
    Found 1-bit register for signal <tempWord<25>>.
    Found 1-bit register for signal <tempWord<24>>.
    Found 1-bit register for signal <tempWord<23>>.
    Found 1-bit register for signal <tempWord<22>>.
    Found 1-bit register for signal <tempWord<21>>.
    Found 1-bit register for signal <tempWord<20>>.
    Found 1-bit register for signal <tempWord<19>>.
    Found 1-bit register for signal <tempWord<18>>.
    Found 1-bit register for signal <tempWord<17>>.
    Found 1-bit register for signal <tempWord<16>>.
    Found 1-bit register for signal <tempWord<15>>.
    Found 1-bit register for signal <tempWord<14>>.
    Found 1-bit register for signal <tempWord<13>>.
    Found 1-bit register for signal <tempWord<12>>.
    Found 1-bit register for signal <tempWord<11>>.
    Found 1-bit register for signal <tempWord<10>>.
    Found 1-bit register for signal <tempWord<9>>.
    Found 1-bit register for signal <tempWord<8>>.
    Found 1-bit register for signal <tempWord<7>>.
    Found 1-bit register for signal <tempWord<6>>.
    Found 1-bit register for signal <tempWord<5>>.
    Found 1-bit register for signal <tempWord<4>>.
    Found 1-bit register for signal <tempWord<3>>.
    Found 1-bit register for signal <tempWord<2>>.
    Found 1-bit register for signal <tempWord<1>>.
    Found 1-bit register for signal <tempWord<0>>.
WARNING:Xst:737 - Found 1-bit latch for signal <enable>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  63 D-type flip-flop(s).
	inferred   1 Latch(s).
Unit <Animation3_SlideRightToLeft> synthesized.

Synthesizing Unit <Animation4_ShowOneByOne>.
    Related source file is "C:\.Xilinx\AdvertismentPrjDSD\Animation4_ShowOneByOne.vhd".
    Found 4-bit register for signal <counter>.
    Found 4-bit adder for signal <counter[3]_GND_81_o_add_0_OUT> created at line 24.
    Found 16x8-bit Read Only RAM for signal <_n0146>
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<55>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<54>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<53>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<52>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<51>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<50>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<49>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<48>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<47>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<46>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<45>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<44>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<43>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<42>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<41>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<40>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<39>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<38>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<37>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<36>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <aWord<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred  56 Latch(s).
	inferred  56 Multiplexer(s).
Unit <Animation4_ShowOneByOne> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port Read Only RAM                    : 1
 32x7-bit single-port Read Only RAM                    : 1
 8x8-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 16
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 21-bit adder                                          : 5
 27-bit adder                                          : 5
 3-bit adder                                           : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 151
 1-bit register                                        : 128
 18-bit register                                       : 1
 2-bit register                                        : 6
 21-bit register                                       : 5
 27-bit register                                       : 5
 3-bit register                                        : 2
 4-bit register                                        : 1
 56-bit register                                       : 1
 7-bit register                                        : 2
# Latches                                              : 114
 1-bit latch                                           : 114
# Multiplexers                                         : 115
 1-bit 2-to-1 multiplexer                              : 112
 56-bit 2-to-1 multiplexer                             : 1
 56-bit 4-to-1 multiplexer                             : 1
 7-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <C2> is unconnected in block <MainAdv>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <C4> is unconnected in block <MainAdv>.
   It will be removed from the design.

Synthesizing (advanced) Unit <Animation4_ShowOneByOne>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0146> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Animation4_ShowOneByOne> synthesized (advanced).

Synthesizing (advanced) Unit <AnimationSelect>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <AnimationSelect> synthesized (advanced).

Synthesizing (advanced) Unit <AnodeSelector>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anodeB> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anodeB>        |          |
    -----------------------------------------------------------------------
Unit <AnodeSelector> synthesized (advanced).

Synthesizing (advanced) Unit <Debouncer>.
The following registers are absorbed into counter <counterOut>: 1 register on signal <counterOut>.
Unit <Debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <DisplaySelect>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DisplayO> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DisplayO>      |          |
    -----------------------------------------------------------------------
Unit <DisplaySelect> synthesized (advanced).

Synthesizing (advanced) Unit <FrequencyDivider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <FrequencyDivider> synthesized (advanced).

Synthesizing (advanced) Unit <FrequencyDivider2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <FrequencyDivider2> synthesized (advanced).

Synthesizing (advanced) Unit <LettersROM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_dataOut> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dataIn>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <dataOut>       |          |
    -----------------------------------------------------------------------
Unit <LettersROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 16x8-bit single-port distributed Read Only RAM        : 1
 32x7-bit single-port distributed Read Only RAM        : 1
 8x8-bit single-port distributed Read Only RAM         : 2
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 15
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 21-bit up counter                                     : 5
 27-bit up counter                                     : 5
 3-bit up counter                                      : 2
 4-bit up counter                                      : 1
# Registers                                            : 208
 Flip-Flops                                            : 208
# Multiplexers                                         : 115
 1-bit 2-to-1 multiplexer                              : 112
 56-bit 2-to-1 multiplexer                             : 1
 56-bit 4-to-1 multiplexer                             : 1
 7-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2973 - All outputs of instance <C4> of block <Debouncer> are unconnected in block <MainAdv>. Underlying logic will be removed.
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    C12/ANIM3/tempWord_5 in unit <MainAdv>
    C12/ANIM3/tempWord_4 in unit <MainAdv>
    C12/ANIM3/tempWord_3 in unit <MainAdv>
    C12/ANIM3/tempWord_2 in unit <MainAdv>
    C12/ANIM3/tempWord_1 in unit <MainAdv>
    C12/ANIM3/tempWord_0 in unit <MainAdv>
    C12/ANIM3/tempWord_12 in unit <MainAdv>
    C12/ANIM3/tempWord_11 in unit <MainAdv>
    C12/ANIM3/tempWord_10 in unit <MainAdv>
    C12/ANIM3/tempWord_9 in unit <MainAdv>
    C12/ANIM3/tempWord_8 in unit <MainAdv>
    C12/ANIM3/tempWord_7 in unit <MainAdv>
    C12/ANIM3/tempWord_19 in unit <MainAdv>
    C12/ANIM3/tempWord_18 in unit <MainAdv>
    C12/ANIM3/tempWord_17 in unit <MainAdv>
    C12/ANIM3/tempWord_16 in unit <MainAdv>
    C12/ANIM3/tempWord_15 in unit <MainAdv>
    C12/ANIM3/tempWord_14 in unit <MainAdv>
    C12/ANIM3/tempWord_26 in unit <MainAdv>
    C12/ANIM3/tempWord_25 in unit <MainAdv>
    C12/ANIM3/tempWord_24 in unit <MainAdv>
    C12/ANIM3/tempWord_23 in unit <MainAdv>
    C12/ANIM3/tempWord_22 in unit <MainAdv>
    C12/ANIM3/tempWord_21 in unit <MainAdv>
    C12/ANIM3/tempWord_33 in unit <MainAdv>
    C12/ANIM3/tempWord_32 in unit <MainAdv>
    C12/ANIM3/tempWord_31 in unit <MainAdv>
    C12/ANIM3/tempWord_30 in unit <MainAdv>
    C12/ANIM3/tempWord_29 in unit <MainAdv>
    C12/ANIM3/tempWord_28 in unit <MainAdv>
    C12/ANIM3/tempWord_40 in unit <MainAdv>
    C12/ANIM3/tempWord_39 in unit <MainAdv>
    C12/ANIM3/tempWord_38 in unit <MainAdv>
    C12/ANIM3/tempWord_37 in unit <MainAdv>
    C12/ANIM3/tempWord_36 in unit <MainAdv>
    C12/ANIM3/tempWord_35 in unit <MainAdv>
    C12/ANIM3/tempWord_47 in unit <MainAdv>
    C12/ANIM3/tempWord_46 in unit <MainAdv>
    C12/ANIM3/tempWord_45 in unit <MainAdv>
    C12/ANIM3/tempWord_42 in unit <MainAdv>
    C12/ANIM3/tempWord_44 in unit <MainAdv>
    C12/ANIM3/tempWord_43 in unit <MainAdv>
    C12/ANIM3/tempWord_54 in unit <MainAdv>
    C12/ANIM3/tempWord_53 in unit <MainAdv>
    C12/ANIM3/tempWord_52 in unit <MainAdv>
    C12/ANIM3/tempWord_51 in unit <MainAdv>
    C12/ANIM3/tempWord_50 in unit <MainAdv>
    C12/ANIM3/tempWord_49 in unit <MainAdv>
    C12/ANIM3/tempWord_6 in unit <MainAdv>
    C12/ANIM3/tempWord_13 in unit <MainAdv>
    C12/ANIM3/tempWord_20 in unit <MainAdv>
    C12/ANIM3/tempWord_27 in unit <MainAdv>
    C12/ANIM3/tempWord_34 in unit <MainAdv>
    C12/ANIM3/tempWord_41 in unit <MainAdv>
    C12/ANIM3/tempWord_48 in unit <MainAdv>
    C12/ANIM3/tempWord_55 in unit <MainAdv>
    C12/ANIM2/tempWord_54 in unit <MainAdv>
    C12/ANIM2/tempWord_53 in unit <MainAdv>
    C12/ANIM2/tempWord_52 in unit <MainAdv>
    C12/ANIM2/tempWord_51 in unit <MainAdv>
    C12/ANIM2/tempWord_50 in unit <MainAdv>
    C12/ANIM2/tempWord_49 in unit <MainAdv>
    C12/ANIM2/tempWord_48 in unit <MainAdv>
    C12/ANIM2/tempWord_47 in unit <MainAdv>
    C12/ANIM2/tempWord_46 in unit <MainAdv>
    C12/ANIM2/tempWord_45 in unit <MainAdv>
    C12/ANIM2/tempWord_42 in unit <MainAdv>
    C12/ANIM2/tempWord_44 in unit <MainAdv>
    C12/ANIM2/tempWord_43 in unit <MainAdv>
    C12/ANIM2/tempWord_41 in unit <MainAdv>
    C12/ANIM2/tempWord_40 in unit <MainAdv>
    C12/ANIM2/tempWord_39 in unit <MainAdv>
    C12/ANIM2/tempWord_38 in unit <MainAdv>
    C12/ANIM2/tempWord_37 in unit <MainAdv>
    C12/ANIM2/tempWord_36 in unit <MainAdv>
    C12/ANIM2/tempWord_35 in unit <MainAdv>
    C12/ANIM2/tempWord_34 in unit <MainAdv>
    C12/ANIM2/tempWord_33 in unit <MainAdv>
    C12/ANIM2/tempWord_32 in unit <MainAdv>
    C12/ANIM2/tempWord_31 in unit <MainAdv>
    C12/ANIM2/tempWord_30 in unit <MainAdv>
    C12/ANIM2/tempWord_27 in unit <MainAdv>
    C12/ANIM2/tempWord_29 in unit <MainAdv>
    C12/ANIM2/tempWord_28 in unit <MainAdv>
    C12/ANIM2/tempWord_26 in unit <MainAdv>
    C12/ANIM2/tempWord_25 in unit <MainAdv>
    C12/ANIM2/tempWord_24 in unit <MainAdv>
    C12/ANIM2/tempWord_23 in unit <MainAdv>
    C12/ANIM2/tempWord_22 in unit <MainAdv>
    C12/ANIM2/tempWord_21 in unit <MainAdv>
    C12/ANIM2/tempWord_20 in unit <MainAdv>
    C12/ANIM2/tempWord_19 in unit <MainAdv>
    C12/ANIM2/tempWord_18 in unit <MainAdv>
    C12/ANIM2/tempWord_17 in unit <MainAdv>
    C12/ANIM2/tempWord_16 in unit <MainAdv>
    C12/ANIM2/tempWord_15 in unit <MainAdv>
    C12/ANIM2/tempWord_14 in unit <MainAdv>
    C12/ANIM2/tempWord_13 in unit <MainAdv>
    C12/ANIM2/tempWord_12 in unit <MainAdv>
    C12/ANIM2/tempWord_11 in unit <MainAdv>
    C12/ANIM2/tempWord_10 in unit <MainAdv>
    C12/ANIM2/tempWord_9 in unit <MainAdv>
    C12/ANIM2/tempWord_8 in unit <MainAdv>
    C12/ANIM2/tempWord_7 in unit <MainAdv>
    C12/ANIM2/tempWord_6 in unit <MainAdv>
    C12/ANIM2/tempWord_5 in unit <MainAdv>
    C12/ANIM2/tempWord_4 in unit <MainAdv>
    C12/ANIM2/tempWord_3 in unit <MainAdv>
    C12/ANIM2/tempWord_2 in unit <MainAdv>
    C12/ANIM2/tempWord_1 in unit <MainAdv>
    C12/ANIM2/tempWord_0 in unit <MainAdv>
    C12/ANIM2/tempWord_55 in unit <MainAdv>
    counter_4 in unit <LetterSelect>
    counter_1 in unit <LetterSelect>
    counter_3 in unit <LetterSelect>


Optimizing unit <MainAdv> ...

Optimizing unit <Debouncer> ...

Optimizing unit <LoadModeDisplay> ...

Optimizing unit <Animation1_Flickering> ...

Optimizing unit <LetterSelect> ...
WARNING:Xst:2677 - Node <C2/counterOut_20> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_19> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_18> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_17> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_16> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_15> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_14> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_13> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_12> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_11> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_10> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_9> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_8> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_7> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_6> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_5> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_4> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_3> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_2> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_1> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/counterOut_0> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/result> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/flipFlops_1> of sequential type is unconnected in block <MainAdv>.
WARNING:Xst:2677 - Node <C2/flipFlops_0> of sequential type is unconnected in block <MainAdv>.
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_10> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_10> <C12/ANIM2/C_FD2/counter_10> <C12/ANIM4/C_FD2/counter_10> <C10/C_FD2/counter_10> <C12/ANIM1/C_FD2/counter_10> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_11> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_11> <C12/ANIM2/C_FD2/counter_11> <C12/ANIM4/C_FD2/counter_11> <C10/C_FD2/counter_11> <C12/ANIM1/C_FD2/counter_11> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_12> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_12> <C12/ANIM2/C_FD2/counter_12> <C12/ANIM4/C_FD2/counter_12> <C10/C_FD2/counter_12> <C12/ANIM1/C_FD2/counter_12> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_13> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_13> <C12/ANIM2/C_FD2/counter_13> <C12/ANIM4/C_FD2/counter_13> <C10/C_FD2/counter_13> <C12/ANIM1/C_FD2/counter_13> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_14> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_14> <C12/ANIM2/C_FD2/counter_14> <C12/ANIM4/C_FD2/counter_14> <C10/C_FD2/counter_14> <C12/ANIM1/C_FD2/counter_14> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_15> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_15> <C12/ANIM2/C_FD2/counter_15> <C12/ANIM4/C_FD2/counter_15> <C10/C_FD2/counter_15> <C12/ANIM1/C_FD2/counter_15> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_20> in Unit <MainAdv> is equivalent to the following 4 FFs/Latches, which will be removed : <C12/ANIM2/C_FD2/counter_20> <C12/ANIM4/C_FD2/counter_20> <C10/C_FD2/counter_20> <C12/ANIM1/C_FD2/counter_20> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_16> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_16> <C12/ANIM2/C_FD2/counter_16> <C12/ANIM4/C_FD2/counter_16> <C10/C_FD2/counter_16> <C12/ANIM1/C_FD2/counter_16> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_21> in Unit <MainAdv> is equivalent to the following 4 FFs/Latches, which will be removed : <C12/ANIM2/C_FD2/counter_21> <C12/ANIM4/C_FD2/counter_21> <C10/C_FD2/counter_21> <C12/ANIM1/C_FD2/counter_21> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_17> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_17> <C12/ANIM2/C_FD2/counter_17> <C12/ANIM4/C_FD2/counter_17> <C10/C_FD2/counter_17> <C12/ANIM1/C_FD2/counter_17> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_22> in Unit <MainAdv> is equivalent to the following 4 FFs/Latches, which will be removed : <C12/ANIM2/C_FD2/counter_22> <C12/ANIM4/C_FD2/counter_22> <C10/C_FD2/counter_22> <C12/ANIM1/C_FD2/counter_22> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_18> in Unit <MainAdv> is equivalent to the following 4 FFs/Latches, which will be removed : <C12/ANIM2/C_FD2/counter_18> <C12/ANIM4/C_FD2/counter_18> <C10/C_FD2/counter_18> <C12/ANIM1/C_FD2/counter_18> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_23> in Unit <MainAdv> is equivalent to the following 4 FFs/Latches, which will be removed : <C12/ANIM2/C_FD2/counter_23> <C12/ANIM4/C_FD2/counter_23> <C10/C_FD2/counter_23> <C12/ANIM1/C_FD2/counter_23> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_19> in Unit <MainAdv> is equivalent to the following 4 FFs/Latches, which will be removed : <C12/ANIM2/C_FD2/counter_19> <C12/ANIM4/C_FD2/counter_19> <C10/C_FD2/counter_19> <C12/ANIM1/C_FD2/counter_19> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_24> in Unit <MainAdv> is equivalent to the following 4 FFs/Latches, which will be removed : <C12/ANIM2/C_FD2/counter_24> <C12/ANIM4/C_FD2/counter_24> <C10/C_FD2/counter_24> <C12/ANIM1/C_FD2/counter_24> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_25> in Unit <MainAdv> is equivalent to the following 4 FFs/Latches, which will be removed : <C12/ANIM2/C_FD2/counter_25> <C12/ANIM4/C_FD2/counter_25> <C10/C_FD2/counter_25> <C12/ANIM1/C_FD2/counter_25> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_26> in Unit <MainAdv> is equivalent to the following 4 FFs/Latches, which will be removed : <C12/ANIM2/C_FD2/counter_26> <C12/ANIM4/C_FD2/counter_26> <C10/C_FD2/counter_26> <C12/ANIM1/C_FD2/counter_26> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_0> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_0> <C12/ANIM2/C_FD2/counter_0> <C12/ANIM4/C_FD2/counter_0> <C10/C_FD2/counter_0> <C12/ANIM1/C_FD2/counter_0> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_1> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_1> <C12/ANIM2/C_FD2/counter_1> <C12/ANIM4/C_FD2/counter_1> <C10/C_FD2/counter_1> <C12/ANIM1/C_FD2/counter_1> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_2> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_2> <C12/ANIM2/C_FD2/counter_2> <C12/ANIM4/C_FD2/counter_2> <C10/C_FD2/counter_2> <C12/ANIM1/C_FD2/counter_2> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_3> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_3> <C12/ANIM2/C_FD2/counter_3> <C12/ANIM4/C_FD2/counter_3> <C10/C_FD2/counter_3> <C12/ANIM1/C_FD2/counter_3> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_4> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_4> <C12/ANIM2/C_FD2/counter_4> <C12/ANIM4/C_FD2/counter_4> <C10/C_FD2/counter_4> <C12/ANIM1/C_FD2/counter_4> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_5> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_5> <C12/ANIM2/C_FD2/counter_5> <C12/ANIM4/C_FD2/counter_5> <C10/C_FD2/counter_5> <C12/ANIM1/C_FD2/counter_5> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_6> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_6> <C12/ANIM2/C_FD2/counter_6> <C12/ANIM4/C_FD2/counter_6> <C10/C_FD2/counter_6> <C12/ANIM1/C_FD2/counter_6> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_7> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_7> <C12/ANIM2/C_FD2/counter_7> <C12/ANIM4/C_FD2/counter_7> <C10/C_FD2/counter_7> <C12/ANIM1/C_FD2/counter_7> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_8> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_8> <C12/ANIM2/C_FD2/counter_8> <C12/ANIM4/C_FD2/counter_8> <C10/C_FD2/counter_8> <C12/ANIM1/C_FD2/counter_8> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM3/C_FD2/counter_9> in Unit <MainAdv> is equivalent to the following 5 FFs/Latches, which will be removed : <C7/counter_9> <C12/ANIM2/C_FD2/counter_9> <C12/ANIM4/C_FD2/counter_9> <C10/C_FD2/counter_9> <C12/ANIM1/C_FD2/counter_9> 
INFO:Xst:2261 - The FF/Latch <C12/ANIM2/C_FD2/newClock> in Unit <MainAdv> is equivalent to the following 4 FFs/Latches, which will be removed : <C12/ANIM3/C_FD2/newClock> <C12/ANIM4/C_FD2/newClock> <C10/C_FD2/newClock> <C12/ANIM1/C_FD2/newClock> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MainAdv, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 415
 Flip-Flops                                            : 415

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MainAdv.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 880
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 86
#      LUT2                        : 303
#      LUT3                        : 135
#      LUT4                        : 13
#      LUT5                        : 68
#      LUT6                        : 76
#      MUXCY                       : 86
#      MUXF7                       : 7
#      VCC                         : 1
#      XORCY                       : 90
# FlipFlops/Latches                : 642
#      FD                          : 90
#      FDC                         : 121
#      FDE                         : 14
#      FDP                         : 115
#      FDR                         : 12
#      FDRE                        : 63
#      LD                          : 112
#      LDC                         : 113
#      LDP                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 4
#      OBUF                        : 15

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             642  out of  126800     0%  
 Number of Slice LUTs:                  695  out of  63400     1%  
    Number used as Logic:               695  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    928
   Number with an unused Flip Flop:     286  out of    928    30%  
   Number with an unused LUT:           233  out of    928    25%  
   Number of fully used LUT-FF pairs:   409  out of    928    44%  
   Number of unique control sets:       370

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  20  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------+-----------------------------------+-------+
Clock Signal                                                               | Clock buffer(FF name)             | Load  |
---------------------------------------------------------------------------+-----------------------------------+-------+
C8/Mram_DisplayO6(C8/Mram_DisplayO61:O)                                    | NONE(*)(Word_48)                  | 7     |
C8/Mram_DisplayO5(C8/Mram_DisplayO51:O)                                    | NONE(*)(Word_41)                  | 7     |
C8/Mram_DisplayO4(C8/Mram_DisplayO41:O)                                    | NONE(*)(Word_34)                  | 7     |
C8/Mram_DisplayO3(C8/Mram_DisplayO311:O)                                   | NONE(*)(Word_27)                  | 7     |
C8/Mram_DisplayO(C8/Mram_DisplayO3:O)                                      | NONE(*)(Word_6)                   | 7     |
C8/Mram_DisplayO2(C8/Mram_DisplayO21:O)                                    | NONE(*)(Word_20)                  | 7     |
C8/Mram_DisplayO1(C8/Mram_DisplayO11:O)                                    | NONE(*)(Word_13)                  | 7     |
C8/Mram_DisplayO7(C8/Mram_DisplayO71:O)                                    | NONE(*)(Word_55)                  | 7     |
CLKB                                                                       | BUFGP                             | 101   |
C12/ANIM2/C_FD2/newClock                                                   | BUFG                              | 298   |
N0                                                                         | NONE(C12/ANIM2/enable)            | 2     |
C12/ANIM4/Mram__n0146(C12/ANIM4/Mram__n014612:O)                           | NONE(*)(C12/ANIM4/aWord_0)        | 7     |
C12/ANIM4/Mram__n01461(C12/ANIM4/Mram__n0146111:O)                         | NONE(*)(C12/ANIM4/aWord_7)        | 7     |
C12/ANIM4/Mram__n01462(C12/ANIM4/Mram__n014621:O)                          | NONE(*)(C12/ANIM4/aWord_14)       | 7     |
C12/ANIM4/Mram__n01463(C12/ANIM4/Mram__n014631:O)                          | NONE(*)(C12/ANIM4/aWord_21)       | 7     |
C12/ANIM4/Mram__n01464(C12/ANIM4/Mram__n014641:O)                          | NONE(*)(C12/ANIM4/aWord_28)       | 7     |
C12/ANIM4/Mram__n01465(C12/ANIM4/Mram__n014651:O)                          | NONE(*)(C12/ANIM4/aWord_35)       | 7     |
C12/ANIM4/Mram__n01466(C12/ANIM4/Mram__n014661:O)                          | NONE(*)(C12/ANIM4/aWord_42)       | 7     |
C12/ANIM4/Mram__n01467(C12/ANIM4/Mram__n014671:O)                          | NONE(*)(C12/ANIM4/aWord_49)       | 7     |
C3/result                                                                  | NONE(C8/counter_0)                | 3     |
C7/newClock                                                                | NONE(C11/counter_0)               | 3     |
C5/result                                                                  | NONE(C9/counter_0)                | 2     |
C1/result                                                                  | NONE(C6/counter_0)                | 8     |
C12/ANIM2/enable_word[55]_AND_31_o(C12/ANIM2/enable_word[55]_AND_31_o1:O)  | NONE(*)(C12/ANIM2/tempWord_55_LDC)| 1     |
C12/ANIM2/enable_word[0]_AND_141_o(C12/ANIM2/enable_word[0]_AND_141_o1:O)  | NONE(*)(C12/ANIM2/tempWord_0_LDC) | 1     |
C12/ANIM2/enable_word[1]_AND_139_o(C12/ANIM2/enable_word[1]_AND_139_o1:O)  | NONE(*)(C12/ANIM2/tempWord_1_LDC) | 1     |
C12/ANIM2/enable_word[2]_AND_137_o(C12/ANIM2/enable_word[2]_AND_137_o1:O)  | NONE(*)(C12/ANIM2/tempWord_2_LDC) | 1     |
C12/ANIM2/enable_word[3]_AND_135_o(C12/ANIM2/enable_word[3]_AND_135_o1:O)  | NONE(*)(C12/ANIM2/tempWord_3_LDC) | 1     |
C12/ANIM2/enable_word[4]_AND_133_o(C12/ANIM2/enable_word[4]_AND_133_o1:O)  | NONE(*)(C12/ANIM2/tempWord_4_LDC) | 1     |
C12/ANIM2/enable_word[5]_AND_131_o(C12/ANIM2/enable_word[5]_AND_131_o1:O)  | NONE(*)(C12/ANIM2/tempWord_5_LDC) | 1     |
C12/ANIM2/enable_word[6]_AND_129_o(C12/ANIM2/enable_word[6]_AND_129_o1:O)  | NONE(*)(C12/ANIM2/tempWord_6_LDC) | 1     |
C12/ANIM2/enable_word[7]_AND_127_o(C12/ANIM2/enable_word[7]_AND_127_o1:O)  | NONE(*)(C12/ANIM2/tempWord_7_LDC) | 1     |
C12/ANIM2/enable_word[8]_AND_125_o(C12/ANIM2/enable_word[8]_AND_125_o1:O)  | NONE(*)(C12/ANIM2/tempWord_8_LDC) | 1     |
C12/ANIM2/enable_word[9]_AND_123_o(C12/ANIM2/enable_word[9]_AND_123_o1:O)  | NONE(*)(C12/ANIM2/tempWord_9_LDC) | 1     |
C12/ANIM2/enable_word[10]_AND_121_o(C12/ANIM2/enable_word[10]_AND_121_o1:O)| NONE(*)(C12/ANIM2/tempWord_10_LDC)| 1     |
C12/ANIM2/enable_word[11]_AND_119_o(C12/ANIM2/enable_word[11]_AND_119_o1:O)| NONE(*)(C12/ANIM2/tempWord_11_LDC)| 1     |
C12/ANIM2/enable_word[12]_AND_117_o(C12/ANIM2/enable_word[12]_AND_117_o1:O)| NONE(*)(C12/ANIM2/tempWord_12_LDC)| 1     |
C12/ANIM2/enable_word[13]_AND_115_o(C12/ANIM2/enable_word[13]_AND_115_o1:O)| NONE(*)(C12/ANIM2/tempWord_13_LDC)| 1     |
C12/ANIM2/enable_word[14]_AND_113_o(C12/ANIM2/enable_word[14]_AND_113_o1:O)| NONE(*)(C12/ANIM2/tempWord_14_LDC)| 1     |
C12/ANIM2/enable_word[15]_AND_111_o(C12/ANIM2/enable_word[15]_AND_111_o1:O)| NONE(*)(C12/ANIM2/tempWord_15_LDC)| 1     |
C12/ANIM2/enable_word[16]_AND_109_o(C12/ANIM2/enable_word[16]_AND_109_o1:O)| NONE(*)(C12/ANIM2/tempWord_16_LDC)| 1     |
C12/ANIM2/enable_word[17]_AND_107_o(C12/ANIM2/enable_word[17]_AND_107_o1:O)| NONE(*)(C12/ANIM2/tempWord_17_LDC)| 1     |
C12/ANIM2/enable_word[18]_AND_105_o(C12/ANIM2/enable_word[18]_AND_105_o1:O)| NONE(*)(C12/ANIM2/tempWord_18_LDC)| 1     |
C12/ANIM2/enable_word[19]_AND_103_o(C12/ANIM2/enable_word[19]_AND_103_o1:O)| NONE(*)(C12/ANIM2/tempWord_19_LDC)| 1     |
C12/ANIM2/enable_word[20]_AND_101_o(C12/ANIM2/enable_word[20]_AND_101_o1:O)| NONE(*)(C12/ANIM2/tempWord_20_LDC)| 1     |
C12/ANIM2/enable_word[21]_AND_99_o(C12/ANIM2/enable_word[21]_AND_99_o1:O)  | NONE(*)(C12/ANIM2/tempWord_21_LDC)| 1     |
C12/ANIM2/enable_word[22]_AND_97_o(C12/ANIM2/enable_word[22]_AND_97_o1:O)  | NONE(*)(C12/ANIM2/tempWord_22_LDC)| 1     |
C12/ANIM2/enable_word[23]_AND_95_o(C12/ANIM2/enable_word[23]_AND_95_o1:O)  | NONE(*)(C12/ANIM2/tempWord_23_LDC)| 1     |
C12/ANIM2/enable_word[24]_AND_93_o(C12/ANIM2/enable_word[24]_AND_93_o1:O)  | NONE(*)(C12/ANIM2/tempWord_24_LDC)| 1     |
C12/ANIM2/enable_word[25]_AND_91_o(C12/ANIM2/enable_word[25]_AND_91_o1:O)  | NONE(*)(C12/ANIM2/tempWord_25_LDC)| 1     |
C12/ANIM2/enable_word[26]_AND_89_o(C12/ANIM2/enable_word[26]_AND_89_o1:O)  | NONE(*)(C12/ANIM2/tempWord_26_LDC)| 1     |
C12/ANIM2/enable_word[28]_AND_85_o(C12/ANIM2/enable_word[28]_AND_85_o1:O)  | NONE(*)(C12/ANIM2/tempWord_28_LDC)| 1     |
C12/ANIM2/enable_word[29]_AND_83_o(C12/ANIM2/enable_word[29]_AND_83_o1:O)  | NONE(*)(C12/ANIM2/tempWord_29_LDC)| 1     |
C12/ANIM2/enable_word[27]_AND_87_o(C12/ANIM2/enable_word[27]_AND_87_o1:O)  | NONE(*)(C12/ANIM2/tempWord_27_LDC)| 1     |
C12/ANIM2/enable_word[30]_AND_81_o(C12/ANIM2/enable_word[30]_AND_81_o1:O)  | NONE(*)(C12/ANIM2/tempWord_30_LDC)| 1     |
C12/ANIM2/enable_word[31]_AND_79_o(C12/ANIM2/enable_word[31]_AND_79_o1:O)  | NONE(*)(C12/ANIM2/tempWord_31_LDC)| 1     |
C12/ANIM2/enable_word[32]_AND_77_o(C12/ANIM2/enable_word[32]_AND_77_o1:O)  | NONE(*)(C12/ANIM2/tempWord_32_LDC)| 1     |
C12/ANIM2/enable_word[33]_AND_75_o(C12/ANIM2/enable_word[33]_AND_75_o1:O)  | NONE(*)(C12/ANIM2/tempWord_33_LDC)| 1     |
C12/ANIM2/enable_word[34]_AND_73_o(C12/ANIM2/enable_word[34]_AND_73_o1:O)  | NONE(*)(C12/ANIM2/tempWord_34_LDC)| 1     |
C12/ANIM2/enable_word[35]_AND_71_o(C12/ANIM2/enable_word[35]_AND_71_o1:O)  | NONE(*)(C12/ANIM2/tempWord_35_LDC)| 1     |
C12/ANIM2/enable_word[36]_AND_69_o(C12/ANIM2/enable_word[36]_AND_69_o1:O)  | NONE(*)(C12/ANIM2/tempWord_36_LDC)| 1     |
C12/ANIM2/enable_word[37]_AND_67_o(C12/ANIM2/enable_word[37]_AND_67_o1:O)  | NONE(*)(C12/ANIM2/tempWord_37_LDC)| 1     |
C12/ANIM2/enable_word[38]_AND_65_o(C12/ANIM2/enable_word[38]_AND_65_o1:O)  | NONE(*)(C12/ANIM2/tempWord_38_LDC)| 1     |
C12/ANIM2/enable_word[39]_AND_63_o(C12/ANIM2/enable_word[39]_AND_63_o1:O)  | NONE(*)(C12/ANIM2/tempWord_39_LDC)| 1     |
C12/ANIM2/enable_word[40]_AND_61_o(C12/ANIM2/enable_word[40]_AND_61_o1:O)  | NONE(*)(C12/ANIM2/tempWord_40_LDC)| 1     |
C12/ANIM2/enable_word[41]_AND_59_o(C12/ANIM2/enable_word[41]_AND_59_o1:O)  | NONE(*)(C12/ANIM2/tempWord_41_LDC)| 1     |
C12/ANIM2/enable_word[43]_AND_55_o(C12/ANIM2/enable_word[43]_AND_55_o1:O)  | NONE(*)(C12/ANIM2/tempWord_43_LDC)| 1     |
C12/ANIM2/enable_word[44]_AND_53_o(C12/ANIM2/enable_word[44]_AND_53_o1:O)  | NONE(*)(C12/ANIM2/tempWord_44_LDC)| 1     |
C12/ANIM2/enable_word[42]_AND_57_o(C12/ANIM2/enable_word[42]_AND_57_o1:O)  | NONE(*)(C12/ANIM2/tempWord_42_LDC)| 1     |
C12/ANIM2/enable_word[45]_AND_51_o(C12/ANIM2/enable_word[45]_AND_51_o1:O)  | NONE(*)(C12/ANIM2/tempWord_45_LDC)| 1     |
C12/ANIM2/enable_word[46]_AND_49_o(C12/ANIM2/enable_word[46]_AND_49_o1:O)  | NONE(*)(C12/ANIM2/tempWord_46_LDC)| 1     |
C12/ANIM2/enable_word[47]_AND_47_o(C12/ANIM2/enable_word[47]_AND_47_o1:O)  | NONE(*)(C12/ANIM2/tempWord_47_LDC)| 1     |
C12/ANIM2/enable_word[48]_AND_45_o(C12/ANIM2/enable_word[48]_AND_45_o1:O)  | NONE(*)(C12/ANIM2/tempWord_48_LDC)| 1     |
C12/ANIM2/enable_word[49]_AND_43_o(C12/ANIM2/enable_word[49]_AND_43_o1:O)  | NONE(*)(C12/ANIM2/tempWord_49_LDC)| 1     |
C12/ANIM2/enable_word[50]_AND_41_o(C12/ANIM2/enable_word[50]_AND_41_o1:O)  | NONE(*)(C12/ANIM2/tempWord_50_LDC)| 1     |
C12/ANIM2/enable_word[51]_AND_39_o(C12/ANIM2/enable_word[51]_AND_39_o1:O)  | NONE(*)(C12/ANIM2/tempWord_51_LDC)| 1     |
C12/ANIM2/enable_word[52]_AND_37_o(C12/ANIM2/enable_word[52]_AND_37_o1:O)  | NONE(*)(C12/ANIM2/tempWord_52_LDC)| 1     |
C12/ANIM2/enable_word[53]_AND_35_o(C12/ANIM2/enable_word[53]_AND_35_o1:O)  | NONE(*)(C12/ANIM2/tempWord_53_LDC)| 1     |
C12/ANIM2/enable_word[54]_AND_33_o(C12/ANIM2/enable_word[54]_AND_33_o1:O)  | NONE(*)(C12/ANIM2/tempWord_54_LDC)| 1     |
C12/ANIM3/enable_word[55]_AND_143_o(C12/ANIM3/enable_word[55]_AND_143_o1:O)| NONE(*)(C12/ANIM3/tempWord_55_LDC)| 1     |
C12/ANIM3/enable_word[48]_AND_157_o(C12/ANIM3/enable_word[48]_AND_157_o1:O)| NONE(*)(C12/ANIM3/tempWord_48_LDC)| 1     |
C12/ANIM3/enable_word[41]_AND_171_o(C12/ANIM3/enable_word[41]_AND_171_o1:O)| NONE(*)(C12/ANIM3/tempWord_41_LDC)| 1     |
C12/ANIM3/enable_word[34]_AND_185_o(C12/ANIM3/enable_word[34]_AND_185_o1:O)| NONE(*)(C12/ANIM3/tempWord_34_LDC)| 1     |
C12/ANIM3/enable_word[27]_AND_199_o(C12/ANIM3/enable_word[27]_AND_199_o1:O)| NONE(*)(C12/ANIM3/tempWord_27_LDC)| 1     |
C12/ANIM3/enable_word[20]_AND_213_o(C12/ANIM3/enable_word[20]_AND_213_o1:O)| NONE(*)(C12/ANIM3/tempWord_20_LDC)| 1     |
C12/ANIM3/enable_word[13]_AND_227_o(C12/ANIM3/enable_word[13]_AND_227_o1:O)| NONE(*)(C12/ANIM3/tempWord_13_LDC)| 1     |
C12/ANIM3/enable_word[6]_AND_241_o(C12/ANIM3/enable_word[6]_AND_241_o1:O)  | NONE(*)(C12/ANIM3/tempWord_6_LDC) | 1     |
C12/ANIM3/enable_word[49]_AND_155_o(C12/ANIM3/enable_word[49]_AND_155_o1:O)| NONE(*)(C12/ANIM3/tempWord_49_LDC)| 1     |
C12/ANIM3/enable_word[50]_AND_153_o(C12/ANIM3/enable_word[50]_AND_153_o1:O)| NONE(*)(C12/ANIM3/tempWord_50_LDC)| 1     |
C12/ANIM3/enable_word[51]_AND_151_o(C12/ANIM3/enable_word[51]_AND_151_o1:O)| NONE(*)(C12/ANIM3/tempWord_51_LDC)| 1     |
C12/ANIM3/enable_word[52]_AND_149_o(C12/ANIM3/enable_word[52]_AND_149_o1:O)| NONE(*)(C12/ANIM3/tempWord_52_LDC)| 1     |
C12/ANIM3/enable_word[53]_AND_147_o(C12/ANIM3/enable_word[53]_AND_147_o1:O)| NONE(*)(C12/ANIM3/tempWord_53_LDC)| 1     |
C12/ANIM3/enable_word[54]_AND_145_o(C12/ANIM3/enable_word[54]_AND_145_o1:O)| NONE(*)(C12/ANIM3/tempWord_54_LDC)| 1     |
C12/ANIM3/enable_word[43]_AND_167_o(C12/ANIM3/enable_word[43]_AND_167_o1:O)| NONE(*)(C12/ANIM3/tempWord_43_LDC)| 1     |
C12/ANIM3/enable_word[44]_AND_165_o(C12/ANIM3/enable_word[44]_AND_165_o1:O)| NONE(*)(C12/ANIM3/tempWord_44_LDC)| 1     |
C12/ANIM3/enable_word[42]_AND_169_o(C12/ANIM3/enable_word[42]_AND_169_o1:O)| NONE(*)(C12/ANIM3/tempWord_42_LDC)| 1     |
C12/ANIM3/enable_word[45]_AND_163_o(C12/ANIM3/enable_word[45]_AND_163_o1:O)| NONE(*)(C12/ANIM3/tempWord_45_LDC)| 1     |
C12/ANIM3/enable_word[46]_AND_161_o(C12/ANIM3/enable_word[46]_AND_161_o1:O)| NONE(*)(C12/ANIM3/tempWord_46_LDC)| 1     |
C12/ANIM3/enable_word[47]_AND_159_o(C12/ANIM3/enable_word[47]_AND_159_o1:O)| NONE(*)(C12/ANIM3/tempWord_47_LDC)| 1     |
C12/ANIM3/enable_word[35]_AND_183_o(C12/ANIM3/enable_word[35]_AND_183_o1:O)| NONE(*)(C12/ANIM3/tempWord_35_LDC)| 1     |
C12/ANIM3/enable_word[36]_AND_181_o(C12/ANIM3/enable_word[36]_AND_181_o1:O)| NONE(*)(C12/ANIM3/tempWord_36_LDC)| 1     |
C12/ANIM3/enable_word[37]_AND_179_o(C12/ANIM3/enable_word[37]_AND_179_o1:O)| NONE(*)(C12/ANIM3/tempWord_37_LDC)| 1     |
C12/ANIM3/enable_word[38]_AND_177_o(C12/ANIM3/enable_word[38]_AND_177_o1:O)| NONE(*)(C12/ANIM3/tempWord_38_LDC)| 1     |
C12/ANIM3/enable_word[39]_AND_175_o(C12/ANIM3/enable_word[39]_AND_175_o1:O)| NONE(*)(C12/ANIM3/tempWord_39_LDC)| 1     |
C12/ANIM3/enable_word[40]_AND_173_o(C12/ANIM3/enable_word[40]_AND_173_o1:O)| NONE(*)(C12/ANIM3/tempWord_40_LDC)| 1     |
C12/ANIM3/enable_word[28]_AND_197_o(C12/ANIM3/enable_word[28]_AND_197_o1:O)| NONE(*)(C12/ANIM3/tempWord_28_LDC)| 1     |
C12/ANIM3/enable_word[29]_AND_195_o(C12/ANIM3/enable_word[29]_AND_195_o1:O)| NONE(*)(C12/ANIM3/tempWord_29_LDC)| 1     |
C12/ANIM3/enable_word[30]_AND_193_o(C12/ANIM3/enable_word[30]_AND_193_o1:O)| NONE(*)(C12/ANIM3/tempWord_30_LDC)| 1     |
C12/ANIM3/enable_word[31]_AND_191_o(C12/ANIM3/enable_word[31]_AND_191_o1:O)| NONE(*)(C12/ANIM3/tempWord_31_LDC)| 1     |
C12/ANIM3/enable_word[32]_AND_189_o(C12/ANIM3/enable_word[32]_AND_189_o1:O)| NONE(*)(C12/ANIM3/tempWord_32_LDC)| 1     |
C12/ANIM3/enable_word[33]_AND_187_o(C12/ANIM3/enable_word[33]_AND_187_o1:O)| NONE(*)(C12/ANIM3/tempWord_33_LDC)| 1     |
C12/ANIM3/enable_word[21]_AND_211_o(C12/ANIM3/enable_word[21]_AND_211_o1:O)| NONE(*)(C12/ANIM3/tempWord_21_LDC)| 1     |
C12/ANIM3/enable_word[22]_AND_209_o(C12/ANIM3/enable_word[22]_AND_209_o1:O)| NONE(*)(C12/ANIM3/tempWord_22_LDC)| 1     |
C12/ANIM3/enable_word[23]_AND_207_o(C12/ANIM3/enable_word[23]_AND_207_o1:O)| NONE(*)(C12/ANIM3/tempWord_23_LDC)| 1     |
C12/ANIM3/enable_word[24]_AND_205_o(C12/ANIM3/enable_word[24]_AND_205_o1:O)| NONE(*)(C12/ANIM3/tempWord_24_LDC)| 1     |
C12/ANIM3/enable_word[25]_AND_203_o(C12/ANIM3/enable_word[25]_AND_203_o1:O)| NONE(*)(C12/ANIM3/tempWord_25_LDC)| 1     |
C12/ANIM3/enable_word[26]_AND_201_o(C12/ANIM3/enable_word[26]_AND_201_o1:O)| NONE(*)(C12/ANIM3/tempWord_26_LDC)| 1     |
C12/ANIM3/enable_word[14]_AND_225_o(C12/ANIM3/enable_word[14]_AND_225_o1:O)| NONE(*)(C12/ANIM3/tempWord_14_LDC)| 1     |
C12/ANIM3/enable_word[15]_AND_223_o(C12/ANIM3/enable_word[15]_AND_223_o1:O)| NONE(*)(C12/ANIM3/tempWord_15_LDC)| 1     |
C12/ANIM3/enable_word[16]_AND_221_o(C12/ANIM3/enable_word[16]_AND_221_o1:O)| NONE(*)(C12/ANIM3/tempWord_16_LDC)| 1     |
C12/ANIM3/enable_word[17]_AND_219_o(C12/ANIM3/enable_word[17]_AND_219_o1:O)| NONE(*)(C12/ANIM3/tempWord_17_LDC)| 1     |
C12/ANIM3/enable_word[18]_AND_217_o(C12/ANIM3/enable_word[18]_AND_217_o1:O)| NONE(*)(C12/ANIM3/tempWord_18_LDC)| 1     |
C12/ANIM3/enable_word[19]_AND_215_o(C12/ANIM3/enable_word[19]_AND_215_o1:O)| NONE(*)(C12/ANIM3/tempWord_19_LDC)| 1     |
C12/ANIM3/enable_word[7]_AND_239_o(C12/ANIM3/enable_word[7]_AND_239_o1:O)  | NONE(*)(C12/ANIM3/tempWord_7_LDC) | 1     |
C12/ANIM3/enable_word[8]_AND_237_o(C12/ANIM3/enable_word[8]_AND_237_o1:O)  | NONE(*)(C12/ANIM3/tempWord_8_LDC) | 1     |
C12/ANIM3/enable_word[9]_AND_235_o(C12/ANIM3/enable_word[9]_AND_235_o1:O)  | NONE(*)(C12/ANIM3/tempWord_9_LDC) | 1     |
C12/ANIM3/enable_word[10]_AND_233_o(C12/ANIM3/enable_word[10]_AND_233_o1:O)| NONE(*)(C12/ANIM3/tempWord_10_LDC)| 1     |
C12/ANIM3/enable_word[11]_AND_231_o(C12/ANIM3/enable_word[11]_AND_231_o1:O)| NONE(*)(C12/ANIM3/tempWord_11_LDC)| 1     |
C12/ANIM3/enable_word[12]_AND_229_o(C12/ANIM3/enable_word[12]_AND_229_o1:O)| NONE(*)(C12/ANIM3/tempWord_12_LDC)| 1     |
C12/ANIM3/enable_word[0]_AND_253_o(C12/ANIM3/enable_word[0]_AND_253_o1:O)  | NONE(*)(C12/ANIM3/tempWord_0_LDC) | 1     |
C12/ANIM3/enable_word[1]_AND_251_o(C12/ANIM3/enable_word[1]_AND_251_o1:O)  | NONE(*)(C12/ANIM3/tempWord_1_LDC) | 1     |
C12/ANIM3/enable_word[2]_AND_249_o(C12/ANIM3/enable_word[2]_AND_249_o1:O)  | NONE(*)(C12/ANIM3/tempWord_2_LDC) | 1     |
C12/ANIM3/enable_word[3]_AND_247_o(C12/ANIM3/enable_word[3]_AND_247_o1:O)  | NONE(*)(C12/ANIM3/tempWord_3_LDC) | 1     |
C12/ANIM3/enable_word[4]_AND_245_o(C12/ANIM3/enable_word[4]_AND_245_o1:O)  | NONE(*)(C12/ANIM3/tempWord_4_LDC) | 1     |
C12/ANIM3/enable_word[5]_AND_243_o(C12/ANIM3/enable_word[5]_AND_243_o1:O)  | NONE(*)(C12/ANIM3/tempWord_5_LDC) | 1     |
C6/counterReset_counterSet_AND_18_o(C6/counterReset_counterSet_AND_18_o1:O)| NONE(*)(C6/counter_4_LDC)         | 1     |
---------------------------------------------------------------------------+-----------------------------------+-------+
(*) These 129 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.533ns (Maximum Frequency: 394.772MHz)
   Minimum input arrival time before clock: 0.288ns
   Maximum output required time after clock: 3.474ns
   Maximum combinational path delay: 1.976ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKB'
  Clock period: 2.533ns (frequency: 394.772MHz)
  Total number of paths / destination ports: 2006 / 236
-------------------------------------------------------------------------
Delay:               2.533ns (Levels of Logic = 2)
  Source:            C12/ANIM3/C_FD2/counter_23 (FF)
  Destination:       C12/ANIM3/C_FD2/counter_15 (FF)
  Source Clock:      CLKB rising
  Destination Clock: CLKB rising

  Data Path: C12/ANIM3/C_FD2/counter_23 to C12/ANIM3/C_FD2/counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.688  C12/ANIM3/C_FD2/counter_23 (C12/ANIM3/C_FD2/counter_23)
     LUT5:I0->O            1   0.097   0.556  C12/ANIM3/C_FD2/_n0012<26>6 (C12/ANIM3/C_FD2/_n0012<26>5)
     LUT6:I2->O           27   0.097   0.385  C12/ANIM3/C_FD2/_n0012<26>7 (C12/ANIM3/C_FD2/_n0012)
     FDR:R                     0.349          C12/ANIM3/C_FD2/counter_15
    ----------------------------------------
    Total                      2.533ns (0.904ns logic, 1.629ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'C12/ANIM2/C_FD2/newClock'
  Clock period: 1.592ns (frequency: 628.305MHz)
  Total number of paths / destination ports: 466 / 246
-------------------------------------------------------------------------
Delay:               1.592ns (Levels of Logic = 1)
  Source:            C12/ANIM4/counter_3 (FF)
  Destination:       C12/ANIM4/counter_0 (FF)
  Source Clock:      C12/ANIM2/C_FD2/newClock rising
  Destination Clock: C12/ANIM2/C_FD2/newClock rising

  Data Path: C12/ANIM4/counter_3 to C12/ANIM4/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             66   0.361   0.491  C12/ANIM4/counter_3 (C12/ANIM4/counter_3)
     LUT2:I0->O            4   0.097   0.293  C12/ANIM4/counter[3]_counter[0]_AND_255_o1 (C12/ANIM4/counter[3]_counter[0]_AND_255_o)
     FDC:CLR                   0.349          C12/ANIM4/counter_0
    ----------------------------------------
    Total                      1.592ns (0.807ns logic, 0.785ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'N0'
  Clock period: 1.613ns (frequency: 620.017MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.613ns (Levels of Logic = 1)
  Source:            C12/ANIM2/enable (LATCH)
  Destination:       C12/ANIM2/enable (LATCH)
  Source Clock:      N0 falling
  Destination Clock: N0 falling

  Data Path: C12/ANIM2/enable to C12/ANIM2/enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDP:G->Q            120   0.472   0.400  C12/ANIM2/enable (C12/ANIM2/enable)
     INV:I->O              1   0.113   0.279  C12/ANIM2/enable_inv1_INV_0 (C12/ANIM2/enable_inv)
     LDP:PRE                   0.349          C12/ANIM2/enable
    ----------------------------------------
    Total                      1.613ns (0.934ns logic, 0.679ns route)
                                       (57.9% logic, 42.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'C3/result'
  Clock period: 1.087ns (frequency: 920.133MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.087ns (Levels of Logic = 1)
  Source:            C8/counter_0 (FF)
  Destination:       C8/counter_0 (FF)
  Source Clock:      C3/result rising
  Destination Clock: C3/result rising

  Data Path: C8/counter_0 to C8/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.361   0.326  C8/counter_0 (C8/counter_0)
     INV:I->O              1   0.113   0.279  C8/Mcount_counter_xor<0>11_INV_0 (Result<0>6)
     FD:D                      0.008          C8/counter_0
    ----------------------------------------
    Total                      1.087ns (0.482ns logic, 0.605ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'C7/newClock'
  Clock period: 1.146ns (frequency: 872.372MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.146ns (Levels of Logic = 1)
  Source:            C11/counter_0 (FF)
  Destination:       C11/counter_0 (FF)
  Source Clock:      C7/newClock rising
  Destination Clock: C7/newClock rising

  Data Path: C11/counter_0 to C11/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              25   0.361   0.385  C11/counter_0 (C11/counter_0)
     INV:I->O              1   0.113   0.279  C11/Mcount_counter_xor<0>11_INV_0 (Result<0>5)
     FD:D                      0.008          C11/counter_0
    ----------------------------------------
    Total                      1.146ns (0.482ns logic, 0.664ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'C5/result'
  Clock period: 1.151ns (frequency: 868.540MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.151ns (Levels of Logic = 1)
  Source:            C9/counter_0 (FF)
  Destination:       C9/counter_0 (FF)
  Source Clock:      C5/result rising
  Destination Clock: C5/result rising

  Data Path: C9/counter_0 to C9/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              58   0.361   0.390  C9/counter_0 (C9/counter_0)
     INV:I->O              1   0.113   0.279  C9/Mcount_counter_xor<0>11_INV_0 (Result<0>7)
     FD:D                      0.008          C9/counter_0
    ----------------------------------------
    Total                      1.151ns (0.482ns logic, 0.669ns route)
                                       (41.9% logic, 58.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'C1/result'
  Clock period: 2.271ns (frequency: 440.335MHz)
  Total number of paths / destination ports: 101 / 16
-------------------------------------------------------------------------
Delay:               2.271ns (Levels of Logic = 2)
  Source:            C6/counter_3_P_3 (FF)
  Destination:       C6/counter_4_P_4 (FF)
  Source Clock:      C1/result rising
  Destination Clock: C1/result rising

  Data Path: C6/counter_3_P_3 to C6/counter_4_P_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.361   0.521  C6/counter_3_P_3 (C6/counter_3_P_3)
     LUT3:I0->O           10   0.097   0.553  C6/counter_31 (C6/counter_3)
     LUT5:I2->O            4   0.097   0.293  C6/counterReset_counterSet_AND_18_o1 (C6/counterReset_counterSet_AND_18_o)
     FDP:PRE                   0.349          C6/counter_4_P_4
    ----------------------------------------
    Total                      2.271ns (0.904ns logic, 1.367ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'C6/counterReset_counterSet_AND_18_o'
  Clock period: 2.189ns (frequency: 456.809MHz)
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Delay:               2.189ns (Levels of Logic = 2)
  Source:            C6/counter_4_LDC (LATCH)
  Destination:       C6/counter_4_LDC (LATCH)
  Source Clock:      C6/counterReset_counterSet_AND_18_o falling
  Destination Clock: C6/counterReset_counterSet_AND_18_o falling

  Data Path: C6/counter_4_LDC to C6/counter_4_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              7   0.472   0.323  C6/counter_4_LDC (C6/counter_4_LDC)
     LUT3:I2->O           11   0.097   0.558  C6/counter_41 (C6/counter_4)
     LUT5:I2->O            4   0.097   0.293  C6/counterReset_counterSet_AND_19_o1 (C6/counterReset_counterSet_AND_19_o)
     LDC:CLR                   0.349          C6/counter_4_LDC
    ----------------------------------------
    Total                      2.189ns (1.015ns logic, 1.174ns route)
                                       (46.4% logic, 53.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKB'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.288ns (Levels of Logic = 1)
  Source:            ASel (PAD)
  Destination:       C5/flipFlops_1 (FF)
  Destination Clock: CLKB rising

  Data Path: ASel to C5/flipFlops_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  ASel_IBUF (ASel_IBUF)
     FD:D                      0.008          C5/flipFlops_1
    ----------------------------------------
    Total                      0.288ns (0.009ns logic, 0.279ns route)
                                       (3.1% logic, 96.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C7/newClock'
  Total number of paths / destination ports: 59 / 15
-------------------------------------------------------------------------
Offset:              1.812ns (Levels of Logic = 3)
  Source:            C11/counter_1 (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C7/newClock rising

  Data Path: C11/counter_1 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              24   0.361   0.796  C11/counter_1 (C11/counter_1)
     LUT6:I0->O            1   0.097   0.000  Mmux_cathodes_3 (Mmux_cathodes_3)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      1.812ns (0.737ns logic, 1.075ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C8/Mram_DisplayO2'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.490ns (Levels of Logic = 4)
  Source:            Word_20 (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C8/Mram_DisplayO2 falling

  Data Path: Word_20 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.472   0.711  Word_20 (Word_20)
     LUT5:I0->O            1   0.097   0.556  Mmux_wordOutput13 (wordOutput<20>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_46 (Mmux_cathodes_46)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.490ns (0.943ns logic, 1.547ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C3/result'
  Total number of paths / destination ports: 168 / 7
-------------------------------------------------------------------------
Offset:              2.895ns (Levels of Logic = 5)
  Source:            C8/counter_0 (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C3/result rising

  Data Path: C8/counter_0 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.361   0.558  C8/counter_0 (C8/counter_0)
     LUT3:I0->O           14   0.097   0.571  C8/Mram_DisplayO11 (C8/Mram_DisplayO1)
     LUT5:I2->O            1   0.097   0.556  Mmux_wordOutput37 (wordOutput<42>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_3 (Mmux_cathodes_3)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      2.895ns (0.931ns logic, 1.964ns route)
                                       (32.2% logic, 67.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKB'
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Offset:              2.159ns (Levels of Logic = 4)
  Source:            C12/ANIM2/C_FD2/newClock (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      CLKB rising

  Data Path: C12/ANIM2/C_FD2/newClock to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              56   0.361   0.490  C12/ANIM2/C_FD2/newClock (C12/ANIM2/C_FD2/newClock)
     LUT5:I3->O            1   0.097   0.556  Mmux_wordOutput37 (wordOutput<42>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_3 (Mmux_cathodes_3)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      2.159ns (0.834ns logic, 1.325ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C5/result'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              2.866ns (Levels of Logic = 5)
  Source:            C9/counter_0 (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C5/result rising

  Data Path: C9/counter_0 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              58   0.361   0.804  C9/counter_0 (C9/counter_0)
     LUT6:I0->O            1   0.097   0.295  Mmux_wordOutput37_SW0 (N70)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput37 (wordOutput<42>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_3 (Mmux_cathodes_3)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      2.866ns (0.931ns logic, 1.935ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[20]_AND_101_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.472ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_20_LDC (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM2/enable_word[20]_AND_101_o falling

  Data Path: C12/ANIM2/tempWord_20_LDC to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_20_LDC (C12/ANIM2/tempWord_20_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_201 (C12/ANIM2/tempWord_20)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput13_SW0 (N22)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput13 (wordOutput<20>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_46 (Mmux_cathodes_46)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      3.472ns (1.137ns logic, 2.335ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/C_FD2/newClock'
  Total number of paths / destination ports: 280 / 7
-------------------------------------------------------------------------
Offset:              3.231ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_48_C_48 (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM2/C_FD2/newClock rising

  Data Path: C12/ANIM2/tempWord_48_C_48 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.361   0.379  C12/ANIM2/tempWord_48_C_48 (C12/ANIM2/tempWord_48_C_48)
     LUT3:I1->O            3   0.097   0.693  C12/ANIM2/tempWord_481 (C12/ANIM2/tempWord_48)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput43_SW0 (N82)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput43 (wordOutput<48>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      3.231ns (1.028ns logic, 2.203ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM4/Mram__n01462'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.682ns (Levels of Logic = 5)
  Source:            C12/ANIM4/aWord_20 (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM4/Mram__n01462 falling

  Data Path: C12/ANIM4/aWord_20 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  C12/ANIM4/aWord_20 (C12/ANIM4/aWord_20)
     LUT6:I3->O            1   0.097   0.295  Mmux_wordOutput13_SW0 (N22)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput13 (wordOutput<20>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_46 (Mmux_cathodes_46)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.682ns (1.040ns logic, 1.642ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[20]_AND_213_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.084ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_20_LDC (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM3/enable_word[20]_AND_213_o falling

  Data Path: C12/ANIM3/tempWord_20_LDC to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_20_LDC (C12/ANIM3/tempWord_20_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_201 (C12/ANIM3/tempWord_20)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput13_SW0 (N22)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput13 (wordOutput<20>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_46 (Mmux_cathodes_46)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      3.084ns (1.137ns logic, 1.947ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C8/Mram_DisplayO3'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.445ns (Levels of Logic = 4)
  Source:            Word_27 (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C8/Mram_DisplayO3 falling

  Data Path: Word_27 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.472   0.711  Word_27 (Word_27)
     LUT5:I0->O            1   0.097   0.511  Mmux_wordOutput20 (wordOutput<27>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_46 (Mmux_cathodes_46)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.445ns (0.943ns logic, 1.502ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[27]_AND_87_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.427ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_27_LDC (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM2/enable_word[27]_AND_87_o falling

  Data Path: C12/ANIM2/tempWord_27_LDC to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_27_LDC (C12/ANIM2/tempWord_27_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_271 (C12/ANIM2/tempWord_27)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput20_SW0 (N36)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput20 (wordOutput<27>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_46 (Mmux_cathodes_46)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      3.427ns (1.137ns logic, 2.290ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM4/Mram__n01463'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.637ns (Levels of Logic = 5)
  Source:            C12/ANIM4/aWord_27 (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM4/Mram__n01463 falling

  Data Path: C12/ANIM4/aWord_27 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  C12/ANIM4/aWord_27 (C12/ANIM4/aWord_27)
     LUT6:I3->O            1   0.097   0.295  Mmux_wordOutput20_SW0 (N36)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput20 (wordOutput<27>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_46 (Mmux_cathodes_46)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.637ns (1.040ns logic, 1.597ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[27]_AND_199_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.039ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_27_LDC (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM3/enable_word[27]_AND_199_o falling

  Data Path: C12/ANIM3/tempWord_27_LDC to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_27_LDC (C12/ANIM3/tempWord_27_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_271 (C12/ANIM3/tempWord_27)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput20_SW0 (N36)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput20 (wordOutput<27>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_46 (Mmux_cathodes_46)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      3.039ns (1.137ns logic, 1.902ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C8/Mram_DisplayO1'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.313ns (Levels of Logic = 4)
  Source:            Word_13 (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C8/Mram_DisplayO1 falling

  Data Path: Word_13 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.472   0.711  Word_13 (Word_13)
     LUT5:I0->O            1   0.097   0.379  Mmux_wordOutput5 (wordOutput<13>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_46 (Mmux_cathodes_46)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.313ns (0.943ns logic, 1.370ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[13]_AND_115_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.295ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_13_LDC (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM2/enable_word[13]_AND_115_o falling

  Data Path: C12/ANIM2/tempWord_13_LDC to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_13_LDC (C12/ANIM2/tempWord_13_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_131 (C12/ANIM2/tempWord_13)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput5_SW0 (N6)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput5 (wordOutput<13>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_46 (Mmux_cathodes_46)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      3.295ns (1.137ns logic, 2.158ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM4/Mram__n01461'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.505ns (Levels of Logic = 5)
  Source:            C12/ANIM4/aWord_13 (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM4/Mram__n01461 falling

  Data Path: C12/ANIM4/aWord_13 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  C12/ANIM4/aWord_13 (C12/ANIM4/aWord_13)
     LUT6:I3->O            1   0.097   0.295  Mmux_wordOutput5_SW0 (N6)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput5 (wordOutput<13>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_46 (Mmux_cathodes_46)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.505ns (1.040ns logic, 1.465ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[13]_AND_227_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.907ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_13_LDC (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM3/enable_word[13]_AND_227_o falling

  Data Path: C12/ANIM3/tempWord_13_LDC to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_13_LDC (C12/ANIM3/tempWord_13_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_131 (C12/ANIM3/tempWord_13)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput5_SW0 (N6)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput5 (wordOutput<13>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_46 (Mmux_cathodes_46)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.907ns (1.137ns logic, 1.770ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C8/Mram_DisplayO'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.229ns (Levels of Logic = 4)
  Source:            Word_6 (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C8/Mram_DisplayO falling

  Data Path: Word_6 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.472   0.711  Word_6 (Word_6)
     LUT5:I0->O            1   0.097   0.295  Mmux_wordOutput53 (wordOutput<6>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_46 (Mmux_cathodes_46)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.229ns (0.943ns logic, 1.286ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[6]_AND_129_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.206ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_6_LDC (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM2/enable_word[6]_AND_129_o falling

  Data Path: C12/ANIM2/tempWord_6_LDC to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_6_LDC (C12/ANIM2/tempWord_6_LDC)
     LUT3:I0->O            2   0.097   0.688  C12/ANIM2/tempWord_61 (C12/ANIM2/tempWord_6)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput53_SW0 (N102)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput53 (wordOutput<6>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_46 (Mmux_cathodes_46)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      3.206ns (1.137ns logic, 2.069ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM4/Mram__n0146'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.421ns (Levels of Logic = 5)
  Source:            C12/ANIM4/aWord_6 (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM4/Mram__n0146 falling

  Data Path: C12/ANIM4/aWord_6 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  C12/ANIM4/aWord_6 (C12/ANIM4/aWord_6)
     LUT6:I3->O            1   0.097   0.295  Mmux_wordOutput53_SW0 (N102)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput53 (wordOutput<6>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_46 (Mmux_cathodes_46)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.421ns (1.040ns logic, 1.381ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[6]_AND_241_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.823ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_6_LDC (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM3/enable_word[6]_AND_241_o falling

  Data Path: C12/ANIM3/tempWord_6_LDC to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_6_LDC (C12/ANIM3/tempWord_6_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_61 (C12/ANIM3/tempWord_6)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput53_SW0 (N102)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput53 (wordOutput<6>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_46 (Mmux_cathodes_46)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.823ns (1.137ns logic, 1.686ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C8/Mram_DisplayO6'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.492ns (Levels of Logic = 4)
  Source:            Word_48 (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C8/Mram_DisplayO6 falling

  Data Path: Word_48 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.472   0.711  Word_48 (Word_48)
     LUT5:I0->O            1   0.097   0.556  Mmux_wordOutput43 (wordOutput<48>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.492ns (0.945ns logic, 1.547ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[48]_AND_45_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.474ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_48_LDC (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM2/enable_word[48]_AND_45_o falling

  Data Path: C12/ANIM2/tempWord_48_LDC to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_48_LDC (C12/ANIM2/tempWord_48_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_481 (C12/ANIM2/tempWord_48)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput43_SW0 (N82)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput43 (wordOutput<48>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      3.474ns (1.139ns logic, 2.335ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM4/Mram__n01466'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.684ns (Levels of Logic = 5)
  Source:            C12/ANIM4/aWord_48 (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM4/Mram__n01466 falling

  Data Path: C12/ANIM4/aWord_48 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  C12/ANIM4/aWord_48 (C12/ANIM4/aWord_48)
     LUT6:I3->O            1   0.097   0.295  Mmux_wordOutput43_SW0 (N82)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput43 (wordOutput<48>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.684ns (1.042ns logic, 1.642ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[48]_AND_157_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.086ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_48_LDC (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM3/enable_word[48]_AND_157_o falling

  Data Path: C12/ANIM3/tempWord_48_LDC to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_48_LDC (C12/ANIM3/tempWord_48_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_481 (C12/ANIM3/tempWord_48)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput43_SW0 (N82)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput43 (wordOutput<48>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      3.086ns (1.139ns logic, 1.947ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C8/Mram_DisplayO7'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.447ns (Levels of Logic = 4)
  Source:            Word_55 (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C8/Mram_DisplayO7 falling

  Data Path: Word_55 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.472   0.711  Word_55 (Word_55)
     LUT5:I0->O            1   0.097   0.511  Mmux_wordOutput51 (wordOutput<55>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.447ns (0.945ns logic, 1.502ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[55]_AND_31_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.429ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_55_LDC (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM2/enable_word[55]_AND_31_o falling

  Data Path: C12/ANIM2/tempWord_55_LDC to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_55_LDC (C12/ANIM2/tempWord_55_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_551 (C12/ANIM2/tempWord_55)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput51_SW0 (N98)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput51 (wordOutput<55>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      3.429ns (1.139ns logic, 2.290ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM4/Mram__n01467'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.639ns (Levels of Logic = 5)
  Source:            C12/ANIM4/aWord_55 (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM4/Mram__n01467 falling

  Data Path: C12/ANIM4/aWord_55 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  C12/ANIM4/aWord_55 (C12/ANIM4/aWord_55)
     LUT6:I3->O            1   0.097   0.295  Mmux_wordOutput51_SW0 (N98)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput51 (wordOutput<55>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.639ns (1.042ns logic, 1.597ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[55]_AND_143_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.036ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_55_LDC (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM3/enable_word[55]_AND_143_o falling

  Data Path: C12/ANIM3/tempWord_55_LDC to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_55_LDC (C12/ANIM3/tempWord_55_LDC)
     LUT3:I0->O            2   0.097   0.299  C12/ANIM3/tempWord_551 (C12/ANIM3/tempWord_55)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput51_SW0 (N98)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput51 (wordOutput<55>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      3.036ns (1.139ns logic, 1.897ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C8/Mram_DisplayO5'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.315ns (Levels of Logic = 4)
  Source:            Word_41 (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C8/Mram_DisplayO5 falling

  Data Path: Word_41 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.472   0.711  Word_41 (Word_41)
     LUT5:I0->O            1   0.097   0.379  Mmux_wordOutput36 (wordOutput<41>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.315ns (0.945ns logic, 1.370ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[41]_AND_59_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.297ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_41_LDC (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM2/enable_word[41]_AND_59_o falling

  Data Path: C12/ANIM2/tempWord_41_LDC to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_41_LDC (C12/ANIM2/tempWord_41_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_411 (C12/ANIM2/tempWord_41)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput36_SW0 (N68)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput36 (wordOutput<41>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      3.297ns (1.139ns logic, 2.158ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM4/Mram__n01465'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.507ns (Levels of Logic = 5)
  Source:            C12/ANIM4/aWord_41 (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM4/Mram__n01465 falling

  Data Path: C12/ANIM4/aWord_41 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  C12/ANIM4/aWord_41 (C12/ANIM4/aWord_41)
     LUT6:I3->O            1   0.097   0.295  Mmux_wordOutput36_SW0 (N68)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput36 (wordOutput<41>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.507ns (1.042ns logic, 1.465ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[41]_AND_171_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.909ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_41_LDC (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM3/enable_word[41]_AND_171_o falling

  Data Path: C12/ANIM3/tempWord_41_LDC to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_41_LDC (C12/ANIM3/tempWord_41_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_411 (C12/ANIM3/tempWord_41)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput36_SW0 (N68)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput36 (wordOutput<41>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.909ns (1.139ns logic, 1.770ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C8/Mram_DisplayO4'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 4)
  Source:            Word_34 (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C8/Mram_DisplayO4 falling

  Data Path: Word_34 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.472   0.711  Word_34 (Word_34)
     LUT5:I0->O            1   0.097   0.295  Mmux_wordOutput28 (wordOutput<34>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.231ns (0.945ns logic, 1.286ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[34]_AND_73_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.213ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_34_LDC (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM2/enable_word[34]_AND_73_o falling

  Data Path: C12/ANIM2/tempWord_34_LDC to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_34_LDC (C12/ANIM2/tempWord_34_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_341 (C12/ANIM2/tempWord_34)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput28_SW0 (N52)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput28 (wordOutput<34>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      3.213ns (1.139ns logic, 2.074ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM4/Mram__n01464'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.423ns (Levels of Logic = 5)
  Source:            C12/ANIM4/aWord_34 (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM4/Mram__n01464 falling

  Data Path: C12/ANIM4/aWord_34 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.511  C12/ANIM4/aWord_34 (C12/ANIM4/aWord_34)
     LUT6:I3->O            1   0.097   0.295  Mmux_wordOutput28_SW0 (N52)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput28 (wordOutput<34>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.423ns (1.042ns logic, 1.381ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[34]_AND_185_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.825ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_34_LDC (LATCH)
  Destination:       cathodes<6> (PAD)
  Source Clock:      C12/ANIM3/enable_word[34]_AND_185_o falling

  Data Path: C12/ANIM3/tempWord_34_LDC to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_34_LDC (C12/ANIM3/tempWord_34_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_341 (C12/ANIM3/tempWord_34)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput28_SW0 (N52)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput28 (wordOutput<34>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_36 (Mmux_cathodes_36)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_5 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      2.825ns (1.139ns logic, 1.686ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[19]_AND_103_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.472ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_19_LDC (LATCH)
  Destination:       cathodes<5> (PAD)
  Source Clock:      C12/ANIM2/enable_word[19]_AND_103_o falling

  Data Path: C12/ANIM2/tempWord_19_LDC to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_19_LDC (C12/ANIM2/tempWord_19_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_191 (C12/ANIM2/tempWord_19)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput11_SW0 (N18)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput11 (wordOutput<19>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_45 (Mmux_cathodes_45)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_4 (cathodes_5_OBUF)
     OBUF:I->O                 0.000          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      3.472ns (1.137ns logic, 2.335ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[19]_AND_215_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.084ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_19_LDC (LATCH)
  Destination:       cathodes<5> (PAD)
  Source Clock:      C12/ANIM3/enable_word[19]_AND_215_o falling

  Data Path: C12/ANIM3/tempWord_19_LDC to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_19_LDC (C12/ANIM3/tempWord_19_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_191 (C12/ANIM3/tempWord_19)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput11_SW0 (N18)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput11 (wordOutput<19>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_45 (Mmux_cathodes_45)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_4 (cathodes_5_OBUF)
     OBUF:I->O                 0.000          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      3.084ns (1.137ns logic, 1.947ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[26]_AND_89_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.427ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_26_LDC (LATCH)
  Destination:       cathodes<5> (PAD)
  Source Clock:      C12/ANIM2/enable_word[26]_AND_89_o falling

  Data Path: C12/ANIM2/tempWord_26_LDC to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_26_LDC (C12/ANIM2/tempWord_26_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_261 (C12/ANIM2/tempWord_26)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput19_SW0 (N34)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput19 (wordOutput<26>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_45 (Mmux_cathodes_45)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_4 (cathodes_5_OBUF)
     OBUF:I->O                 0.000          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      3.427ns (1.137ns logic, 2.290ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[26]_AND_201_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.039ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_26_LDC (LATCH)
  Destination:       cathodes<5> (PAD)
  Source Clock:      C12/ANIM3/enable_word[26]_AND_201_o falling

  Data Path: C12/ANIM3/tempWord_26_LDC to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_26_LDC (C12/ANIM3/tempWord_26_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_261 (C12/ANIM3/tempWord_26)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput19_SW0 (N34)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput19 (wordOutput<26>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_45 (Mmux_cathodes_45)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_4 (cathodes_5_OBUF)
     OBUF:I->O                 0.000          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      3.039ns (1.137ns logic, 1.902ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[12]_AND_117_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.295ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_12_LDC (LATCH)
  Destination:       cathodes<5> (PAD)
  Source Clock:      C12/ANIM2/enable_word[12]_AND_117_o falling

  Data Path: C12/ANIM2/tempWord_12_LDC to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_12_LDC (C12/ANIM2/tempWord_12_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_121 (C12/ANIM2/tempWord_12)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput4_SW0 (N4)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput4 (wordOutput<12>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_45 (Mmux_cathodes_45)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_4 (cathodes_5_OBUF)
     OBUF:I->O                 0.000          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      3.295ns (1.137ns logic, 2.158ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[12]_AND_229_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.907ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_12_LDC (LATCH)
  Destination:       cathodes<5> (PAD)
  Source Clock:      C12/ANIM3/enable_word[12]_AND_229_o falling

  Data Path: C12/ANIM3/tempWord_12_LDC to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_12_LDC (C12/ANIM3/tempWord_12_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_121 (C12/ANIM3/tempWord_12)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput4_SW0 (N4)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput4 (wordOutput<12>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_45 (Mmux_cathodes_45)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_4 (cathodes_5_OBUF)
     OBUF:I->O                 0.000          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      2.907ns (1.137ns logic, 1.770ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[5]_AND_131_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.206ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_5_LDC (LATCH)
  Destination:       cathodes<5> (PAD)
  Source Clock:      C12/ANIM2/enable_word[5]_AND_131_o falling

  Data Path: C12/ANIM2/tempWord_5_LDC to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_5_LDC (C12/ANIM2/tempWord_5_LDC)
     LUT3:I0->O            2   0.097   0.688  C12/ANIM2/tempWord_55 (C12/ANIM2/tempWord_5)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput52_SW0 (N100)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput52 (wordOutput<5>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_45 (Mmux_cathodes_45)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_4 (cathodes_5_OBUF)
     OBUF:I->O                 0.000          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      3.206ns (1.137ns logic, 2.069ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[5]_AND_243_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.823ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_5_LDC (LATCH)
  Destination:       cathodes<5> (PAD)
  Source Clock:      C12/ANIM3/enable_word[5]_AND_243_o falling

  Data Path: C12/ANIM3/tempWord_5_LDC to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_5_LDC (C12/ANIM3/tempWord_5_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_51 (C12/ANIM3/tempWord_5)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput52_SW0 (N100)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput52 (wordOutput<5>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_45 (Mmux_cathodes_45)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_4 (cathodes_5_OBUF)
     OBUF:I->O                 0.000          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      2.823ns (1.137ns logic, 1.686ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[47]_AND_47_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.474ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_47_LDC (LATCH)
  Destination:       cathodes<5> (PAD)
  Source Clock:      C12/ANIM2/enable_word[47]_AND_47_o falling

  Data Path: C12/ANIM2/tempWord_47_LDC to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_47_LDC (C12/ANIM2/tempWord_47_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_471 (C12/ANIM2/tempWord_47)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput42_SW0 (N80)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput42 (wordOutput<47>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_35 (Mmux_cathodes_35)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_4 (cathodes_5_OBUF)
     OBUF:I->O                 0.000          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      3.474ns (1.139ns logic, 2.335ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[47]_AND_159_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.086ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_47_LDC (LATCH)
  Destination:       cathodes<5> (PAD)
  Source Clock:      C12/ANIM3/enable_word[47]_AND_159_o falling

  Data Path: C12/ANIM3/tempWord_47_LDC to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_47_LDC (C12/ANIM3/tempWord_47_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_471 (C12/ANIM3/tempWord_47)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput42_SW0 (N80)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput42 (wordOutput<47>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_35 (Mmux_cathodes_35)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_4 (cathodes_5_OBUF)
     OBUF:I->O                 0.000          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      3.086ns (1.139ns logic, 1.947ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[54]_AND_33_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.429ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_54_LDC (LATCH)
  Destination:       cathodes<5> (PAD)
  Source Clock:      C12/ANIM2/enable_word[54]_AND_33_o falling

  Data Path: C12/ANIM2/tempWord_54_LDC to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_54_LDC (C12/ANIM2/tempWord_54_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_541 (C12/ANIM2/tempWord_54)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput50_SW0 (N96)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput50 (wordOutput<54>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_35 (Mmux_cathodes_35)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_4 (cathodes_5_OBUF)
     OBUF:I->O                 0.000          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      3.429ns (1.139ns logic, 2.290ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[54]_AND_145_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.036ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_54_LDC (LATCH)
  Destination:       cathodes<5> (PAD)
  Source Clock:      C12/ANIM3/enable_word[54]_AND_145_o falling

  Data Path: C12/ANIM3/tempWord_54_LDC to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_54_LDC (C12/ANIM3/tempWord_54_LDC)
     LUT3:I0->O            2   0.097   0.299  C12/ANIM3/tempWord_541 (C12/ANIM3/tempWord_54)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput50_SW0 (N96)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput50 (wordOutput<54>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_35 (Mmux_cathodes_35)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_4 (cathodes_5_OBUF)
     OBUF:I->O                 0.000          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      3.036ns (1.139ns logic, 1.897ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[40]_AND_61_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.297ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_40_LDC (LATCH)
  Destination:       cathodes<5> (PAD)
  Source Clock:      C12/ANIM2/enable_word[40]_AND_61_o falling

  Data Path: C12/ANIM2/tempWord_40_LDC to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_40_LDC (C12/ANIM2/tempWord_40_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_401 (C12/ANIM2/tempWord_40)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput35_SW0 (N66)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput35 (wordOutput<40>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_35 (Mmux_cathodes_35)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_4 (cathodes_5_OBUF)
     OBUF:I->O                 0.000          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      3.297ns (1.139ns logic, 2.158ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[40]_AND_173_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.909ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_40_LDC (LATCH)
  Destination:       cathodes<5> (PAD)
  Source Clock:      C12/ANIM3/enable_word[40]_AND_173_o falling

  Data Path: C12/ANIM3/tempWord_40_LDC to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_40_LDC (C12/ANIM3/tempWord_40_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_401 (C12/ANIM3/tempWord_40)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput35_SW0 (N66)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput35 (wordOutput<40>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_35 (Mmux_cathodes_35)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_4 (cathodes_5_OBUF)
     OBUF:I->O                 0.000          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      2.909ns (1.139ns logic, 1.770ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[33]_AND_75_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.213ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_33_LDC (LATCH)
  Destination:       cathodes<5> (PAD)
  Source Clock:      C12/ANIM2/enable_word[33]_AND_75_o falling

  Data Path: C12/ANIM2/tempWord_33_LDC to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_33_LDC (C12/ANIM2/tempWord_33_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_331 (C12/ANIM2/tempWord_33)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput27_SW0 (N50)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput27 (wordOutput<33>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_35 (Mmux_cathodes_35)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_4 (cathodes_5_OBUF)
     OBUF:I->O                 0.000          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      3.213ns (1.139ns logic, 2.074ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[33]_AND_187_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.825ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_33_LDC (LATCH)
  Destination:       cathodes<5> (PAD)
  Source Clock:      C12/ANIM3/enable_word[33]_AND_187_o falling

  Data Path: C12/ANIM3/tempWord_33_LDC to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_33_LDC (C12/ANIM3/tempWord_33_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_331 (C12/ANIM3/tempWord_33)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput27_SW0 (N50)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput27 (wordOutput<33>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_35 (Mmux_cathodes_35)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_4 (cathodes_5_OBUF)
     OBUF:I->O                 0.000          cathodes_5_OBUF (cathodes<5>)
    ----------------------------------------
    Total                      2.825ns (1.139ns logic, 1.686ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[18]_AND_105_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.472ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_18_LDC (LATCH)
  Destination:       cathodes<4> (PAD)
  Source Clock:      C12/ANIM2/enable_word[18]_AND_105_o falling

  Data Path: C12/ANIM2/tempWord_18_LDC to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_18_LDC (C12/ANIM2/tempWord_18_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_181 (C12/ANIM2/tempWord_18)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput10_SW0 (N16)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput10 (wordOutput<18>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_44 (Mmux_cathodes_44)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_3 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      3.472ns (1.137ns logic, 2.335ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[18]_AND_217_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.084ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_18_LDC (LATCH)
  Destination:       cathodes<4> (PAD)
  Source Clock:      C12/ANIM3/enable_word[18]_AND_217_o falling

  Data Path: C12/ANIM3/tempWord_18_LDC to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_18_LDC (C12/ANIM3/tempWord_18_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_181 (C12/ANIM3/tempWord_18)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput10_SW0 (N16)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput10 (wordOutput<18>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_44 (Mmux_cathodes_44)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_3 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      3.084ns (1.137ns logic, 1.947ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[25]_AND_91_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.427ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_25_LDC (LATCH)
  Destination:       cathodes<4> (PAD)
  Source Clock:      C12/ANIM2/enable_word[25]_AND_91_o falling

  Data Path: C12/ANIM2/tempWord_25_LDC to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_25_LDC (C12/ANIM2/tempWord_25_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_251 (C12/ANIM2/tempWord_25)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput18_SW0 (N32)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput18 (wordOutput<25>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_44 (Mmux_cathodes_44)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_3 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      3.427ns (1.137ns logic, 2.290ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[25]_AND_203_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.039ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_25_LDC (LATCH)
  Destination:       cathodes<4> (PAD)
  Source Clock:      C12/ANIM3/enable_word[25]_AND_203_o falling

  Data Path: C12/ANIM3/tempWord_25_LDC to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_25_LDC (C12/ANIM3/tempWord_25_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_251 (C12/ANIM3/tempWord_25)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput18_SW0 (N32)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput18 (wordOutput<25>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_44 (Mmux_cathodes_44)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_3 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      3.039ns (1.137ns logic, 1.902ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[11]_AND_119_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.295ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_11_LDC (LATCH)
  Destination:       cathodes<4> (PAD)
  Source Clock:      C12/ANIM2/enable_word[11]_AND_119_o falling

  Data Path: C12/ANIM2/tempWord_11_LDC to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_11_LDC (C12/ANIM2/tempWord_11_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_111 (C12/ANIM2/tempWord_11)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput3_SW0 (N2)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput3 (wordOutput<11>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_44 (Mmux_cathodes_44)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_3 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      3.295ns (1.137ns logic, 2.158ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[11]_AND_231_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.907ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_11_LDC (LATCH)
  Destination:       cathodes<4> (PAD)
  Source Clock:      C12/ANIM3/enable_word[11]_AND_231_o falling

  Data Path: C12/ANIM3/tempWord_11_LDC to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_11_LDC (C12/ANIM3/tempWord_11_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_111 (C12/ANIM3/tempWord_11)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput3_SW0 (N2)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput3 (wordOutput<11>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_44 (Mmux_cathodes_44)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_3 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      2.907ns (1.137ns logic, 1.770ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[4]_AND_133_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.206ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_4_LDC (LATCH)
  Destination:       cathodes<4> (PAD)
  Source Clock:      C12/ANIM2/enable_word[4]_AND_133_o falling

  Data Path: C12/ANIM2/tempWord_4_LDC to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_4_LDC (C12/ANIM2/tempWord_4_LDC)
     LUT3:I0->O            2   0.097   0.688  C12/ANIM2/tempWord_410 (C12/ANIM2/tempWord_4)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput45_SW0 (N86)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput45 (wordOutput<4>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_44 (Mmux_cathodes_44)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_3 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      3.206ns (1.137ns logic, 2.069ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[4]_AND_245_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.823ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_4_LDC (LATCH)
  Destination:       cathodes<4> (PAD)
  Source Clock:      C12/ANIM3/enable_word[4]_AND_245_o falling

  Data Path: C12/ANIM3/tempWord_4_LDC to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_4_LDC (C12/ANIM3/tempWord_4_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_41 (C12/ANIM3/tempWord_4)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput45_SW0 (N86)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput45 (wordOutput<4>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_44 (Mmux_cathodes_44)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_3 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      2.823ns (1.137ns logic, 1.686ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[46]_AND_49_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.474ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_46_LDC (LATCH)
  Destination:       cathodes<4> (PAD)
  Source Clock:      C12/ANIM2/enable_word[46]_AND_49_o falling

  Data Path: C12/ANIM2/tempWord_46_LDC to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_46_LDC (C12/ANIM2/tempWord_46_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_461 (C12/ANIM2/tempWord_46)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput41_SW0 (N78)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput41 (wordOutput<46>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_34 (Mmux_cathodes_34)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_3 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      3.474ns (1.139ns logic, 2.335ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[46]_AND_161_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.086ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_46_LDC (LATCH)
  Destination:       cathodes<4> (PAD)
  Source Clock:      C12/ANIM3/enable_word[46]_AND_161_o falling

  Data Path: C12/ANIM3/tempWord_46_LDC to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_46_LDC (C12/ANIM3/tempWord_46_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_461 (C12/ANIM3/tempWord_46)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput41_SW0 (N78)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput41 (wordOutput<46>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_34 (Mmux_cathodes_34)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_3 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      3.086ns (1.139ns logic, 1.947ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[53]_AND_35_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.429ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_53_LDC (LATCH)
  Destination:       cathodes<4> (PAD)
  Source Clock:      C12/ANIM2/enable_word[53]_AND_35_o falling

  Data Path: C12/ANIM2/tempWord_53_LDC to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_53_LDC (C12/ANIM2/tempWord_53_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_531 (C12/ANIM2/tempWord_53)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput49_SW0 (N94)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput49 (wordOutput<53>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_34 (Mmux_cathodes_34)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_3 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      3.429ns (1.139ns logic, 2.290ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[53]_AND_147_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.036ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_53_LDC (LATCH)
  Destination:       cathodes<4> (PAD)
  Source Clock:      C12/ANIM3/enable_word[53]_AND_147_o falling

  Data Path: C12/ANIM3/tempWord_53_LDC to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_53_LDC (C12/ANIM3/tempWord_53_LDC)
     LUT3:I0->O            2   0.097   0.299  C12/ANIM3/tempWord_531 (C12/ANIM3/tempWord_53)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput49_SW0 (N94)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput49 (wordOutput<53>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_34 (Mmux_cathodes_34)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_3 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      3.036ns (1.139ns logic, 1.897ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[39]_AND_63_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.297ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_39_LDC (LATCH)
  Destination:       cathodes<4> (PAD)
  Source Clock:      C12/ANIM2/enable_word[39]_AND_63_o falling

  Data Path: C12/ANIM2/tempWord_39_LDC to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_39_LDC (C12/ANIM2/tempWord_39_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_391 (C12/ANIM2/tempWord_39)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput33_SW0 (N62)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput33 (wordOutput<39>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_34 (Mmux_cathodes_34)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_3 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      3.297ns (1.139ns logic, 2.158ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[39]_AND_175_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.909ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_39_LDC (LATCH)
  Destination:       cathodes<4> (PAD)
  Source Clock:      C12/ANIM3/enable_word[39]_AND_175_o falling

  Data Path: C12/ANIM3/tempWord_39_LDC to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_39_LDC (C12/ANIM3/tempWord_39_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_391 (C12/ANIM3/tempWord_39)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput33_SW0 (N62)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput33 (wordOutput<39>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_34 (Mmux_cathodes_34)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_3 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      2.909ns (1.139ns logic, 1.770ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[32]_AND_77_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.213ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_32_LDC (LATCH)
  Destination:       cathodes<4> (PAD)
  Source Clock:      C12/ANIM2/enable_word[32]_AND_77_o falling

  Data Path: C12/ANIM2/tempWord_32_LDC to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_32_LDC (C12/ANIM2/tempWord_32_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_321 (C12/ANIM2/tempWord_32)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput26_SW0 (N48)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput26 (wordOutput<32>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_34 (Mmux_cathodes_34)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_3 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      3.213ns (1.139ns logic, 2.074ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[32]_AND_189_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.825ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_32_LDC (LATCH)
  Destination:       cathodes<4> (PAD)
  Source Clock:      C12/ANIM3/enable_word[32]_AND_189_o falling

  Data Path: C12/ANIM3/tempWord_32_LDC to cathodes<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_32_LDC (C12/ANIM3/tempWord_32_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_321 (C12/ANIM3/tempWord_32)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput26_SW0 (N48)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput26 (wordOutput<32>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_34 (Mmux_cathodes_34)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_3 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      2.825ns (1.139ns logic, 1.686ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[17]_AND_107_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.472ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_17_LDC (LATCH)
  Destination:       cathodes<3> (PAD)
  Source Clock:      C12/ANIM2/enable_word[17]_AND_107_o falling

  Data Path: C12/ANIM2/tempWord_17_LDC to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_17_LDC (C12/ANIM2/tempWord_17_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_171 (C12/ANIM2/tempWord_17)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput9_SW0 (N14)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput9 (wordOutput<17>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_43 (Mmux_cathodes_43)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_2 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      3.472ns (1.137ns logic, 2.335ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[17]_AND_219_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.084ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_17_LDC (LATCH)
  Destination:       cathodes<3> (PAD)
  Source Clock:      C12/ANIM3/enable_word[17]_AND_219_o falling

  Data Path: C12/ANIM3/tempWord_17_LDC to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_17_LDC (C12/ANIM3/tempWord_17_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_171 (C12/ANIM3/tempWord_17)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput9_SW0 (N14)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput9 (wordOutput<17>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_43 (Mmux_cathodes_43)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_2 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      3.084ns (1.137ns logic, 1.947ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[24]_AND_93_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.427ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_24_LDC (LATCH)
  Destination:       cathodes<3> (PAD)
  Source Clock:      C12/ANIM2/enable_word[24]_AND_93_o falling

  Data Path: C12/ANIM2/tempWord_24_LDC to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_24_LDC (C12/ANIM2/tempWord_24_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_241 (C12/ANIM2/tempWord_24)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput17_SW0 (N30)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput17 (wordOutput<24>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_43 (Mmux_cathodes_43)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_2 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      3.427ns (1.137ns logic, 2.290ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[24]_AND_205_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.039ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_24_LDC (LATCH)
  Destination:       cathodes<3> (PAD)
  Source Clock:      C12/ANIM3/enable_word[24]_AND_205_o falling

  Data Path: C12/ANIM3/tempWord_24_LDC to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_24_LDC (C12/ANIM3/tempWord_24_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_241 (C12/ANIM3/tempWord_24)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput17_SW0 (N30)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput17 (wordOutput<24>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_43 (Mmux_cathodes_43)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_2 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      3.039ns (1.137ns logic, 1.902ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[10]_AND_121_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.295ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_10_LDC (LATCH)
  Destination:       cathodes<3> (PAD)
  Source Clock:      C12/ANIM2/enable_word[10]_AND_121_o falling

  Data Path: C12/ANIM2/tempWord_10_LDC to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_10_LDC (C12/ANIM2/tempWord_10_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_101 (C12/ANIM2/tempWord_10)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput2_SW0 (N01)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput2 (wordOutput<10>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_43 (Mmux_cathodes_43)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_2 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      3.295ns (1.137ns logic, 2.158ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[10]_AND_233_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.907ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_10_LDC (LATCH)
  Destination:       cathodes<3> (PAD)
  Source Clock:      C12/ANIM3/enable_word[10]_AND_233_o falling

  Data Path: C12/ANIM3/tempWord_10_LDC to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_10_LDC (C12/ANIM3/tempWord_10_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_101 (C12/ANIM3/tempWord_10)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput2_SW0 (N01)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput2 (wordOutput<10>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_43 (Mmux_cathodes_43)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_2 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      2.907ns (1.137ns logic, 1.770ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[3]_AND_135_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.206ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_3_LDC (LATCH)
  Destination:       cathodes<3> (PAD)
  Source Clock:      C12/ANIM2/enable_word[3]_AND_135_o falling

  Data Path: C12/ANIM2/tempWord_3_LDC to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_3_LDC (C12/ANIM2/tempWord_3_LDC)
     LUT3:I0->O            2   0.097   0.688  C12/ANIM2/tempWord_310 (C12/ANIM2/tempWord_3)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput34_SW0 (N64)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput34 (wordOutput<3>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_43 (Mmux_cathodes_43)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_2 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      3.206ns (1.137ns logic, 2.069ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[3]_AND_247_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.823ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_3_LDC (LATCH)
  Destination:       cathodes<3> (PAD)
  Source Clock:      C12/ANIM3/enable_word[3]_AND_247_o falling

  Data Path: C12/ANIM3/tempWord_3_LDC to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_3_LDC (C12/ANIM3/tempWord_3_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_31 (C12/ANIM3/tempWord_3)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput34_SW0 (N64)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput34 (wordOutput<3>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_43 (Mmux_cathodes_43)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_2 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      2.823ns (1.137ns logic, 1.686ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[45]_AND_51_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.474ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_45_LDC (LATCH)
  Destination:       cathodes<3> (PAD)
  Source Clock:      C12/ANIM2/enable_word[45]_AND_51_o falling

  Data Path: C12/ANIM2/tempWord_45_LDC to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_45_LDC (C12/ANIM2/tempWord_45_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_451 (C12/ANIM2/tempWord_45)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput40_SW0 (N76)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput40 (wordOutput<45>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_33 (Mmux_cathodes_33)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_2 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      3.474ns (1.139ns logic, 2.335ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[45]_AND_163_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.086ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_45_LDC (LATCH)
  Destination:       cathodes<3> (PAD)
  Source Clock:      C12/ANIM3/enable_word[45]_AND_163_o falling

  Data Path: C12/ANIM3/tempWord_45_LDC to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_45_LDC (C12/ANIM3/tempWord_45_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_451 (C12/ANIM3/tempWord_45)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput40_SW0 (N76)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput40 (wordOutput<45>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_33 (Mmux_cathodes_33)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_2 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      3.086ns (1.139ns logic, 1.947ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[52]_AND_37_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.429ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_52_LDC (LATCH)
  Destination:       cathodes<3> (PAD)
  Source Clock:      C12/ANIM2/enable_word[52]_AND_37_o falling

  Data Path: C12/ANIM2/tempWord_52_LDC to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_52_LDC (C12/ANIM2/tempWord_52_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_521 (C12/ANIM2/tempWord_52)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput48_SW0 (N92)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput48 (wordOutput<52>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_33 (Mmux_cathodes_33)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_2 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      3.429ns (1.139ns logic, 2.290ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[52]_AND_149_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.036ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_52_LDC (LATCH)
  Destination:       cathodes<3> (PAD)
  Source Clock:      C12/ANIM3/enable_word[52]_AND_149_o falling

  Data Path: C12/ANIM3/tempWord_52_LDC to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_52_LDC (C12/ANIM3/tempWord_52_LDC)
     LUT3:I0->O            2   0.097   0.299  C12/ANIM3/tempWord_521 (C12/ANIM3/tempWord_52)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput48_SW0 (N92)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput48 (wordOutput<52>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_33 (Mmux_cathodes_33)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_2 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      3.036ns (1.139ns logic, 1.897ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[38]_AND_65_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.297ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_38_LDC (LATCH)
  Destination:       cathodes<3> (PAD)
  Source Clock:      C12/ANIM2/enable_word[38]_AND_65_o falling

  Data Path: C12/ANIM2/tempWord_38_LDC to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_38_LDC (C12/ANIM2/tempWord_38_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_381 (C12/ANIM2/tempWord_38)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput32_SW0 (N60)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput32 (wordOutput<38>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_33 (Mmux_cathodes_33)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_2 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      3.297ns (1.139ns logic, 2.158ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[38]_AND_177_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.909ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_38_LDC (LATCH)
  Destination:       cathodes<3> (PAD)
  Source Clock:      C12/ANIM3/enable_word[38]_AND_177_o falling

  Data Path: C12/ANIM3/tempWord_38_LDC to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_38_LDC (C12/ANIM3/tempWord_38_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_381 (C12/ANIM3/tempWord_38)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput32_SW0 (N60)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput32 (wordOutput<38>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_33 (Mmux_cathodes_33)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_2 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      2.909ns (1.139ns logic, 1.770ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[31]_AND_79_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.213ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_31_LDC (LATCH)
  Destination:       cathodes<3> (PAD)
  Source Clock:      C12/ANIM2/enable_word[31]_AND_79_o falling

  Data Path: C12/ANIM2/tempWord_31_LDC to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_31_LDC (C12/ANIM2/tempWord_31_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_311 (C12/ANIM2/tempWord_31)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput25_SW0 (N46)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput25 (wordOutput<31>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_33 (Mmux_cathodes_33)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_2 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      3.213ns (1.139ns logic, 2.074ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[31]_AND_191_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.825ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_31_LDC (LATCH)
  Destination:       cathodes<3> (PAD)
  Source Clock:      C12/ANIM3/enable_word[31]_AND_191_o falling

  Data Path: C12/ANIM3/tempWord_31_LDC to cathodes<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_31_LDC (C12/ANIM3/tempWord_31_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_311 (C12/ANIM3/tempWord_31)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput25_SW0 (N46)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput25 (wordOutput<31>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_33 (Mmux_cathodes_33)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_2 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      2.825ns (1.139ns logic, 1.686ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[16]_AND_109_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.472ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_16_LDC (LATCH)
  Destination:       cathodes<2> (PAD)
  Source Clock:      C12/ANIM2/enable_word[16]_AND_109_o falling

  Data Path: C12/ANIM2/tempWord_16_LDC to cathodes<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_16_LDC (C12/ANIM2/tempWord_16_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_161 (C12/ANIM2/tempWord_16)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput8_SW0 (N12)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput8 (wordOutput<16>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_42 (Mmux_cathodes_42)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_1 (cathodes_2_OBUF)
     OBUF:I->O                 0.000          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      3.472ns (1.137ns logic, 2.335ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[16]_AND_221_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.084ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_16_LDC (LATCH)
  Destination:       cathodes<2> (PAD)
  Source Clock:      C12/ANIM3/enable_word[16]_AND_221_o falling

  Data Path: C12/ANIM3/tempWord_16_LDC to cathodes<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_16_LDC (C12/ANIM3/tempWord_16_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_161 (C12/ANIM3/tempWord_16)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput8_SW0 (N12)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput8 (wordOutput<16>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_42 (Mmux_cathodes_42)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_1 (cathodes_2_OBUF)
     OBUF:I->O                 0.000          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      3.084ns (1.137ns logic, 1.947ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[23]_AND_95_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.427ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_23_LDC (LATCH)
  Destination:       cathodes<2> (PAD)
  Source Clock:      C12/ANIM2/enable_word[23]_AND_95_o falling

  Data Path: C12/ANIM2/tempWord_23_LDC to cathodes<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_23_LDC (C12/ANIM2/tempWord_23_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_231 (C12/ANIM2/tempWord_23)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput16_SW0 (N28)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput16 (wordOutput<23>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_42 (Mmux_cathodes_42)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_1 (cathodes_2_OBUF)
     OBUF:I->O                 0.000          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      3.427ns (1.137ns logic, 2.290ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[23]_AND_207_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.039ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_23_LDC (LATCH)
  Destination:       cathodes<2> (PAD)
  Source Clock:      C12/ANIM3/enable_word[23]_AND_207_o falling

  Data Path: C12/ANIM3/tempWord_23_LDC to cathodes<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_23_LDC (C12/ANIM3/tempWord_23_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_231 (C12/ANIM3/tempWord_23)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput16_SW0 (N28)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput16 (wordOutput<23>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_42 (Mmux_cathodes_42)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_1 (cathodes_2_OBUF)
     OBUF:I->O                 0.000          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      3.039ns (1.137ns logic, 1.902ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[9]_AND_123_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.295ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_9_LDC (LATCH)
  Destination:       cathodes<2> (PAD)
  Source Clock:      C12/ANIM2/enable_word[9]_AND_123_o falling

  Data Path: C12/ANIM2/tempWord_9_LDC to cathodes<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_9_LDC (C12/ANIM2/tempWord_9_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_91 (C12/ANIM2/tempWord_9)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput56_SW0 (N108)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput56 (wordOutput<9>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_42 (Mmux_cathodes_42)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_1 (cathodes_2_OBUF)
     OBUF:I->O                 0.000          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      3.295ns (1.137ns logic, 2.158ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[9]_AND_235_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.907ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_9_LDC (LATCH)
  Destination:       cathodes<2> (PAD)
  Source Clock:      C12/ANIM3/enable_word[9]_AND_235_o falling

  Data Path: C12/ANIM3/tempWord_9_LDC to cathodes<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_9_LDC (C12/ANIM3/tempWord_9_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_91 (C12/ANIM3/tempWord_9)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput56_SW0 (N108)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput56 (wordOutput<9>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_42 (Mmux_cathodes_42)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_1 (cathodes_2_OBUF)
     OBUF:I->O                 0.000          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      2.907ns (1.137ns logic, 1.770ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[2]_AND_137_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.206ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_2_LDC (LATCH)
  Destination:       cathodes<2> (PAD)
  Source Clock:      C12/ANIM2/enable_word[2]_AND_137_o falling

  Data Path: C12/ANIM2/tempWord_2_LDC to cathodes<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_2_LDC (C12/ANIM2/tempWord_2_LDC)
     LUT3:I0->O            2   0.097   0.688  C12/ANIM2/tempWord_210 (C12/ANIM2/tempWord_2)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput23_SW0 (N42)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput23 (wordOutput<2>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_42 (Mmux_cathodes_42)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_1 (cathodes_2_OBUF)
     OBUF:I->O                 0.000          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      3.206ns (1.137ns logic, 2.069ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[2]_AND_249_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.823ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_2_LDC (LATCH)
  Destination:       cathodes<2> (PAD)
  Source Clock:      C12/ANIM3/enable_word[2]_AND_249_o falling

  Data Path: C12/ANIM3/tempWord_2_LDC to cathodes<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_2_LDC (C12/ANIM3/tempWord_2_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_21 (C12/ANIM3/tempWord_2)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput23_SW0 (N42)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput23 (wordOutput<2>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_42 (Mmux_cathodes_42)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_1 (cathodes_2_OBUF)
     OBUF:I->O                 0.000          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      2.823ns (1.137ns logic, 1.686ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[44]_AND_53_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.474ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_44_LDC (LATCH)
  Destination:       cathodes<2> (PAD)
  Source Clock:      C12/ANIM2/enable_word[44]_AND_53_o falling

  Data Path: C12/ANIM2/tempWord_44_LDC to cathodes<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_44_LDC (C12/ANIM2/tempWord_44_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_441 (C12/ANIM2/tempWord_44)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput39_SW0 (N74)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput39 (wordOutput<44>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_32 (Mmux_cathodes_32)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_1 (cathodes_2_OBUF)
     OBUF:I->O                 0.000          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      3.474ns (1.139ns logic, 2.335ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[44]_AND_165_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.086ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_44_LDC (LATCH)
  Destination:       cathodes<2> (PAD)
  Source Clock:      C12/ANIM3/enable_word[44]_AND_165_o falling

  Data Path: C12/ANIM3/tempWord_44_LDC to cathodes<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_44_LDC (C12/ANIM3/tempWord_44_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_441 (C12/ANIM3/tempWord_44)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput39_SW0 (N74)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput39 (wordOutput<44>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_32 (Mmux_cathodes_32)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_1 (cathodes_2_OBUF)
     OBUF:I->O                 0.000          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      3.086ns (1.139ns logic, 1.947ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[51]_AND_39_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.429ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_51_LDC (LATCH)
  Destination:       cathodes<2> (PAD)
  Source Clock:      C12/ANIM2/enable_word[51]_AND_39_o falling

  Data Path: C12/ANIM2/tempWord_51_LDC to cathodes<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_51_LDC (C12/ANIM2/tempWord_51_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_511 (C12/ANIM2/tempWord_51)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput47_SW0 (N90)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput47 (wordOutput<51>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_32 (Mmux_cathodes_32)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_1 (cathodes_2_OBUF)
     OBUF:I->O                 0.000          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      3.429ns (1.139ns logic, 2.290ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[51]_AND_151_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.036ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_51_LDC (LATCH)
  Destination:       cathodes<2> (PAD)
  Source Clock:      C12/ANIM3/enable_word[51]_AND_151_o falling

  Data Path: C12/ANIM3/tempWord_51_LDC to cathodes<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_51_LDC (C12/ANIM3/tempWord_51_LDC)
     LUT3:I0->O            2   0.097   0.299  C12/ANIM3/tempWord_511 (C12/ANIM3/tempWord_51)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput47_SW0 (N90)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput47 (wordOutput<51>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_32 (Mmux_cathodes_32)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_1 (cathodes_2_OBUF)
     OBUF:I->O                 0.000          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      3.036ns (1.139ns logic, 1.897ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[37]_AND_67_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.297ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_37_LDC (LATCH)
  Destination:       cathodes<2> (PAD)
  Source Clock:      C12/ANIM2/enable_word[37]_AND_67_o falling

  Data Path: C12/ANIM2/tempWord_37_LDC to cathodes<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_37_LDC (C12/ANIM2/tempWord_37_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_371 (C12/ANIM2/tempWord_37)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput31_SW0 (N58)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput31 (wordOutput<37>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_32 (Mmux_cathodes_32)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_1 (cathodes_2_OBUF)
     OBUF:I->O                 0.000          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      3.297ns (1.139ns logic, 2.158ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[37]_AND_179_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.909ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_37_LDC (LATCH)
  Destination:       cathodes<2> (PAD)
  Source Clock:      C12/ANIM3/enable_word[37]_AND_179_o falling

  Data Path: C12/ANIM3/tempWord_37_LDC to cathodes<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_37_LDC (C12/ANIM3/tempWord_37_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_371 (C12/ANIM3/tempWord_37)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput31_SW0 (N58)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput31 (wordOutput<37>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_32 (Mmux_cathodes_32)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_1 (cathodes_2_OBUF)
     OBUF:I->O                 0.000          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      2.909ns (1.139ns logic, 1.770ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[30]_AND_81_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.213ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_30_LDC (LATCH)
  Destination:       cathodes<2> (PAD)
  Source Clock:      C12/ANIM2/enable_word[30]_AND_81_o falling

  Data Path: C12/ANIM2/tempWord_30_LDC to cathodes<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_30_LDC (C12/ANIM2/tempWord_30_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_301 (C12/ANIM2/tempWord_30)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput24_SW0 (N44)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput24 (wordOutput<30>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_32 (Mmux_cathodes_32)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_1 (cathodes_2_OBUF)
     OBUF:I->O                 0.000          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      3.213ns (1.139ns logic, 2.074ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[30]_AND_193_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.825ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_30_LDC (LATCH)
  Destination:       cathodes<2> (PAD)
  Source Clock:      C12/ANIM3/enable_word[30]_AND_193_o falling

  Data Path: C12/ANIM3/tempWord_30_LDC to cathodes<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_30_LDC (C12/ANIM3/tempWord_30_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_301 (C12/ANIM3/tempWord_30)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput24_SW0 (N44)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput24 (wordOutput<30>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_32 (Mmux_cathodes_32)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_1 (cathodes_2_OBUF)
     OBUF:I->O                 0.000          cathodes_2_OBUF (cathodes<2>)
    ----------------------------------------
    Total                      2.825ns (1.139ns logic, 1.686ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[15]_AND_111_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.472ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_15_LDC (LATCH)
  Destination:       cathodes<1> (PAD)
  Source Clock:      C12/ANIM2/enable_word[15]_AND_111_o falling

  Data Path: C12/ANIM2/tempWord_15_LDC to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_15_LDC (C12/ANIM2/tempWord_15_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_151 (C12/ANIM2/tempWord_15)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput7_SW0 (N10)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput7 (wordOutput<15>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_41 (Mmux_cathodes_41)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_0 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      3.472ns (1.137ns logic, 2.335ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[15]_AND_223_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.084ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_15_LDC (LATCH)
  Destination:       cathodes<1> (PAD)
  Source Clock:      C12/ANIM3/enable_word[15]_AND_223_o falling

  Data Path: C12/ANIM3/tempWord_15_LDC to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_15_LDC (C12/ANIM3/tempWord_15_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_151 (C12/ANIM3/tempWord_15)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput7_SW0 (N10)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput7 (wordOutput<15>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_41 (Mmux_cathodes_41)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_0 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      3.084ns (1.137ns logic, 1.947ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[22]_AND_97_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.427ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_22_LDC (LATCH)
  Destination:       cathodes<1> (PAD)
  Source Clock:      C12/ANIM2/enable_word[22]_AND_97_o falling

  Data Path: C12/ANIM2/tempWord_22_LDC to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_22_LDC (C12/ANIM2/tempWord_22_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_221 (C12/ANIM2/tempWord_22)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput15_SW0 (N26)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput15 (wordOutput<22>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_41 (Mmux_cathodes_41)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_0 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      3.427ns (1.137ns logic, 2.290ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[22]_AND_209_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.039ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_22_LDC (LATCH)
  Destination:       cathodes<1> (PAD)
  Source Clock:      C12/ANIM3/enable_word[22]_AND_209_o falling

  Data Path: C12/ANIM3/tempWord_22_LDC to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_22_LDC (C12/ANIM3/tempWord_22_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_221 (C12/ANIM3/tempWord_22)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput15_SW0 (N26)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput15 (wordOutput<22>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_41 (Mmux_cathodes_41)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_0 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      3.039ns (1.137ns logic, 1.902ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[8]_AND_125_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.295ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_8_LDC (LATCH)
  Destination:       cathodes<1> (PAD)
  Source Clock:      C12/ANIM2/enable_word[8]_AND_125_o falling

  Data Path: C12/ANIM2/tempWord_8_LDC to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_8_LDC (C12/ANIM2/tempWord_8_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_81 (C12/ANIM2/tempWord_8)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput55_SW0 (N106)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput55 (wordOutput<8>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_41 (Mmux_cathodes_41)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_0 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      3.295ns (1.137ns logic, 2.158ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[8]_AND_237_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.907ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_8_LDC (LATCH)
  Destination:       cathodes<1> (PAD)
  Source Clock:      C12/ANIM3/enable_word[8]_AND_237_o falling

  Data Path: C12/ANIM3/tempWord_8_LDC to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_8_LDC (C12/ANIM3/tempWord_8_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_81 (C12/ANIM3/tempWord_8)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput55_SW0 (N106)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput55 (wordOutput<8>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_41 (Mmux_cathodes_41)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_0 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      2.907ns (1.137ns logic, 1.770ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[1]_AND_139_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.206ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_1_LDC (LATCH)
  Destination:       cathodes<1> (PAD)
  Source Clock:      C12/ANIM2/enable_word[1]_AND_139_o falling

  Data Path: C12/ANIM2/tempWord_1_LDC to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_1_LDC (C12/ANIM2/tempWord_1_LDC)
     LUT3:I0->O            2   0.097   0.688  C12/ANIM2/tempWord_110 (C12/ANIM2/tempWord_1)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput12_SW0 (N20)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput12 (wordOutput<1>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_41 (Mmux_cathodes_41)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_0 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      3.206ns (1.137ns logic, 2.069ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[1]_AND_251_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.823ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_1_LDC (LATCH)
  Destination:       cathodes<1> (PAD)
  Source Clock:      C12/ANIM3/enable_word[1]_AND_251_o falling

  Data Path: C12/ANIM3/tempWord_1_LDC to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_1_LDC (C12/ANIM3/tempWord_1_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_11 (C12/ANIM3/tempWord_1)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput12_SW0 (N20)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput12 (wordOutput<1>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_41 (Mmux_cathodes_41)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7_0 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      2.823ns (1.137ns logic, 1.686ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[43]_AND_55_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.474ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_43_LDC (LATCH)
  Destination:       cathodes<1> (PAD)
  Source Clock:      C12/ANIM2/enable_word[43]_AND_55_o falling

  Data Path: C12/ANIM2/tempWord_43_LDC to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_43_LDC (C12/ANIM2/tempWord_43_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_431 (C12/ANIM2/tempWord_43)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput38_SW0 (N72)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput38 (wordOutput<43>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_31 (Mmux_cathodes_31)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_0 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      3.474ns (1.139ns logic, 2.335ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[43]_AND_167_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.086ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_43_LDC (LATCH)
  Destination:       cathodes<1> (PAD)
  Source Clock:      C12/ANIM3/enable_word[43]_AND_167_o falling

  Data Path: C12/ANIM3/tempWord_43_LDC to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_43_LDC (C12/ANIM3/tempWord_43_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_431 (C12/ANIM3/tempWord_43)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput38_SW0 (N72)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput38 (wordOutput<43>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_31 (Mmux_cathodes_31)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_0 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      3.086ns (1.139ns logic, 1.947ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[50]_AND_41_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.429ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_50_LDC (LATCH)
  Destination:       cathodes<1> (PAD)
  Source Clock:      C12/ANIM2/enable_word[50]_AND_41_o falling

  Data Path: C12/ANIM2/tempWord_50_LDC to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_50_LDC (C12/ANIM2/tempWord_50_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_501 (C12/ANIM2/tempWord_50)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput46_SW0 (N88)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput46 (wordOutput<50>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_31 (Mmux_cathodes_31)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_0 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      3.429ns (1.139ns logic, 2.290ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[50]_AND_153_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.036ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_50_LDC (LATCH)
  Destination:       cathodes<1> (PAD)
  Source Clock:      C12/ANIM3/enable_word[50]_AND_153_o falling

  Data Path: C12/ANIM3/tempWord_50_LDC to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_50_LDC (C12/ANIM3/tempWord_50_LDC)
     LUT3:I0->O            2   0.097   0.299  C12/ANIM3/tempWord_501 (C12/ANIM3/tempWord_50)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput46_SW0 (N88)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput46 (wordOutput<50>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_31 (Mmux_cathodes_31)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_0 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      3.036ns (1.139ns logic, 1.897ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[36]_AND_69_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.297ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_36_LDC (LATCH)
  Destination:       cathodes<1> (PAD)
  Source Clock:      C12/ANIM2/enable_word[36]_AND_69_o falling

  Data Path: C12/ANIM2/tempWord_36_LDC to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_36_LDC (C12/ANIM2/tempWord_36_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_361 (C12/ANIM2/tempWord_36)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput30_SW0 (N56)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput30 (wordOutput<36>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_31 (Mmux_cathodes_31)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_0 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      3.297ns (1.139ns logic, 2.158ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[36]_AND_181_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.909ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_36_LDC (LATCH)
  Destination:       cathodes<1> (PAD)
  Source Clock:      C12/ANIM3/enable_word[36]_AND_181_o falling

  Data Path: C12/ANIM3/tempWord_36_LDC to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_36_LDC (C12/ANIM3/tempWord_36_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_361 (C12/ANIM3/tempWord_36)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput30_SW0 (N56)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput30 (wordOutput<36>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_31 (Mmux_cathodes_31)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_0 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      2.909ns (1.139ns logic, 1.770ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[29]_AND_83_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.213ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_29_LDC (LATCH)
  Destination:       cathodes<1> (PAD)
  Source Clock:      C12/ANIM2/enable_word[29]_AND_83_o falling

  Data Path: C12/ANIM2/tempWord_29_LDC to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_29_LDC (C12/ANIM2/tempWord_29_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_291 (C12/ANIM2/tempWord_29)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput22_SW0 (N40)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput22 (wordOutput<29>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_31 (Mmux_cathodes_31)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_0 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      3.213ns (1.139ns logic, 2.074ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[29]_AND_195_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.825ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_29_LDC (LATCH)
  Destination:       cathodes<1> (PAD)
  Source Clock:      C12/ANIM3/enable_word[29]_AND_195_o falling

  Data Path: C12/ANIM3/tempWord_29_LDC to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_29_LDC (C12/ANIM3/tempWord_29_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_291 (C12/ANIM3/tempWord_29)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput22_SW0 (N40)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput22 (wordOutput<29>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_31 (Mmux_cathodes_31)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7_0 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      2.825ns (1.139ns logic, 1.686ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[14]_AND_113_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.472ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_14_LDC (LATCH)
  Destination:       cathodes<0> (PAD)
  Source Clock:      C12/ANIM2/enable_word[14]_AND_113_o falling

  Data Path: C12/ANIM2/tempWord_14_LDC to cathodes<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_14_LDC (C12/ANIM2/tempWord_14_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_141 (C12/ANIM2/tempWord_14)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput6_SW0 (N8)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput6 (wordOutput<14>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_4 (Mmux_cathodes_4)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      3.472ns (1.137ns logic, 2.335ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[14]_AND_225_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.084ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_14_LDC (LATCH)
  Destination:       cathodes<0> (PAD)
  Source Clock:      C12/ANIM3/enable_word[14]_AND_225_o falling

  Data Path: C12/ANIM3/tempWord_14_LDC to cathodes<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_14_LDC (C12/ANIM3/tempWord_14_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_141 (C12/ANIM3/tempWord_14)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput6_SW0 (N8)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput6 (wordOutput<14>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_4 (Mmux_cathodes_4)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      3.084ns (1.137ns logic, 1.947ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[21]_AND_99_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.427ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_21_LDC (LATCH)
  Destination:       cathodes<0> (PAD)
  Source Clock:      C12/ANIM2/enable_word[21]_AND_99_o falling

  Data Path: C12/ANIM2/tempWord_21_LDC to cathodes<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_21_LDC (C12/ANIM2/tempWord_21_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_211 (C12/ANIM2/tempWord_21)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput14_SW0 (N24)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput14 (wordOutput<21>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_4 (Mmux_cathodes_4)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      3.427ns (1.137ns logic, 2.290ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[21]_AND_211_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.039ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_21_LDC (LATCH)
  Destination:       cathodes<0> (PAD)
  Source Clock:      C12/ANIM3/enable_word[21]_AND_211_o falling

  Data Path: C12/ANIM3/tempWord_21_LDC to cathodes<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_21_LDC (C12/ANIM3/tempWord_21_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_211 (C12/ANIM3/tempWord_21)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput14_SW0 (N24)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput14 (wordOutput<21>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_4 (Mmux_cathodes_4)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      3.039ns (1.137ns logic, 1.902ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[7]_AND_127_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.295ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_7_LDC (LATCH)
  Destination:       cathodes<0> (PAD)
  Source Clock:      C12/ANIM2/enable_word[7]_AND_127_o falling

  Data Path: C12/ANIM2/tempWord_7_LDC to cathodes<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_7_LDC (C12/ANIM2/tempWord_7_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_71 (C12/ANIM2/tempWord_7)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput54_SW0 (N104)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput54 (wordOutput<7>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_4 (Mmux_cathodes_4)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      3.295ns (1.137ns logic, 2.158ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[7]_AND_239_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.907ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_7_LDC (LATCH)
  Destination:       cathodes<0> (PAD)
  Source Clock:      C12/ANIM3/enable_word[7]_AND_239_o falling

  Data Path: C12/ANIM3/tempWord_7_LDC to cathodes<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_7_LDC (C12/ANIM3/tempWord_7_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_71 (C12/ANIM3/tempWord_7)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput54_SW0 (N104)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput54 (wordOutput<7>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_4 (Mmux_cathodes_4)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      2.907ns (1.137ns logic, 1.770ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[0]_AND_141_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.206ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_0_LDC (LATCH)
  Destination:       cathodes<0> (PAD)
  Source Clock:      C12/ANIM2/enable_word[0]_AND_141_o falling

  Data Path: C12/ANIM2/tempWord_0_LDC to cathodes<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_0_LDC (C12/ANIM2/tempWord_0_LDC)
     LUT3:I0->O            2   0.097   0.688  C12/ANIM2/tempWord_01 (C12/ANIM2/tempWord_0)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput1_SW0 (N110)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput1 (wordOutput<0>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_4 (Mmux_cathodes_4)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      3.206ns (1.137ns logic, 2.069ns route)
                                       (35.5% logic, 64.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[0]_AND_253_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.823ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_0_LDC (LATCH)
  Destination:       cathodes<0> (PAD)
  Source Clock:      C12/ANIM3/enable_word[0]_AND_253_o falling

  Data Path: C12/ANIM3/tempWord_0_LDC to cathodes<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_0_LDC (C12/ANIM3/tempWord_0_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_01 (C12/ANIM3/tempWord_0)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput1_SW0 (N110)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput1 (wordOutput<0>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_4 (Mmux_cathodes_4)
     MUXF7:I0->O           1   0.277   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      2.823ns (1.137ns logic, 1.686ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[42]_AND_57_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.474ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_42_LDC (LATCH)
  Destination:       cathodes<0> (PAD)
  Source Clock:      C12/ANIM2/enable_word[42]_AND_57_o falling

  Data Path: C12/ANIM2/tempWord_42_LDC to cathodes<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_42_LDC (C12/ANIM2/tempWord_42_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_421 (C12/ANIM2/tempWord_42)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput37_SW0 (N70)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput37 (wordOutput<42>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_3 (Mmux_cathodes_3)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      3.474ns (1.139ns logic, 2.335ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[42]_AND_169_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.086ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_42_LDC (LATCH)
  Destination:       cathodes<0> (PAD)
  Source Clock:      C12/ANIM3/enable_word[42]_AND_169_o falling

  Data Path: C12/ANIM3/tempWord_42_LDC to cathodes<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_42_LDC (C12/ANIM3/tempWord_42_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_421 (C12/ANIM3/tempWord_42)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput37_SW0 (N70)
     LUT5:I4->O            1   0.097   0.556  Mmux_wordOutput37 (wordOutput<42>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_3 (Mmux_cathodes_3)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      3.086ns (1.139ns logic, 1.947ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[49]_AND_43_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.429ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_49_LDC (LATCH)
  Destination:       cathodes<0> (PAD)
  Source Clock:      C12/ANIM2/enable_word[49]_AND_43_o falling

  Data Path: C12/ANIM2/tempWord_49_LDC to cathodes<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_49_LDC (C12/ANIM2/tempWord_49_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_491 (C12/ANIM2/tempWord_49)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput44_SW0 (N84)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput44 (wordOutput<49>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_3 (Mmux_cathodes_3)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      3.429ns (1.139ns logic, 2.290ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[49]_AND_155_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.036ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_49_LDC (LATCH)
  Destination:       cathodes<0> (PAD)
  Source Clock:      C12/ANIM3/enable_word[49]_AND_155_o falling

  Data Path: C12/ANIM3/tempWord_49_LDC to cathodes<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_49_LDC (C12/ANIM3/tempWord_49_LDC)
     LUT3:I0->O            2   0.097   0.299  C12/ANIM3/tempWord_491 (C12/ANIM3/tempWord_49)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput44_SW0 (N84)
     LUT5:I4->O            1   0.097   0.511  Mmux_wordOutput44 (wordOutput<49>)
     LUT6:I3->O            1   0.097   0.000  Mmux_cathodes_3 (Mmux_cathodes_3)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      3.036ns (1.139ns logic, 1.897ns route)
                                       (37.5% logic, 62.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[35]_AND_71_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.297ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_35_LDC (LATCH)
  Destination:       cathodes<0> (PAD)
  Source Clock:      C12/ANIM2/enable_word[35]_AND_71_o falling

  Data Path: C12/ANIM2/tempWord_35_LDC to cathodes<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_35_LDC (C12/ANIM2/tempWord_35_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_351 (C12/ANIM2/tempWord_35)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput29_SW0 (N54)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput29 (wordOutput<35>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_3 (Mmux_cathodes_3)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      3.297ns (1.139ns logic, 2.158ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[35]_AND_183_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.909ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_35_LDC (LATCH)
  Destination:       cathodes<0> (PAD)
  Source Clock:      C12/ANIM3/enable_word[35]_AND_183_o falling

  Data Path: C12/ANIM3/tempWord_35_LDC to cathodes<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_35_LDC (C12/ANIM3/tempWord_35_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_351 (C12/ANIM3/tempWord_35)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput29_SW0 (N54)
     LUT5:I4->O            1   0.097   0.379  Mmux_wordOutput29 (wordOutput<35>)
     LUT6:I4->O            1   0.097   0.000  Mmux_cathodes_3 (Mmux_cathodes_3)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      2.909ns (1.139ns logic, 1.770ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM2/enable_word[28]_AND_85_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.213ns (Levels of Logic = 6)
  Source:            C12/ANIM2/tempWord_28_LDC (LATCH)
  Destination:       cathodes<0> (PAD)
  Source Clock:      C12/ANIM2/enable_word[28]_AND_85_o falling

  Data Path: C12/ANIM2/tempWord_28_LDC to cathodes<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM2/tempWord_28_LDC (C12/ANIM2/tempWord_28_LDC)
     LUT3:I0->O            3   0.097   0.693  C12/ANIM2/tempWord_281 (C12/ANIM2/tempWord_28)
     LUT6:I1->O            1   0.097   0.295  Mmux_wordOutput21_SW0 (N38)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput21 (wordOutput<28>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_3 (Mmux_cathodes_3)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      3.213ns (1.139ns logic, 2.074ns route)
                                       (35.4% logic, 64.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C12/ANIM3/enable_word[28]_AND_197_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.825ns (Levels of Logic = 6)
  Source:            C12/ANIM3/tempWord_28_LDC (LATCH)
  Destination:       cathodes<0> (PAD)
  Source Clock:      C12/ANIM3/enable_word[28]_AND_197_o falling

  Data Path: C12/ANIM3/tempWord_28_LDC to cathodes<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.472   0.511  C12/ANIM3/tempWord_28_LDC (C12/ANIM3/tempWord_28_LDC)
     LUT3:I0->O            3   0.097   0.305  C12/ANIM3/tempWord_281 (C12/ANIM3/tempWord_28)
     LUT6:I5->O            1   0.097   0.295  Mmux_wordOutput21_SW0 (N38)
     LUT5:I4->O            1   0.097   0.295  Mmux_wordOutput21 (wordOutput<28>)
     LUT6:I5->O            1   0.097   0.000  Mmux_cathodes_3 (Mmux_cathodes_3)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      2.825ns (1.139ns logic, 1.686ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Delay:               1.976ns (Levels of Logic = 5)
  Source:            Load (PAD)
  Destination:       cathodes<6> (PAD)

  Data Path: Load to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            56   0.001   0.667  Load_IBUF (Load_IBUF)
     LUT5:I1->O            1   0.097   0.556  Mmux_wordOutput37 (wordOutput<42>)
     LUT6:I2->O            1   0.097   0.000  Mmux_cathodes_3 (Mmux_cathodes_3)
     MUXF7:I1->O           1   0.279   0.279  Mmux_cathodes_2_f7 (cathodes_0_OBUF)
     OBUF:I->O                 0.000          cathodes_0_OBUF (cathodes<0>)
    ----------------------------------------
    Total                      1.976ns (0.474ns logic, 1.502ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock C1/result
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
C1/result                          |    2.271|         |         |         |
C6/counterReset_counterSet_AND_18_o|         |    2.189|         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/C_FD2/newClock
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
C12/ANIM2/C_FD2/newClock           |    1.592|         |         |         |
C12/ANIM2/enable_word[0]_AND_141_o |         |    1.088|         |         |
C12/ANIM2/enable_word[10]_AND_121_o|         |    1.088|         |         |
C12/ANIM2/enable_word[11]_AND_119_o|         |    1.088|         |         |
C12/ANIM2/enable_word[12]_AND_117_o|         |    1.088|         |         |
C12/ANIM2/enable_word[13]_AND_115_o|         |    1.088|         |         |
C12/ANIM2/enable_word[14]_AND_113_o|         |    1.088|         |         |
C12/ANIM2/enable_word[15]_AND_111_o|         |    1.088|         |         |
C12/ANIM2/enable_word[16]_AND_109_o|         |    1.088|         |         |
C12/ANIM2/enable_word[17]_AND_107_o|         |    1.088|         |         |
C12/ANIM2/enable_word[18]_AND_105_o|         |    1.088|         |         |
C12/ANIM2/enable_word[19]_AND_103_o|         |    1.088|         |         |
C12/ANIM2/enable_word[1]_AND_139_o |         |    1.088|         |         |
C12/ANIM2/enable_word[20]_AND_101_o|         |    1.088|         |         |
C12/ANIM2/enable_word[21]_AND_99_o |         |    1.088|         |         |
C12/ANIM2/enable_word[22]_AND_97_o |         |    1.088|         |         |
C12/ANIM2/enable_word[23]_AND_95_o |         |    1.088|         |         |
C12/ANIM2/enable_word[24]_AND_93_o |         |    1.088|         |         |
C12/ANIM2/enable_word[25]_AND_91_o |         |    1.088|         |         |
C12/ANIM2/enable_word[26]_AND_89_o |         |    1.088|         |         |
C12/ANIM2/enable_word[27]_AND_87_o |         |    1.088|         |         |
C12/ANIM2/enable_word[28]_AND_85_o |         |    1.088|         |         |
C12/ANIM2/enable_word[29]_AND_83_o |         |    1.088|         |         |
C12/ANIM2/enable_word[2]_AND_137_o |         |    1.088|         |         |
C12/ANIM2/enable_word[30]_AND_81_o |         |    1.088|         |         |
C12/ANIM2/enable_word[31]_AND_79_o |         |    1.088|         |         |
C12/ANIM2/enable_word[32]_AND_77_o |         |    1.088|         |         |
C12/ANIM2/enable_word[33]_AND_75_o |         |    1.088|         |         |
C12/ANIM2/enable_word[34]_AND_73_o |         |    1.088|         |         |
C12/ANIM2/enable_word[35]_AND_71_o |         |    1.088|         |         |
C12/ANIM2/enable_word[36]_AND_69_o |         |    1.088|         |         |
C12/ANIM2/enable_word[37]_AND_67_o |         |    1.088|         |         |
C12/ANIM2/enable_word[38]_AND_65_o |         |    1.088|         |         |
C12/ANIM2/enable_word[39]_AND_63_o |         |    1.088|         |         |
C12/ANIM2/enable_word[3]_AND_135_o |         |    1.088|         |         |
C12/ANIM2/enable_word[40]_AND_61_o |         |    1.088|         |         |
C12/ANIM2/enable_word[41]_AND_59_o |         |    1.088|         |         |
C12/ANIM2/enable_word[42]_AND_57_o |         |    1.088|         |         |
C12/ANIM2/enable_word[43]_AND_55_o |         |    1.088|         |         |
C12/ANIM2/enable_word[44]_AND_53_o |         |    1.088|         |         |
C12/ANIM2/enable_word[45]_AND_51_o |         |    1.088|         |         |
C12/ANIM2/enable_word[46]_AND_49_o |         |    1.088|         |         |
C12/ANIM2/enable_word[47]_AND_47_o |         |    1.088|         |         |
C12/ANIM2/enable_word[48]_AND_45_o |         |    1.088|         |         |
C12/ANIM2/enable_word[49]_AND_43_o |         |    1.088|         |         |
C12/ANIM2/enable_word[4]_AND_133_o |         |    1.088|         |         |
C12/ANIM2/enable_word[50]_AND_41_o |         |    1.088|         |         |
C12/ANIM2/enable_word[51]_AND_39_o |         |    1.088|         |         |
C12/ANIM2/enable_word[52]_AND_37_o |         |    1.088|         |         |
C12/ANIM2/enable_word[53]_AND_35_o |         |    1.088|         |         |
C12/ANIM2/enable_word[54]_AND_33_o |         |    1.088|         |         |
C12/ANIM2/enable_word[55]_AND_31_o |         |    1.088|         |         |
C12/ANIM2/enable_word[5]_AND_131_o |         |    1.088|         |         |
C12/ANIM2/enable_word[6]_AND_129_o |         |    1.088|         |         |
C12/ANIM2/enable_word[7]_AND_127_o |         |    1.088|         |         |
C12/ANIM2/enable_word[8]_AND_125_o |         |    1.088|         |         |
C12/ANIM2/enable_word[9]_AND_123_o |         |    1.088|         |         |
C12/ANIM3/enable_word[0]_AND_253_o |         |    1.088|         |         |
C12/ANIM3/enable_word[10]_AND_233_o|         |    1.088|         |         |
C12/ANIM3/enable_word[11]_AND_231_o|         |    1.088|         |         |
C12/ANIM3/enable_word[12]_AND_229_o|         |    1.088|         |         |
C12/ANIM3/enable_word[13]_AND_227_o|         |    1.088|         |         |
C12/ANIM3/enable_word[14]_AND_225_o|         |    1.088|         |         |
C12/ANIM3/enable_word[15]_AND_223_o|         |    1.088|         |         |
C12/ANIM3/enable_word[16]_AND_221_o|         |    1.088|         |         |
C12/ANIM3/enable_word[17]_AND_219_o|         |    1.088|         |         |
C12/ANIM3/enable_word[18]_AND_217_o|         |    1.088|         |         |
C12/ANIM3/enable_word[19]_AND_215_o|         |    1.088|         |         |
C12/ANIM3/enable_word[1]_AND_251_o |         |    1.088|         |         |
C12/ANIM3/enable_word[20]_AND_213_o|         |    1.088|         |         |
C12/ANIM3/enable_word[21]_AND_211_o|         |    1.088|         |         |
C12/ANIM3/enable_word[22]_AND_209_o|         |    1.088|         |         |
C12/ANIM3/enable_word[23]_AND_207_o|         |    1.088|         |         |
C12/ANIM3/enable_word[24]_AND_205_o|         |    1.088|         |         |
C12/ANIM3/enable_word[25]_AND_203_o|         |    1.088|         |         |
C12/ANIM3/enable_word[26]_AND_201_o|         |    1.088|         |         |
C12/ANIM3/enable_word[27]_AND_199_o|         |    1.088|         |         |
C12/ANIM3/enable_word[28]_AND_197_o|         |    1.088|         |         |
C12/ANIM3/enable_word[29]_AND_195_o|         |    1.088|         |         |
C12/ANIM3/enable_word[2]_AND_249_o |         |    1.088|         |         |
C12/ANIM3/enable_word[30]_AND_193_o|         |    1.088|         |         |
C12/ANIM3/enable_word[31]_AND_191_o|         |    1.088|         |         |
C12/ANIM3/enable_word[32]_AND_189_o|         |    1.088|         |         |
C12/ANIM3/enable_word[33]_AND_187_o|         |    1.088|         |         |
C12/ANIM3/enable_word[34]_AND_185_o|         |    1.088|         |         |
C12/ANIM3/enable_word[35]_AND_183_o|         |    1.088|         |         |
C12/ANIM3/enable_word[36]_AND_181_o|         |    1.088|         |         |
C12/ANIM3/enable_word[37]_AND_179_o|         |    1.088|         |         |
C12/ANIM3/enable_word[38]_AND_177_o|         |    1.088|         |         |
C12/ANIM3/enable_word[39]_AND_175_o|         |    1.088|         |         |
C12/ANIM3/enable_word[3]_AND_247_o |         |    1.088|         |         |
C12/ANIM3/enable_word[40]_AND_173_o|         |    1.088|         |         |
C12/ANIM3/enable_word[41]_AND_171_o|         |    1.088|         |         |
C12/ANIM3/enable_word[42]_AND_169_o|         |    1.088|         |         |
C12/ANIM3/enable_word[43]_AND_167_o|         |    1.088|         |         |
C12/ANIM3/enable_word[44]_AND_165_o|         |    1.088|         |         |
C12/ANIM3/enable_word[45]_AND_163_o|         |    1.088|         |         |
C12/ANIM3/enable_word[46]_AND_161_o|         |    1.088|         |         |
C12/ANIM3/enable_word[47]_AND_159_o|         |    1.088|         |         |
C12/ANIM3/enable_word[48]_AND_157_o|         |    1.088|         |         |
C12/ANIM3/enable_word[49]_AND_155_o|         |    1.088|         |         |
C12/ANIM3/enable_word[4]_AND_245_o |         |    1.088|         |         |
C12/ANIM3/enable_word[50]_AND_153_o|         |    1.088|         |         |
C12/ANIM3/enable_word[51]_AND_151_o|         |    1.088|         |         |
C12/ANIM3/enable_word[52]_AND_149_o|         |    1.088|         |         |
C12/ANIM3/enable_word[53]_AND_147_o|         |    1.088|         |         |
C12/ANIM3/enable_word[54]_AND_145_o|         |    1.088|         |         |
C12/ANIM3/enable_word[55]_AND_143_o|         |    1.088|         |         |
C12/ANIM3/enable_word[5]_AND_243_o |         |    1.088|         |         |
C12/ANIM3/enable_word[6]_AND_241_o |         |    1.088|         |         |
C12/ANIM3/enable_word[7]_AND_239_o |         |    1.088|         |         |
C12/ANIM3/enable_word[8]_AND_237_o |         |    1.088|         |         |
C12/ANIM3/enable_word[9]_AND_235_o |         |    1.088|         |         |
C8/Mram_DisplayO                   |         |    1.525|         |         |
C8/Mram_DisplayO1                  |         |    1.525|         |         |
C8/Mram_DisplayO2                  |         |    1.525|         |         |
C8/Mram_DisplayO3                  |         |    1.525|         |         |
C8/Mram_DisplayO4                  |         |    1.525|         |         |
C8/Mram_DisplayO5                  |         |    1.525|         |         |
C8/Mram_DisplayO6                  |         |    1.525|         |         |
C8/Mram_DisplayO7                  |         |    1.525|         |         |
N0                                 |         |    1.701|         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[0]_AND_141_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
C8/Mram_DisplayO|         |         |    1.525|         |
N0              |         |         |    1.701|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[10]_AND_121_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO1|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[11]_AND_119_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO1|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[12]_AND_117_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO1|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[13]_AND_115_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO1|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[14]_AND_113_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO2|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[15]_AND_111_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO2|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[16]_AND_109_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO2|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[17]_AND_107_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO2|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[18]_AND_105_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO2|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[19]_AND_103_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO2|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[1]_AND_139_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
C8/Mram_DisplayO|         |         |    1.525|         |
N0              |         |         |    1.701|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[20]_AND_101_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO2|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[21]_AND_99_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO3|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[22]_AND_97_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO3|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[23]_AND_95_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO3|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[24]_AND_93_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO3|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[25]_AND_91_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO3|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[26]_AND_89_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO3|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[27]_AND_87_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO3|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[28]_AND_85_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO4|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[29]_AND_83_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO4|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[2]_AND_137_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
C8/Mram_DisplayO|         |         |    1.525|         |
N0              |         |         |    1.701|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[30]_AND_81_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO4|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[31]_AND_79_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO4|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[32]_AND_77_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO4|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[33]_AND_75_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO4|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[34]_AND_73_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO4|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[35]_AND_71_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO5|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[36]_AND_69_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO5|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[37]_AND_67_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO5|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[38]_AND_65_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO5|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[39]_AND_63_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO5|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[3]_AND_135_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
C8/Mram_DisplayO|         |         |    1.525|         |
N0              |         |         |    1.701|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[40]_AND_61_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO5|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[41]_AND_59_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO5|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[42]_AND_57_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO6|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[43]_AND_55_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO6|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[44]_AND_53_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO6|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[45]_AND_51_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO6|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[46]_AND_49_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO6|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[47]_AND_47_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO6|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[48]_AND_45_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO6|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[49]_AND_43_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO7|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[4]_AND_133_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
C8/Mram_DisplayO|         |         |    1.525|         |
N0              |         |         |    1.701|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[50]_AND_41_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO7|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[51]_AND_39_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO7|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[52]_AND_37_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO7|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[53]_AND_35_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO7|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[54]_AND_33_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO7|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[55]_AND_31_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO7|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[5]_AND_131_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
C8/Mram_DisplayO|         |         |    1.525|         |
N0              |         |         |    1.701|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[6]_AND_129_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
C8/Mram_DisplayO|         |         |    1.525|         |
N0              |         |         |    1.701|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[7]_AND_127_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO1|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[8]_AND_125_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO1|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM2/enable_word[9]_AND_123_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO1|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[0]_AND_253_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
C8/Mram_DisplayO|         |         |    1.525|         |
N0              |         |         |    1.701|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[10]_AND_233_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO1|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[11]_AND_231_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO1|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[12]_AND_229_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO1|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[13]_AND_227_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO1|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[14]_AND_225_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO2|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[15]_AND_223_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO2|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[16]_AND_221_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO2|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[17]_AND_219_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO2|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[18]_AND_217_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO2|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[19]_AND_215_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO2|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[1]_AND_251_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
C8/Mram_DisplayO|         |         |    1.525|         |
N0              |         |         |    1.701|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[20]_AND_213_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO2|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[21]_AND_211_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO3|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[22]_AND_209_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO3|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[23]_AND_207_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO3|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[24]_AND_205_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO3|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[25]_AND_203_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO3|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[26]_AND_201_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO3|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[27]_AND_199_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO3|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[28]_AND_197_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO4|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[29]_AND_195_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO4|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[2]_AND_249_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
C8/Mram_DisplayO|         |         |    1.525|         |
N0              |         |         |    1.701|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[30]_AND_193_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO4|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[31]_AND_191_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO4|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[32]_AND_189_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO4|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[33]_AND_187_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO4|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[34]_AND_185_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO4|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[35]_AND_183_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO5|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[36]_AND_181_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO5|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[37]_AND_179_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO5|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[38]_AND_177_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO5|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[39]_AND_175_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO5|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[3]_AND_247_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
C8/Mram_DisplayO|         |         |    1.525|         |
N0              |         |         |    1.701|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[40]_AND_173_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO5|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[41]_AND_171_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO5|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[42]_AND_169_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO6|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[43]_AND_167_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO6|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[44]_AND_165_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO6|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[45]_AND_163_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO6|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[46]_AND_161_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO6|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[47]_AND_159_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO6|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[48]_AND_157_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO6|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[49]_AND_155_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO7|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[4]_AND_245_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
C8/Mram_DisplayO|         |         |    1.525|         |
N0              |         |         |    1.701|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[50]_AND_153_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO7|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[51]_AND_151_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO7|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[52]_AND_149_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO7|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[53]_AND_147_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO7|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[54]_AND_145_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO7|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[55]_AND_143_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO7|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[5]_AND_243_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
C8/Mram_DisplayO|         |         |    1.525|         |
N0              |         |         |    1.701|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[6]_AND_241_o
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
C8/Mram_DisplayO|         |         |    1.525|         |
N0              |         |         |    1.701|         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[7]_AND_239_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO1|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[8]_AND_237_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO1|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM3/enable_word[9]_AND_235_o
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
C8/Mram_DisplayO1|         |         |    1.525|         |
N0               |         |         |    1.701|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM4/Mram__n0146
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
C12/ANIM2/C_FD2/newClock|         |         |    0.949|         |
C8/Mram_DisplayO        |         |         |    0.892|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM4/Mram__n01461
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
C12/ANIM2/C_FD2/newClock|         |         |    0.949|         |
C8/Mram_DisplayO1       |         |         |    0.892|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM4/Mram__n01462
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
C12/ANIM2/C_FD2/newClock|         |         |    0.949|         |
C8/Mram_DisplayO2       |         |         |    0.892|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM4/Mram__n01463
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
C12/ANIM2/C_FD2/newClock|         |         |    0.949|         |
C8/Mram_DisplayO3       |         |         |    0.892|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM4/Mram__n01464
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
C12/ANIM2/C_FD2/newClock|         |         |    0.949|         |
C8/Mram_DisplayO4       |         |         |    0.892|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM4/Mram__n01465
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
C12/ANIM2/C_FD2/newClock|         |         |    0.949|         |
C8/Mram_DisplayO5       |         |         |    0.892|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM4/Mram__n01466
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
C12/ANIM2/C_FD2/newClock|         |         |    0.949|         |
C8/Mram_DisplayO6       |         |         |    0.892|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C12/ANIM4/Mram__n01467
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
C12/ANIM2/C_FD2/newClock|         |         |    0.949|         |
C8/Mram_DisplayO7       |         |         |    0.892|         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C3/result
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C3/result      |    1.087|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock C5/result
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C5/result      |    1.151|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock C6/counterReset_counterSet_AND_18_o
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
C1/result                          |         |         |    2.266|         |
C6/counterReset_counterSet_AND_18_o|         |         |    2.189|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C7/newClock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
C7/newClock    |    1.146|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock C8/Mram_DisplayO
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
C1/result                          |         |         |    1.810|         |
C6/counterReset_counterSet_AND_18_o|         |         |    1.723|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C8/Mram_DisplayO1
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
C1/result                          |         |         |    1.810|         |
C6/counterReset_counterSet_AND_18_o|         |         |    1.723|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C8/Mram_DisplayO2
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
C1/result                          |         |         |    1.810|         |
C6/counterReset_counterSet_AND_18_o|         |         |    1.723|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C8/Mram_DisplayO3
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
C1/result                          |         |         |    1.810|         |
C6/counterReset_counterSet_AND_18_o|         |         |    1.723|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C8/Mram_DisplayO4
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
C1/result                          |         |         |    1.810|         |
C6/counterReset_counterSet_AND_18_o|         |         |    1.723|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C8/Mram_DisplayO5
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
C1/result                          |         |         |    1.810|         |
C6/counterReset_counterSet_AND_18_o|         |         |    1.723|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C8/Mram_DisplayO6
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
C1/result                          |         |         |    1.810|         |
C6/counterReset_counterSet_AND_18_o|         |         |    1.723|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock C8/Mram_DisplayO7
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
C1/result                          |         |         |    1.810|         |
C6/counterReset_counterSet_AND_18_o|         |         |    1.723|         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLKB
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKB           |    2.533|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock N0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
N0             |         |         |    1.613|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 71.00 secs
Total CPU time to Xst completion: 71.78 secs
 
--> 

Total memory usage is 405620 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  192 (   0 filtered)
Number of infos    :   33 (   0 filtered)

