#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jul 26 13:44:34 2020
# Process ID: 23872
# Current directory: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22104 C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\staticXBarMulti\staticXBarMulti.xpr
# Log file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/vivado.log
# Journal file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/staticXBarMulti/staticXBarMulti.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1175.117 ; gain = 483.777
update_compile_order -fileset sources_1
save_project_as dynamicXBarMulti C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicXBarMulti -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'Rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'Rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'Rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'Rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'PYNQ_wrap_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'PYNQ_wrap_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ps_Wrap_ParallelBuffer_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ps_Wrap_ParallelBuffer_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ps_Wrap_dataSplit_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ps_Wrap_dataSplit_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
ERROR: [Common 17-49] Internal Data Exception: HDDASrcFileProxy::HDDASrcFileProxy: Given HDDASrcFile isn't associated with a fileset.  File: 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/dynamicMulti/dynamicMulti.srcs/sources_1/imports/new/definitions.h'
.
CRITICAL WARNING: [filemgmt 56-222] HADGDesignGraphMgr::getCurrentGraph: Graph could not be found.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 26 13:46:00 2020...
