{
  "0856d02e": {
    "file_id": "0856d02e",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_alu_1754208335/artifacts/designs/alu_32bit.v",
    "file_type": "verilog",
    "content_hash": "5542347513345590304",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T16:06:40.433042",
    "description": "由enhanced_real_verilog_agent创建的verilog文件",
    "metadata": {}
  },
  "98e013f1": {
    "file_id": "98e013f1",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_alu_1754208335/artifacts/testbenches/alu_32bit_tb.v",
    "file_type": "testbench",
    "content_hash": "-4840698726276660443",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T16:06:40.425318",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  }
}