============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Jun 25 2025  04:05:16 pm
  Module:                 mult_36x36
  Operating conditions:   sg13g2_stdcell_typ_1p20V_25C (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

