
---------- Begin Simulation Statistics ----------
final_tick                                62724755000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 947380                       # Number of bytes of host memory used
host_seconds                                  1594.34                       # Real time elapsed on the host
host_tick_rate                               39342024                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.062725                       # Number of seconds simulated
sim_ticks                                 62724755000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 136812884                       # number of cc regfile reads
system.cpu.cc_regfile_writes                147983286                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 78147246                       # Number of Instructions Simulated
system.cpu.committedInsts::total            178147246                       # Number of Instructions Simulated
system.cpu.committedOps::0                  163090816                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  144488111                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              307578927                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.254495                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.605297                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.704190                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2139698                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1878520                       # number of floating regfile writes
system.cpu.idleCycles                           39378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               871761                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              10130383                       # Number of branches executed
system.cpu.iew.exec_branches::1              15968577                       # Number of branches executed
system.cpu.iew.exec_branches::total          26098960                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.502154                       # Inst execution rate
system.cpu.iew.exec_refs::0                  26160532                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  39433964                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              65594496                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 9997057                       # Number of stores executed
system.cpu.iew.exec_stores::1                14830657                       # Number of stores executed
system.cpu.iew.exec_stores::total            24827714                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                35520152                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              43029326                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                311                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             26588040                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           338759637                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           16163475                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           24603307                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       40766782                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            445083                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             313893960                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2232                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4354                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 787114                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  9307                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           9677                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       375769                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         495992                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              248179614                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              185455168                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          433634782                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  165689455                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  147982030                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              313671485                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.556839                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.578429                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.566073                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              138196175                       # num instructions producing a value
system.cpu.iew.wb_producers::1              107272709                       # num instructions producing a value
system.cpu.iew.wb_producers::total          245468884                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.320766                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.179614                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.500380                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   165725065                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   148026689                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               313751754                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                509599654                       # number of integer regfile reads
system.cpu.int_regfile_writes               265627950                       # number of integer regfile writes
system.cpu.ipc::0                            0.797133                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.622938                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.420071                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3686325      2.22%      2.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             129941521     78.26%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5571805      3.36%     83.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                184169      0.11%     83.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               96559      0.06%     84.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   97      0.00%     84.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  904      0.00%     84.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     84.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  499      0.00%     84.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              178126      0.11%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                120      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               3      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              11      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16312913      9.83%     93.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9721515      5.86%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27413      0.02%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         312311      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              166034305                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass            930935      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             107115545     72.18%     72.81% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               215417      0.15%     72.95% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  1256      0.00%     72.96% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              251112      0.17%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     73.12% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  850      0.00%     73.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     73.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 1710      0.00%     73.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     73.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  222      0.00%     73.13% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               84554      0.06%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                 32      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd           72530      0.05%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     73.23% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           88413      0.06%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              3      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     73.29% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             23377017     15.75%     89.04% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            13735747      9.26%     98.30% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         1388668      0.94%     99.24% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1132517      0.76%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              148396529                       # Type of FU issued
system.cpu.iq.FU_type::total                314430834      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                27985671                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            31712054                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3553469                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4369249                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 86510989                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 99003179                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            185514168                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.275135                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.314865                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.590000                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               119299108     64.31%     64.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult               12037888      6.49%     70.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   10666      0.01%     70.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               6328597      3.41%     74.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   1424      0.00%     74.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  10814      0.01%     74.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     74.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    888      0.00%     74.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                246361      0.13%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  149      0.00%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            298197      0.16%     74.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt            705972      0.38%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                1      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     74.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               12429090      6.70%     81.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              29583960     15.95%     97.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1337829      0.72%     98.26% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          3223224      1.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              652854127                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1100626523                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    310118016                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         365580653                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  338758661                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 314430834                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 976                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        31180612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           7040555                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            555                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     63498231                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     125410133                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.507220                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.723375                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1610008      1.28%      1.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1682000      1.34%      2.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            63726221     50.81%     53.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            48749896     38.87%     92.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9183819      7.32%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              442584      0.35%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               12796      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 740      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2069      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       125410133                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.506433                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            338813                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1105041                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17220389                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10676890                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           3381015                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          1867843                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             25808937                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            15911150                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               109484500                       # number of misc regfile reads
system.cpu.numCycles                        125449511                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   21                       # Number of system calls
system.cpu.workload1.numSyscalls                   15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40153                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           50                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       465330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       932198                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   178147246                       # Number of instructions simulated
sim_ops                                     307578927                       # Number of ops (including micro ops) simulated
host_inst_rate                                 111737                       # Simulator instruction rate (inst/s)
host_op_rate                                   192918                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                30817239                       # Number of BP lookups
system.cpu.branchPred.condPredicted          22186356                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            984124                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             21013798                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                20555188                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.817577                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2535395                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1059                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          981350                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             627563                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           353787                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        54125                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        29776409                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             421                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            776360                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    125391533                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.452948                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.251858                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        26264886     20.95%     20.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        25193806     20.09%     41.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        25045908     19.97%     61.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        15683684     12.51%     73.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        13792570     11.00%     84.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5312063      4.24%     88.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3576348      2.85%     91.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2124574      1.69%     93.30% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         8397694      6.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    125391533                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          78147246                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     178147246                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           163090816                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           144488111                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       307578927                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 25511179                       # Number of memory references committed
system.cpu.commit.memRefs::1                 38567978                       # Number of memory references committed
system.cpu.commit.memRefs::total             64079157                       # Number of memory references committed
system.cpu.commit.loads::0                   15568310                       # Number of loads committed
system.cpu.commit.loads::1                   23826516                       # Number of loads committed
system.cpu.commit.loads::total               39394826                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      260                       # Number of memory barriers committed
system.cpu.commit.membars::total                  278                       # Number of memory barriers committed
system.cpu.commit.branches::0                10045652                       # Number of branches committed
system.cpu.commit.branches::1                15709244                       # Number of branches committed
system.cpu.commit.branches::total            25754896                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  578907                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 2918226                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             3497133                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                159434446                       # Number of committed integer instructions.
system.cpu.commit.integer::1                143532056                       # Number of committed integer instructions.
system.cpu.commit.integer::total            302966502                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             107667                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            2182749                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        2290416                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3548093      2.18%      2.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    128023985     78.50%     80.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5559775      3.41%     84.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       179990      0.11%     84.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        88439      0.05%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           86      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          623      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          388      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       178114      0.11%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          120      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            3      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15545153      9.53%     93.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      9655261      5.92%     99.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        23157      0.01%     99.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       287608      0.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    163090816                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass       549480      0.38%      0.38% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    104682396     72.45%     72.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       214058      0.15%     72.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv          735      0.00%     72.98% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       236635      0.16%     73.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          842      0.00%     73.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         1312      0.00%     73.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          172      0.00%     73.14% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        84317      0.06%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift           32      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd        72529      0.05%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     73.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        77621      0.05%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            3      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     73.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     22521497     15.59%     88.89% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     13617597      9.42%     98.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      1305019      0.90%     99.22% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1123865      0.78%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    144488111                       # Class of committed instruction
system.cpu.commit.committedInstType::total    307578927      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       8397694                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     63533281                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         63533281                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     63536292                       # number of overall hits
system.cpu.dcache.overall_hits::total        63536292                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        68077                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68077                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        68110                       # number of overall misses
system.cpu.dcache.overall_misses::total         68110                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    821073998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    821073998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    821073998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    821073998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     63601358                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     63601358                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     63604402                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     63604402                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001070                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001070                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001071                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001071                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12060.960354                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12060.960354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12055.116694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12055.116694                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          177                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2174                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             316                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.700000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     6.879747                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        56924                       # number of writebacks
system.cpu.dcache.writebacks::total             56924                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        10154                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10154                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10154                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10154                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        57923                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        57923                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        57956                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        57956                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    663890999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    663890999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    664157499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    664157499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000911                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000911                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000911                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000911                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 11461.612814                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11461.612814                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 11459.684916                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11459.684916                       # average overall mshr miss latency
system.cpu.dcache.replacements                  56924                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     38891345                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        38891345                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        23859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23859                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    253441000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    253441000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     38915204                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     38915204                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000613                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000613                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 10622.448552                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10622.448552                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10130                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10130                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13729                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    141571500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    141571500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000353                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000353                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 10311.858111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10311.858111                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     24641936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24641936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        44218                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        44218                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    567632998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    567632998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     24686154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24686154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12837.147723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12837.147723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        44194                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        44194                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    522319499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    522319499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001790                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001790                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 11818.787596                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11818.787596                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3011                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3011                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           33                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3044                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3044                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.010841                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.010841                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           33                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       266500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       266500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010841                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010841                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data  8075.757576                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  8075.757576                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.833758                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            63594250                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             57948                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1097.436495                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.833758                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1008                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         127266752                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        127266752                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 57600611                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             103529351                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  55813323                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              33089867                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 787114                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             19459369                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                208926                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              343513070                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4123428                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    40836208                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    24833519                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         76999                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         14806                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             805654                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      210668277                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    30817239                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           23718146                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     123799903                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  994936                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      47370                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                19409                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  63063405                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 48757                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    71916                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          125410133                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.894669                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.989243                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 25075614     19.99%     19.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 14673081     11.70%     31.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 14179364     11.31%     43.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 12716728     10.14%     53.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 11987842      9.56%     62.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 46777504     37.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            125410133                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.245655                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.679307                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     62649944                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         62649944                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     62649944                       # number of overall hits
system.cpu.icache.overall_hits::total        62649944                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       413093                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         413093                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       413093                       # number of overall misses
system.cpu.icache.overall_misses::total        413093                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3573406245                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3573406245                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3573406245                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3573406245                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     63063037                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     63063037                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     63063037                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     63063037                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006550                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006550                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006550                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006550                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8650.367460                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8650.367460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8650.367460                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8650.367460                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       179260                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          282                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             10168                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.629819                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    25.636364                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       408400                       # number of writebacks
system.cpu.icache.writebacks::total            408400                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4175                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4175                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4175                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4175                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       408918                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       408918                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       408918                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       408918                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3317914797                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3317914797                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3317914797                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3317914797                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006484                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006484                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006484                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006484                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8113.887863                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8113.887863                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8113.887863                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8113.887863                       # average overall mshr miss latency
system.cpu.icache.replacements                 408400                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     62649944                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        62649944                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       413093                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        413093                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3573406245                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3573406245                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     63063037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     63063037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006550                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006550                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8650.367460                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8650.367460                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4175                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4175                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       408918                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       408918                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3317914797                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3317914797                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8113.887863                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8113.887863                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.828729                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            63058862                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            408918                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            154.209064                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.828729                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999665                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999665                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         126534992                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        126534992                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    63135424                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        580806                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       51760                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1652075                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   41                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                2176                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 734021                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1241                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    216                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1727321                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 1982411                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                  364                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                7501                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1169686                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                67106                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                     92                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  62724755000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 787114                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 79667777                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                52641044                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            307                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  69411551                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              48312473                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              340125834                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1421020                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                190327                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               39134124                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                2280828                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         2091192                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           451213685                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   824082857                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                552143330                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2418528                       # Number of floating rename lookups
system.cpu.rename.committedMaps             408178675                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 43034836                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  81590579                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1156893990                       # The number of ROB reads
system.cpu.rob.writes                       678785076                       # The number of ROB writes
system.cpu.thread0.numInsts                  78147246                       # Number of Instructions committed
system.cpu.thread0.numOps                   144488111                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               405645                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                55466                       # number of demand (read+write) hits
system.l2.demand_hits::total                   461111                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              405645                       # number of overall hits
system.l2.overall_hits::.cpu.data               55466                       # number of overall hits
system.l2.overall_hits::total                  461111                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3264                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2482                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5746                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3264                       # number of overall misses
system.l2.overall_misses::.cpu.data              2482                       # number of overall misses
system.l2.overall_misses::total                  5746                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    233119000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    214554000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        447673000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    233119000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    214554000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       447673000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           408909                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            57948                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               466857                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          408909                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           57948                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              466857                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.007982                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.042832                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012308                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.007982                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.042832                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012308                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71421.262255                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86443.996777                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77910.372433                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71421.262255                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86443.996777                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77910.372433                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              88                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  88                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             88                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 88                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2394                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5658                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2394                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        34495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40153                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    213535000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    185569000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    399104000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    213535000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    185569000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2069687476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2468791476                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.007982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.041313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012119                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.007982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.041313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.086007                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65421.262255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77514.202172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70537.999293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65421.262255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77514.202172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 59999.636933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61484.608273                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        55522                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            55522                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        55522                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        55522                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       409795                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           409795                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       409795                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       409795                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        34495                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          34495                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2069687476                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2069687476                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 59999.636933                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 59999.636933                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             42110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 42110                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2082                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2082                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    181281000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     181281000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         44192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             44192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.047113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.047113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87070.605187                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87070.605187                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           87                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               87                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         1995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    154737000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    154737000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.045144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.045144                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77562.406015                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77562.406015                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         405645                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             405645                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3264                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    233119000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    233119000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       408909                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         408909                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.007982                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007982                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71421.262255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71421.262255                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3264                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    213535000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    213535000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.007982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65421.262255                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65421.262255                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13356                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13356                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          400                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             400                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     33273000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     33273000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.029078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.029078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83182.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83182.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          399                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          399                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     30832000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     30832000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.029006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029006                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77273.182957                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77273.182957                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  281777                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              281799                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   15                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 23705                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 39662.140451                       # Cycle average of tags in use
system.l2.tags.total_refs                      966589                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     40153                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.072647                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      3200.215088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2359.947495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 34101.977869                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.036010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.520355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.605196                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         34495                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5658                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        34495                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5656                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.526352                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.086334                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14955065                       # Number of tag accesses
system.l2.tags.data_accesses                 14955065                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     34495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000690250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               93470                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40153                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40153                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40153                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2569792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     40.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   60926237500                       # Total gap between requests
system.mem_ctrls.avgGap                    1517352.07                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       208896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       153216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2207680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3330359.759874710348                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2442671.956231634598                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 35196311.249043546617                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3264                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2394                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        34495                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     92392807                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     96049520                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    997107696                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28306.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40120.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28905.86                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       208896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       153216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2207680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2569792                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       208896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       208896                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3264                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2394                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        34495                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40153                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3330360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2442672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     35196311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         40969343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3330360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3330360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3330360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2442672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     35196311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        40969343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40153                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2547                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2609                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2645                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2616                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2563                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               432681273                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             200765000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1185550023                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10775.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29525.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36395                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.64                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3758                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   683.819053                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   461.446595                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   413.468631                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          622     16.55%     16.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          385     10.24%     26.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          219      5.83%     32.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          147      3.91%     36.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          108      2.87%     39.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           75      2.00%     41.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           50      1.33%     42.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           59      1.57%     44.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2093     55.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3758                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2569792                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               40.969343                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.32                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        12195120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6481860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      140615160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4950925200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1471632270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  22847036640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29428886250                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.174989                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  59379093320                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2094300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1251361680                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        14637000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         7779750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      146077260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4950925200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1689751320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  22663357440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29472527970                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   469.870755                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  58900687002                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2094300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1729767998                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38158                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1995                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1995                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38158                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        80306                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        80306                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  80306                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2569792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2569792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2569792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40153                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40153    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40153                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            63300359                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          210042006                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            422674                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        55522                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       409802                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            39017                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            44192                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           44192                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        408918                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13756                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1226227                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       172836                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1399063                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     52307776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7351808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               59659584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39026                       # Total snoops (count)
system.tol2bus.snoopTraffic                       576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           505891                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000107                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010331                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 505837     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     54      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             505891                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  62724755000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          931423000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         613380493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          86930491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
