verilog work "Half_Adder.v"
verilog work "Full_Adder.v"
verilog work "RCA_8_bit.v"
verilog work "RCA_16_bit.v"
verilog work "RCA_32_bit.v"
verilog work "RCA_64_bit.v"
verilog work "Subtracter_64_bitTestBench.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
