{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 13:31:13 2022 " "Info: Processing started: Sun Mar 27 13:31:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off elec_clock -c elec_clock " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off elec_clock -c elec_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_0 " "Info: Assuming node \"CLK_0\" is an undefined clock" {  } { { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 8 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Button1 " "Info: Assuming node \"Button1\" is an undefined clock" {  } { { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 10 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Button1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Button2 " "Info: Assuming node \"Button2\" is an undefined clock" {  } { { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 11 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "Button2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "hour_count:T4\|enter~10 " "Info: Detected gated clock \"hour_count:T4\|enter~10\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/hour_count.vhd" 17 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "hour_count:T4\|enter~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "hour_count:T4\|enter~9 " "Info: Detected gated clock \"hour_count:T4\|enter~9\" as buffer" {  } { { "hour_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/hour_count.vhd" 17 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "hour_count:T4\|enter~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "minute_count:T3\|count_6:T2\|Cout1 " "Info: Detected ripple clock \"minute_count:T3\|count_6:T2\|Cout1\" as buffer" {  } { { "count_6.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd" 10 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute_count:T3\|count_6:T2\|Cout1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "minute_count:T3\|count_10:T1\|Cout1 " "Info: Detected ripple clock \"minute_count:T3\|count_10:T1\|Cout1\" as buffer" {  } { { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute_count:T3\|count_10:T1\|Cout1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "minute_count:T3\|enter~20 " "Info: Detected gated clock \"minute_count:T3\|enter~20\" as buffer" {  } { { "minute_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/minute_count.vhd" 33 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute_count:T3\|enter~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "minute_count:T3\|enter~19 " "Info: Detected gated clock \"minute_count:T3\|enter~19\" as buffer" {  } { { "minute_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/minute_count.vhd" 33 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute_count:T3\|enter~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "minute_count:T3\|enter~8 " "Info: Detected gated clock \"minute_count:T3\|enter~8\" as buffer" {  } { { "minute_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/minute_count.vhd" 33 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute_count:T3\|enter~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "minute_count:T3\|enter~7 " "Info: Detected gated clock \"minute_count:T3\|enter~7\" as buffer" {  } { { "minute_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/minute_count.vhd" 33 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "minute_count:T3\|enter~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sec_count:T2\|count_6:T2\|Cout1 " "Info: Detected ripple clock \"sec_count:T2\|count_6:T2\|Cout1\" as buffer" {  } { { "count_6.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd" 10 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sec_count:T2\|count_6:T2\|Cout1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "sec_count:T2\|count_10:T1\|Cout1 " "Info: Detected ripple clock \"sec_count:T2\|count_10:T1\|Cout1\" as buffer" {  } { { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "sec_count:T2\|count_10:T1\|Cout1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "time_trans:T1\|CLK_1~9 " "Info: Detected gated clock \"time_trans:T1\|CLK_1~9\" as buffer" {  } { { "time_trans.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 10 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_trans:T1\|CLK_1~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "time_trans:T1\|CLK_1~8 " "Info: Detected gated clock \"time_trans:T1\|CLK_1~8\" as buffer" {  } { { "time_trans.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 10 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_trans:T1\|CLK_1~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "time_trans:T1\|CLK_1~7 " "Info: Detected gated clock \"time_trans:T1\|CLK_1~7\" as buffer" {  } { { "time_trans.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 10 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_trans:T1\|CLK_1~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "time_trans:T1\|count_2500:T1\|CLK_1~7 " "Info: Detected gated clock \"time_trans:T1\|count_2500:T1\|CLK_1~7\" as buffer" {  } { { "count_2500.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_2500.vhd" 9 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_trans:T1\|count_2500:T1\|CLK_1~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "time_trans:T1\|count_2500:T1\|qout " "Info: Detected ripple clock \"time_trans:T1\|count_2500:T1\|qout\" as buffer" {  } { { "count_2500.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_2500.vhd" 15 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "time_trans:T1\|count_2500:T1\|qout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "config:T5\|count_4:T1\|temp\[1\] " "Info: Detected ripple clock \"config:T5\|count_4:T1\|temp\[1\]\" as buffer" {  } { { "count_4.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_4.vhd" 19 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "config:T5\|count_4:T1\|temp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "config:T5\|count_4:T1\|temp\[0\] " "Info: Detected ripple clock \"config:T5\|count_4:T1\|temp\[0\]\" as buffer" {  } { { "count_4.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_4.vhd" 19 -1 0 } } { "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/apps/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "config:T5\|count_4:T1\|temp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_0 register musicins:T6\|control:T1\|counter\[0\] register musicins:T6\|fa_count_7:T3\|counter\[0\] 33.33 MHz 30.0 ns Internal " "Info: Clock \"CLK_0\" has Internal fmax of 33.33 MHz between source register \"musicins:T6\|control:T1\|counter\[0\]\" and destination register \"musicins:T6\|fa_count_7:T3\|counter\[0\]\" (period= 30.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.000 ns + Longest register register " "Info: + Longest register to register delay is 16.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns musicins:T6\|control:T1\|counter\[0\] 1 REG LC33 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC33; Fanout = 19; REG Node = 'musicins:T6\|control:T1\|counter\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { musicins:T6|control:T1|counter[0] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/control.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 10.000 ns musicins:T6\|control:T1\|Mux1~7 2 COMB SEXP51 2 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 10.000 ns; Loc. = SEXP51; Fanout = 2; COMB Node = 'musicins:T6\|control:T1\|Mux1~7'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { musicins:T6|control:T1|counter[0] musicins:T6|control:T1|Mux1~7 } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/control.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 16.000 ns musicins:T6\|fa_count_7:T3\|counter\[0\] 3 REG LC50 6 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 16.000 ns; Loc. = LC50; Fanout = 6; REG Node = 'musicins:T6\|fa_count_7:T3\|counter\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { musicins:T6|control:T1|Mux1~7 musicins:T6|fa_count_7:T3|counter[0] } "NODE_NAME" } } { "fa_count_7.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/fa_count_7.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.000 ns ( 87.50 % ) " "Info: Total cell delay = 14.000 ns ( 87.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 12.50 % ) " "Info: Total interconnect delay = 2.000 ns ( 12.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { musicins:T6|control:T1|counter[0] musicins:T6|control:T1|Mux1~7 musicins:T6|fa_count_7:T3|counter[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { musicins:T6|control:T1|counter[0] {} musicins:T6|control:T1|Mux1~7 {} musicins:T6|fa_count_7:T3|counter[0] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-9.000 ns - Smallest " "Info: - Smallest clock skew is -9.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_0 destination 3.000 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_0\" to destination register is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns CLK_0 1 CLK PIN_83 25 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 25; CLK Node = 'CLK_0'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_0 } "NODE_NAME" } } { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 3.000 ns musicins:T6\|fa_count_7:T3\|counter\[0\] 2 REG LC50 6 " "Info: 2: + IC(0.000 ns) + CELL(0.000 ns) = 3.000 ns; Loc. = LC50; Fanout = 6; REG Node = 'musicins:T6\|fa_count_7:T3\|counter\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLK_0 musicins:T6|fa_count_7:T3|counter[0] } "NODE_NAME" } } { "fa_count_7.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/fa_count_7.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.000 ns ( 100.00 % ) " "Info: Total cell delay = 3.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { CLK_0 musicins:T6|fa_count_7:T3|counter[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { CLK_0 {} CLK_0~out {} musicins:T6|fa_count_7:T3|counter[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_0 source 12.000 ns - Longest register " "Info: - Longest clock path from clock \"CLK_0\" to source register is 12.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.000 ns) 3.000 ns CLK_0 1 CLK PIN_83 25 " "Info: 1: + IC(0.000 ns) + CELL(3.000 ns) = 3.000 ns; Loc. = PIN_83; Fanout = 25; CLK Node = 'CLK_0'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_0 } "NODE_NAME" } } { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 4.000 ns time_trans:T1\|count_2500:T1\|qout 2 REG LC24 9 " "Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 4.000 ns; Loc. = LC24; Fanout = 9; REG Node = 'time_trans:T1\|count_2500:T1\|qout'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { CLK_0 time_trans:T1|count_2500:T1|qout } "NODE_NAME" } } { "count_2500.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_2500.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 12.000 ns musicins:T6\|control:T1\|counter\[0\] 3 REG LC33 19 " "Info: 3: + IC(2.000 ns) + CELL(6.000 ns) = 12.000 ns; Loc. = LC33; Fanout = 19; REG Node = 'musicins:T6\|control:T1\|counter\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { time_trans:T1|count_2500:T1|qout musicins:T6|control:T1|counter[0] } "NODE_NAME" } } { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/control.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.000 ns ( 83.33 % ) " "Info: Total cell delay = 10.000 ns ( 83.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 16.67 % ) " "Info: Total interconnect delay = 2.000 ns ( 16.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { CLK_0 time_trans:T1|count_2500:T1|qout musicins:T6|control:T1|counter[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { CLK_0 {} CLK_0~out {} time_trans:T1|count_2500:T1|qout {} musicins:T6|control:T1|counter[0] {} } { 0.000ns 0.000ns 0.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { CLK_0 musicins:T6|fa_count_7:T3|counter[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { CLK_0 {} CLK_0~out {} musicins:T6|fa_count_7:T3|counter[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { CLK_0 time_trans:T1|count_2500:T1|qout musicins:T6|control:T1|counter[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { CLK_0 {} CLK_0~out {} time_trans:T1|count_2500:T1|qout {} musicins:T6|control:T1|counter[0] {} } { 0.000ns 0.000ns 0.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "control.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/control.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "fa_count_7.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/fa_count_7.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { musicins:T6|control:T1|counter[0] musicins:T6|control:T1|Mux1~7 musicins:T6|fa_count_7:T3|counter[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { musicins:T6|control:T1|counter[0] {} musicins:T6|control:T1|Mux1~7 {} musicins:T6|fa_count_7:T3|counter[0] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 8.000ns 6.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { CLK_0 musicins:T6|fa_count_7:T3|counter[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { CLK_0 {} CLK_0~out {} musicins:T6|fa_count_7:T3|counter[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 3.000ns 0.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { CLK_0 time_trans:T1|count_2500:T1|qout musicins:T6|control:T1|counter[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "12.000 ns" { CLK_0 {} CLK_0~out {} time_trans:T1|count_2500:T1|qout {} musicins:T6|control:T1|counter[0] {} } { 0.000ns 0.000ns 0.000ns 2.000ns } { 0.000ns 3.000ns 1.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Button1 register hour_count:T4\|count_24:T1\|cnt1\[0\] register hour_count:T4\|count_24:T1\|lpm_counter:cnt0_rtl_0\|dffs\[2\] 15.15 MHz 66.0 ns Internal " "Info: Clock \"Button1\" has Internal fmax of 15.15 MHz between source register \"hour_count:T4\|count_24:T1\|cnt1\[0\]\" and destination register \"hour_count:T4\|count_24:T1\|lpm_counter:cnt0_rtl_0\|dffs\[2\]\" (period= 66.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns + Longest register register " "Info: + Longest register to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hour_count:T4\|count_24:T1\|cnt1\[0\] 1 REG LC12 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC12; Fanout = 24; REG Node = 'hour_count:T4\|count_24:T1\|cnt1\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns hour_count:T4\|count_24:T1\|lpm_counter:cnt0_rtl_0\|dffs\[2\]~32 2 COMB LC7 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC7; Fanout = 1; COMB Node = 'hour_count:T4\|count_24:T1\|lpm_counter:cnt0_rtl_0\|dffs\[2\]~32'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { hour_count:T4|count_24:T1|cnt1[0] hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/apps/quartusii 9.0/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 9.000 ns hour_count:T4\|count_24:T1\|lpm_counter:cnt0_rtl_0\|dffs\[2\] 3 REG LC8 12 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 9.000 ns; Loc. = LC8; Fanout = 12; REG Node = 'hour_count:T4\|count_24:T1\|lpm_counter:cnt0_rtl_0\|dffs\[2\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32 hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/apps/quartusii 9.0/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.000 ns ( 77.78 % ) " "Info: Total cell delay = 7.000 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 22.22 % ) " "Info: Total interconnect delay = 2.000 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { hour_count:T4|count_24:T1|cnt1[0] hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32 hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { hour_count:T4|count_24:T1|cnt1[0] {} hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32 {} hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 6.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-52.000 ns - Smallest " "Info: - Smallest clock skew is -52.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button1 destination 27.000 ns + Shortest register " "Info: + Shortest clock path from clock \"Button1\" to destination register is 27.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Button1 1 CLK PIN_61 2 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_61; Fanout = 2; CLK Node = 'Button1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button1 } "NODE_NAME" } } { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns config:T5\|count_4:T1\|temp\[0\] 2 REG LC20 11 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC20; Fanout = 11; REG Node = 'config:T5\|count_4:T1\|temp\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Button1 config:T5|count_4:T1|temp[0] } "NODE_NAME" } } { "count_4.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_4.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 21.000 ns hour_count:T4\|enter~9 3 COMB SEXP1 8 " "Info: 3: + IC(2.000 ns) + CELL(8.000 ns) = 21.000 ns; Loc. = SEXP1; Fanout = 8; COMB Node = 'hour_count:T4\|enter~9'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { config:T5|count_4:T1|temp[0] hour_count:T4|enter~9 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/hour_count.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 27.000 ns hour_count:T4\|count_24:T1\|lpm_counter:cnt0_rtl_0\|dffs\[2\] 4 REG LC8 12 " "Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 27.000 ns; Loc. = LC8; Fanout = 12; REG Node = 'hour_count:T4\|count_24:T1\|lpm_counter:cnt0_rtl_0\|dffs\[2\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { hour_count:T4|enter~9 hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/apps/quartusii 9.0/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.000 ns ( 85.19 % ) " "Info: Total cell delay = 23.000 ns ( 85.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 14.81 % ) " "Info: Total interconnect delay = 4.000 ns ( 14.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "27.000 ns" { Button1 config:T5|count_4:T1|temp[0] hour_count:T4|enter~9 hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "27.000 ns" { Button1 {} Button1~out {} config:T5|count_4:T1|temp[0] {} hour_count:T4|enter~9 {} hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button1 source 79.000 ns - Longest register " "Info: - Longest clock path from clock \"Button1\" to source register is 79.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Button1 1 CLK PIN_61 2 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_61; Fanout = 2; CLK Node = 'Button1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button1 } "NODE_NAME" } } { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns config:T5\|count_4:T1\|temp\[0\] 2 REG LC20 11 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC20; Fanout = 11; REG Node = 'config:T5\|count_4:T1\|temp\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Button1 config:T5|count_4:T1|temp[0] } "NODE_NAME" } } { "count_4.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_4.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 21.000 ns time_trans:T1\|CLK_1~9 3 COMB SEXP36 5 " "Info: 3: + IC(2.000 ns) + CELL(8.000 ns) = 21.000 ns; Loc. = SEXP36; Fanout = 5; COMB Node = 'time_trans:T1\|CLK_1~9'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { config:T5|count_4:T1|temp[0] time_trans:T1|CLK_1~9 } "NODE_NAME" } } { "time_trans.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 28.000 ns sec_count:T2\|count_10:T1\|Cout1 4 REG LC42 6 " "Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 28.000 ns; Loc. = LC42; Fanout = 6; REG Node = 'sec_count:T2\|count_10:T1\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 } "NODE_NAME" } } { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 37.000 ns sec_count:T2\|count_6:T2\|Cout1 5 REG LC71 5 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 37.000 ns; Loc. = LC71; Fanout = 5; REG Node = 'sec_count:T2\|count_6:T2\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 } "NODE_NAME" } } { "count_6.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 47.000 ns minute_count:T3\|enter~20 6 COMB SEXP67 4 " "Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 47.000 ns; Loc. = SEXP67; Fanout = 4; COMB Node = 'minute_count:T3\|enter~20'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 } "NODE_NAME" } } { "minute_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/minute_count.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 54.000 ns minute_count:T3\|count_10:T1\|Cout1 7 REG LC70 6 " "Info: 7: + IC(0.000 ns) + CELL(7.000 ns) = 54.000 ns; Loc. = LC70; Fanout = 6; REG Node = 'minute_count:T3\|count_10:T1\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 } "NODE_NAME" } } { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 63.000 ns minute_count:T3\|count_6:T2\|Cout1 8 REG LC15 3 " "Info: 8: + IC(2.000 ns) + CELL(7.000 ns) = 63.000 ns; Loc. = LC15; Fanout = 3; REG Node = 'minute_count:T3\|count_6:T2\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 } "NODE_NAME" } } { "count_6.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 73.000 ns hour_count:T4\|enter~10 9 COMB SEXP3 8 " "Info: 9: + IC(2.000 ns) + CELL(8.000 ns) = 73.000 ns; Loc. = SEXP3; Fanout = 8; COMB Node = 'hour_count:T4\|enter~10'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/hour_count.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 79.000 ns hour_count:T4\|count_24:T1\|cnt1\[0\] 10 REG LC12 24 " "Info: 10: + IC(0.000 ns) + CELL(6.000 ns) = 79.000 ns; Loc. = LC12; Fanout = 24; REG Node = 'hour_count:T4\|count_24:T1\|cnt1\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "67.000 ns ( 84.81 % ) " "Info: Total cell delay = 67.000 ns ( 84.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.000 ns ( 15.19 % ) " "Info: Total interconnect delay = 12.000 ns ( 15.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "79.000 ns" { Button1 config:T5|count_4:T1|temp[0] time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "79.000 ns" { Button1 {} Button1~out {} config:T5|count_4:T1|temp[0] {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} sec_count:T2|count_6:T2|Cout1 {} minute_count:T3|enter~20 {} minute_count:T3|count_10:T1|Cout1 {} minute_count:T3|count_6:T2|Cout1 {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "27.000 ns" { Button1 config:T5|count_4:T1|temp[0] hour_count:T4|enter~9 hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "27.000 ns" { Button1 {} Button1~out {} config:T5|count_4:T1|temp[0] {} hour_count:T4|enter~9 {} hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 8.000ns 6.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "79.000 ns" { Button1 config:T5|count_4:T1|temp[0] time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "79.000 ns" { Button1 {} Button1~out {} config:T5|count_4:T1|temp[0] {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} sec_count:T2|count_6:T2|Cout1 {} minute_count:T3|enter~20 {} minute_count:T3|count_10:T1|Cout1 {} minute_count:T3|count_6:T2|Cout1 {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "d:/apps/quartusii 9.0/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { hour_count:T4|count_24:T1|cnt1[0] hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32 hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { hour_count:T4|count_24:T1|cnt1[0] {} hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32 {} hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 6.000ns 1.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "27.000 ns" { Button1 config:T5|count_4:T1|temp[0] hour_count:T4|enter~9 hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "27.000 ns" { Button1 {} Button1~out {} config:T5|count_4:T1|temp[0] {} hour_count:T4|enter~9 {} hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 8.000ns 6.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "79.000 ns" { Button1 config:T5|count_4:T1|temp[0] time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "79.000 ns" { Button1 {} Button1~out {} config:T5|count_4:T1|temp[0] {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} sec_count:T2|count_6:T2|Cout1 {} minute_count:T3|enter~20 {} minute_count:T3|count_10:T1|Cout1 {} minute_count:T3|count_6:T2|Cout1 {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Button2 register hour_count:T4\|count_24:T1\|cnt1\[0\] register hour_count:T4\|count_24:T1\|lpm_counter:cnt0_rtl_0\|dffs\[2\] 15.15 MHz 66.0 ns Internal " "Info: Clock \"Button2\" has Internal fmax of 15.15 MHz between source register \"hour_count:T4\|count_24:T1\|cnt1\[0\]\" and destination register \"hour_count:T4\|count_24:T1\|lpm_counter:cnt0_rtl_0\|dffs\[2\]\" (period= 66.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.000 ns + Longest register register " "Info: + Longest register to register delay is 9.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hour_count:T4\|count_24:T1\|cnt1\[0\] 1 REG LC12 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC12; Fanout = 24; REG Node = 'hour_count:T4\|count_24:T1\|cnt1\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 8.000 ns hour_count:T4\|count_24:T1\|lpm_counter:cnt0_rtl_0\|dffs\[2\]~32 2 COMB LC7 1 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 8.000 ns; Loc. = LC7; Fanout = 1; COMB Node = 'hour_count:T4\|count_24:T1\|lpm_counter:cnt0_rtl_0\|dffs\[2\]~32'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { hour_count:T4|count_24:T1|cnt1[0] hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/apps/quartusii 9.0/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 9.000 ns hour_count:T4\|count_24:T1\|lpm_counter:cnt0_rtl_0\|dffs\[2\] 3 REG LC8 12 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 9.000 ns; Loc. = LC8; Fanout = 12; REG Node = 'hour_count:T4\|count_24:T1\|lpm_counter:cnt0_rtl_0\|dffs\[2\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32 hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/apps/quartusii 9.0/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.000 ns ( 77.78 % ) " "Info: Total cell delay = 7.000 ns ( 77.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 22.22 % ) " "Info: Total interconnect delay = 2.000 ns ( 22.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { hour_count:T4|count_24:T1|cnt1[0] hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32 hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { hour_count:T4|count_24:T1|cnt1[0] {} hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32 {} hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 6.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-52.000 ns - Smallest " "Info: - Smallest clock skew is -52.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button2 destination 18.000 ns + Shortest register " "Info: + Shortest clock path from clock \"Button2\" to destination register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Button2 1 CLK PIN_81 5 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 5; CLK Node = 'Button2'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button2 } "NODE_NAME" } } { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns hour_count:T4\|enter~10 2 COMB SEXP3 8 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP3; Fanout = 8; COMB Node = 'hour_count:T4\|enter~10'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { Button2 hour_count:T4|enter~10 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/hour_count.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 18.000 ns hour_count:T4\|count_24:T1\|lpm_counter:cnt0_rtl_0\|dffs\[2\] 3 REG LC8 12 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC8; Fanout = 12; REG Node = 'hour_count:T4\|count_24:T1\|lpm_counter:cnt0_rtl_0\|dffs\[2\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { hour_count:T4|enter~10 hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "d:/apps/quartusii 9.0/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 88.89 % ) " "Info: Total cell delay = 16.000 ns ( 88.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 11.11 % ) " "Info: Total interconnect delay = 2.000 ns ( 11.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { Button2 hour_count:T4|enter~10 hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { Button2 {} Button2~out {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button2 source 70.000 ns - Longest register " "Info: - Longest clock path from clock \"Button2\" to source register is 70.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Button2 1 CLK PIN_81 5 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 5; CLK Node = 'Button2'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button2 } "NODE_NAME" } } { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns time_trans:T1\|CLK_1~9 2 COMB SEXP36 5 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP36; Fanout = 5; COMB Node = 'time_trans:T1\|CLK_1~9'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { Button2 time_trans:T1|CLK_1~9 } "NODE_NAME" } } { "time_trans.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns sec_count:T2\|count_10:T1\|Cout1 3 REG LC42 6 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC42; Fanout = 6; REG Node = 'sec_count:T2\|count_10:T1\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 } "NODE_NAME" } } { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 28.000 ns sec_count:T2\|count_6:T2\|Cout1 4 REG LC71 5 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 28.000 ns; Loc. = LC71; Fanout = 5; REG Node = 'sec_count:T2\|count_6:T2\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 } "NODE_NAME" } } { "count_6.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 38.000 ns minute_count:T3\|enter~20 5 COMB SEXP67 4 " "Info: 5: + IC(2.000 ns) + CELL(8.000 ns) = 38.000 ns; Loc. = SEXP67; Fanout = 4; COMB Node = 'minute_count:T3\|enter~20'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 } "NODE_NAME" } } { "minute_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/minute_count.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 45.000 ns minute_count:T3\|count_10:T1\|Cout1 6 REG LC70 6 " "Info: 6: + IC(0.000 ns) + CELL(7.000 ns) = 45.000 ns; Loc. = LC70; Fanout = 6; REG Node = 'minute_count:T3\|count_10:T1\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 } "NODE_NAME" } } { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 54.000 ns minute_count:T3\|count_6:T2\|Cout1 7 REG LC15 3 " "Info: 7: + IC(2.000 ns) + CELL(7.000 ns) = 54.000 ns; Loc. = LC15; Fanout = 3; REG Node = 'minute_count:T3\|count_6:T2\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 } "NODE_NAME" } } { "count_6.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 64.000 ns hour_count:T4\|enter~10 8 COMB SEXP3 8 " "Info: 8: + IC(2.000 ns) + CELL(8.000 ns) = 64.000 ns; Loc. = SEXP3; Fanout = 8; COMB Node = 'hour_count:T4\|enter~10'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/hour_count.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 70.000 ns hour_count:T4\|count_24:T1\|cnt1\[0\] 9 REG LC12 24 " "Info: 9: + IC(0.000 ns) + CELL(6.000 ns) = 70.000 ns; Loc. = LC12; Fanout = 24; REG Node = 'hour_count:T4\|count_24:T1\|cnt1\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "60.000 ns ( 85.71 % ) " "Info: Total cell delay = 60.000 ns ( 85.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.000 ns ( 14.29 % ) " "Info: Total interconnect delay = 10.000 ns ( 14.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "70.000 ns" { Button2 time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "70.000 ns" { Button2 {} Button2~out {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} sec_count:T2|count_6:T2|Cout1 {} minute_count:T3|enter~20 {} minute_count:T3|count_10:T1|Cout1 {} minute_count:T3|count_6:T2|Cout1 {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { Button2 hour_count:T4|enter~10 hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { Button2 {} Button2~out {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "70.000 ns" { Button2 time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "70.000 ns" { Button2 {} Button2~out {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} sec_count:T2|count_6:T2|Cout1 {} minute_count:T3|enter~20 {} minute_count:T3|count_10:T1|Cout1 {} minute_count:T3|count_6:T2|Cout1 {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "lpm_counter.tdf" "" { Text "d:/apps/quartusii 9.0/quartus/libraries/megafunctions/lpm_counter.tdf" 283 9 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { hour_count:T4|count_24:T1|cnt1[0] hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32 hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "9.000 ns" { hour_count:T4|count_24:T1|cnt1[0] {} hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2]~32 {} hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 6.000ns 1.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { Button2 hour_count:T4|enter~10 hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { Button2 {} Button2~out {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|lpm_counter:cnt0_rtl_0|dffs[2] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "70.000 ns" { Button2 time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "70.000 ns" { Button2 {} Button2~out {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} sec_count:T2|count_6:T2|Cout1 {} minute_count:T3|enter~20 {} minute_count:T3|count_10:T1|Cout1 {} minute_count:T3|count_6:T2|Cout1 {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Button1 82 " "Warning: Circuit may not operate. Detected 82 non-operational path(s) clocked by clock \"Button1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "hour_count:T4\|count_24:T1\|cnt1\[0\] hour_count:T4\|count_24:T1\|cnt1\[0\] Button1 47.0 ns " "Info: Found hold time violation between source  pin or register \"hour_count:T4\|count_24:T1\|cnt1\[0\]\" and destination pin or register \"hour_count:T4\|count_24:T1\|cnt1\[0\]\" for clock \"Button1\" (Hold time is 47.0 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "52.000 ns + Largest " "Info: + Largest clock skew is 52.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button1 destination 79.000 ns + Longest register " "Info: + Longest clock path from clock \"Button1\" to destination register is 79.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Button1 1 CLK PIN_61 2 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_61; Fanout = 2; CLK Node = 'Button1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button1 } "NODE_NAME" } } { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns config:T5\|count_4:T1\|temp\[0\] 2 REG LC20 11 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC20; Fanout = 11; REG Node = 'config:T5\|count_4:T1\|temp\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Button1 config:T5|count_4:T1|temp[0] } "NODE_NAME" } } { "count_4.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_4.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 21.000 ns time_trans:T1\|CLK_1~9 3 COMB SEXP36 5 " "Info: 3: + IC(2.000 ns) + CELL(8.000 ns) = 21.000 ns; Loc. = SEXP36; Fanout = 5; COMB Node = 'time_trans:T1\|CLK_1~9'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { config:T5|count_4:T1|temp[0] time_trans:T1|CLK_1~9 } "NODE_NAME" } } { "time_trans.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 28.000 ns sec_count:T2\|count_10:T1\|Cout1 4 REG LC42 6 " "Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 28.000 ns; Loc. = LC42; Fanout = 6; REG Node = 'sec_count:T2\|count_10:T1\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 } "NODE_NAME" } } { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 37.000 ns sec_count:T2\|count_6:T2\|Cout1 5 REG LC71 5 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 37.000 ns; Loc. = LC71; Fanout = 5; REG Node = 'sec_count:T2\|count_6:T2\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 } "NODE_NAME" } } { "count_6.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 47.000 ns minute_count:T3\|enter~20 6 COMB SEXP67 4 " "Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 47.000 ns; Loc. = SEXP67; Fanout = 4; COMB Node = 'minute_count:T3\|enter~20'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 } "NODE_NAME" } } { "minute_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/minute_count.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 54.000 ns minute_count:T3\|count_10:T1\|Cout1 7 REG LC70 6 " "Info: 7: + IC(0.000 ns) + CELL(7.000 ns) = 54.000 ns; Loc. = LC70; Fanout = 6; REG Node = 'minute_count:T3\|count_10:T1\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 } "NODE_NAME" } } { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 63.000 ns minute_count:T3\|count_6:T2\|Cout1 8 REG LC15 3 " "Info: 8: + IC(2.000 ns) + CELL(7.000 ns) = 63.000 ns; Loc. = LC15; Fanout = 3; REG Node = 'minute_count:T3\|count_6:T2\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 } "NODE_NAME" } } { "count_6.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 73.000 ns hour_count:T4\|enter~10 9 COMB SEXP3 8 " "Info: 9: + IC(2.000 ns) + CELL(8.000 ns) = 73.000 ns; Loc. = SEXP3; Fanout = 8; COMB Node = 'hour_count:T4\|enter~10'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/hour_count.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 79.000 ns hour_count:T4\|count_24:T1\|cnt1\[0\] 10 REG LC12 24 " "Info: 10: + IC(0.000 ns) + CELL(6.000 ns) = 79.000 ns; Loc. = LC12; Fanout = 24; REG Node = 'hour_count:T4\|count_24:T1\|cnt1\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "67.000 ns ( 84.81 % ) " "Info: Total cell delay = 67.000 ns ( 84.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.000 ns ( 15.19 % ) " "Info: Total interconnect delay = 12.000 ns ( 15.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "79.000 ns" { Button1 config:T5|count_4:T1|temp[0] time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "79.000 ns" { Button1 {} Button1~out {} config:T5|count_4:T1|temp[0] {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} sec_count:T2|count_6:T2|Cout1 {} minute_count:T3|enter~20 {} minute_count:T3|count_10:T1|Cout1 {} minute_count:T3|count_6:T2|Cout1 {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button1 source 27.000 ns - Shortest register " "Info: - Shortest clock path from clock \"Button1\" to source register is 27.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Button1 1 CLK PIN_61 2 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_61; Fanout = 2; CLK Node = 'Button1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button1 } "NODE_NAME" } } { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns config:T5\|count_4:T1\|temp\[0\] 2 REG LC20 11 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC20; Fanout = 11; REG Node = 'config:T5\|count_4:T1\|temp\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Button1 config:T5|count_4:T1|temp[0] } "NODE_NAME" } } { "count_4.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_4.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 21.000 ns hour_count:T4\|enter~9 3 COMB SEXP1 8 " "Info: 3: + IC(2.000 ns) + CELL(8.000 ns) = 21.000 ns; Loc. = SEXP1; Fanout = 8; COMB Node = 'hour_count:T4\|enter~9'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { config:T5|count_4:T1|temp[0] hour_count:T4|enter~9 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/hour_count.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 27.000 ns hour_count:T4\|count_24:T1\|cnt1\[0\] 4 REG LC12 24 " "Info: 4: + IC(0.000 ns) + CELL(6.000 ns) = 27.000 ns; Loc. = LC12; Fanout = 24; REG Node = 'hour_count:T4\|count_24:T1\|cnt1\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { hour_count:T4|enter~9 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.000 ns ( 85.19 % ) " "Info: Total cell delay = 23.000 ns ( 85.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 14.81 % ) " "Info: Total interconnect delay = 4.000 ns ( 14.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "27.000 ns" { Button1 config:T5|count_4:T1|temp[0] hour_count:T4|enter~9 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "27.000 ns" { Button1 {} Button1~out {} config:T5|count_4:T1|temp[0] {} hour_count:T4|enter~9 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "79.000 ns" { Button1 config:T5|count_4:T1|temp[0] time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "79.000 ns" { Button1 {} Button1~out {} config:T5|count_4:T1|temp[0] {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} sec_count:T2|count_6:T2|Cout1 {} minute_count:T3|enter~20 {} minute_count:T3|count_10:T1|Cout1 {} minute_count:T3|count_6:T2|Cout1 {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "27.000 ns" { Button1 config:T5|count_4:T1|temp[0] hour_count:T4|enter~9 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "27.000 ns" { Button1 {} Button1~out {} config:T5|count_4:T1|temp[0] {} hour_count:T4|enter~9 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns - " "Info: - Micro clock to output delay of source is 1.000 ns" {  } { { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns - Shortest register register " "Info: - Shortest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hour_count:T4\|count_24:T1\|cnt1\[0\] 1 REG LC12 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC12; Fanout = 24; REG Node = 'hour_count:T4\|count_24:T1\|cnt1\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 8.000 ns hour_count:T4\|count_24:T1\|cnt1\[0\] 2 REG LC12 24 " "Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC12; Fanout = 24; REG Node = 'hour_count:T4\|count_24:T1\|cnt1\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { hour_count:T4|count_24:T1|cnt1[0] hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 100.00 % ) " "Info: Total cell delay = 8.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { hour_count:T4|count_24:T1|cnt1[0] hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { hour_count:T4|count_24:T1|cnt1[0] {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "79.000 ns" { Button1 config:T5|count_4:T1|temp[0] time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "79.000 ns" { Button1 {} Button1~out {} config:T5|count_4:T1|temp[0] {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} sec_count:T2|count_6:T2|Cout1 {} minute_count:T3|enter~20 {} minute_count:T3|count_10:T1|Cout1 {} minute_count:T3|count_6:T2|Cout1 {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "27.000 ns" { Button1 config:T5|count_4:T1|temp[0] hour_count:T4|enter~9 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "27.000 ns" { Button1 {} Button1~out {} config:T5|count_4:T1|temp[0] {} hour_count:T4|enter~9 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 8.000ns 6.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { hour_count:T4|count_24:T1|cnt1[0] hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { hour_count:T4|count_24:T1|cnt1[0] {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Button2 82 " "Warning: Circuit may not operate. Detected 82 non-operational path(s) clocked by clock \"Button2\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "hour_count:T4\|count_24:T1\|cnt1\[0\] hour_count:T4\|count_24:T1\|cnt1\[0\] Button2 47.0 ns " "Info: Found hold time violation between source  pin or register \"hour_count:T4\|count_24:T1\|cnt1\[0\]\" and destination pin or register \"hour_count:T4\|count_24:T1\|cnt1\[0\]\" for clock \"Button2\" (Hold time is 47.0 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "52.000 ns + Largest " "Info: + Largest clock skew is 52.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button2 destination 70.000 ns + Longest register " "Info: + Longest clock path from clock \"Button2\" to destination register is 70.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Button2 1 CLK PIN_81 5 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 5; CLK Node = 'Button2'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button2 } "NODE_NAME" } } { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns time_trans:T1\|CLK_1~9 2 COMB SEXP36 5 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP36; Fanout = 5; COMB Node = 'time_trans:T1\|CLK_1~9'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { Button2 time_trans:T1|CLK_1~9 } "NODE_NAME" } } { "time_trans.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 19.000 ns sec_count:T2\|count_10:T1\|Cout1 3 REG LC42 6 " "Info: 3: + IC(0.000 ns) + CELL(7.000 ns) = 19.000 ns; Loc. = LC42; Fanout = 6; REG Node = 'sec_count:T2\|count_10:T1\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 } "NODE_NAME" } } { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 28.000 ns sec_count:T2\|count_6:T2\|Cout1 4 REG LC71 5 " "Info: 4: + IC(2.000 ns) + CELL(7.000 ns) = 28.000 ns; Loc. = LC71; Fanout = 5; REG Node = 'sec_count:T2\|count_6:T2\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 } "NODE_NAME" } } { "count_6.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 38.000 ns minute_count:T3\|enter~20 5 COMB SEXP67 4 " "Info: 5: + IC(2.000 ns) + CELL(8.000 ns) = 38.000 ns; Loc. = SEXP67; Fanout = 4; COMB Node = 'minute_count:T3\|enter~20'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 } "NODE_NAME" } } { "minute_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/minute_count.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 45.000 ns minute_count:T3\|count_10:T1\|Cout1 6 REG LC70 6 " "Info: 6: + IC(0.000 ns) + CELL(7.000 ns) = 45.000 ns; Loc. = LC70; Fanout = 6; REG Node = 'minute_count:T3\|count_10:T1\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 } "NODE_NAME" } } { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 54.000 ns minute_count:T3\|count_6:T2\|Cout1 7 REG LC15 3 " "Info: 7: + IC(2.000 ns) + CELL(7.000 ns) = 54.000 ns; Loc. = LC15; Fanout = 3; REG Node = 'minute_count:T3\|count_6:T2\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 } "NODE_NAME" } } { "count_6.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 64.000 ns hour_count:T4\|enter~10 8 COMB SEXP3 8 " "Info: 8: + IC(2.000 ns) + CELL(8.000 ns) = 64.000 ns; Loc. = SEXP3; Fanout = 8; COMB Node = 'hour_count:T4\|enter~10'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/hour_count.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 70.000 ns hour_count:T4\|count_24:T1\|cnt1\[0\] 9 REG LC12 24 " "Info: 9: + IC(0.000 ns) + CELL(6.000 ns) = 70.000 ns; Loc. = LC12; Fanout = 24; REG Node = 'hour_count:T4\|count_24:T1\|cnt1\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "60.000 ns ( 85.71 % ) " "Info: Total cell delay = 60.000 ns ( 85.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.000 ns ( 14.29 % ) " "Info: Total interconnect delay = 10.000 ns ( 14.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "70.000 ns" { Button2 time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "70.000 ns" { Button2 {} Button2~out {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} sec_count:T2|count_6:T2|Cout1 {} minute_count:T3|enter~20 {} minute_count:T3|count_10:T1|Cout1 {} minute_count:T3|count_6:T2|Cout1 {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button2 source 18.000 ns - Shortest register " "Info: - Shortest clock path from clock \"Button2\" to source register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Button2 1 CLK PIN_81 5 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 5; CLK Node = 'Button2'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button2 } "NODE_NAME" } } { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns hour_count:T4\|enter~10 2 COMB SEXP3 8 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP3; Fanout = 8; COMB Node = 'hour_count:T4\|enter~10'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { Button2 hour_count:T4|enter~10 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/hour_count.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 18.000 ns hour_count:T4\|count_24:T1\|cnt1\[0\] 3 REG LC12 24 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC12; Fanout = 24; REG Node = 'hour_count:T4\|count_24:T1\|cnt1\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 88.89 % ) " "Info: Total cell delay = 16.000 ns ( 88.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 11.11 % ) " "Info: Total interconnect delay = 2.000 ns ( 11.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { Button2 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { Button2 {} Button2~out {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "70.000 ns" { Button2 time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "70.000 ns" { Button2 {} Button2~out {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} sec_count:T2|count_6:T2|Cout1 {} minute_count:T3|enter~20 {} minute_count:T3|count_10:T1|Cout1 {} minute_count:T3|count_6:T2|Cout1 {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { Button2 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { Button2 {} Button2~out {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns - " "Info: - Micro clock to output delay of source is 1.000 ns" {  } { { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns - Shortest register register " "Info: - Shortest register to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hour_count:T4\|count_24:T1\|cnt1\[0\] 1 REG LC12 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC12; Fanout = 24; REG Node = 'hour_count:T4\|count_24:T1\|cnt1\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(8.000 ns) 8.000 ns hour_count:T4\|count_24:T1\|cnt1\[0\] 2 REG LC12 24 " "Info: 2: + IC(0.000 ns) + CELL(8.000 ns) = 8.000 ns; Loc. = LC12; Fanout = 24; REG Node = 'hour_count:T4\|count_24:T1\|cnt1\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { hour_count:T4|count_24:T1|cnt1[0] hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 100.00 % ) " "Info: Total cell delay = 8.000 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { hour_count:T4|count_24:T1|cnt1[0] hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { hour_count:T4|count_24:T1|cnt1[0] {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "70.000 ns" { Button2 time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "70.000 ns" { Button2 {} Button2~out {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} sec_count:T2|count_6:T2|Cout1 {} minute_count:T3|enter~20 {} minute_count:T3|count_10:T1|Cout1 {} minute_count:T3|count_6:T2|Cout1 {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 7.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { Button2 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { Button2 {} Button2~out {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { hour_count:T4|count_24:T1|cnt1[0] hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { hour_count:T4|count_24:T1|cnt1[0] {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns } { 0.000ns 8.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sec_count:T2\|count_10:T1\|Cout1 CLR Button2 -4.000 ns register " "Info: tsu for register \"sec_count:T2\|count_10:T1\|Cout1\" (data pin = \"CLR\", clock pin = \"Button2\") is -4.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns + Longest pin register " "Info: + Longest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLR 1 PIN PIN_33 32 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_33; Fanout = 32; PIN Node = 'CLR'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns sec_count:T2\|count_10:T1\|Cout1 2 REG LC42 6 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC42; Fanout = 6; REG Node = 'sec_count:T2\|count_10:T1\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLR sec_count:T2|count_10:T1|Cout1 } "NODE_NAME" } } { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLR sec_count:T2|count_10:T1|Cout1 } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLR {} CLR~out {} sec_count:T2|count_10:T1|Cout1 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "4.000 ns + " "Info: + Micro setup delay of destination is 4.000 ns" {  } { { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button2 destination 18.000 ns - Shortest register " "Info: - Shortest clock path from clock \"Button2\" to destination register is 18.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Button2 1 CLK PIN_81 5 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_81; Fanout = 5; CLK Node = 'Button2'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button2 } "NODE_NAME" } } { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 12.000 ns time_trans:T1\|CLK_1~9 2 COMB SEXP36 5 " "Info: 2: + IC(2.000 ns) + CELL(8.000 ns) = 12.000 ns; Loc. = SEXP36; Fanout = 5; COMB Node = 'time_trans:T1\|CLK_1~9'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { Button2 time_trans:T1|CLK_1~9 } "NODE_NAME" } } { "time_trans.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 18.000 ns sec_count:T2\|count_10:T1\|Cout1 3 REG LC42 6 " "Info: 3: + IC(0.000 ns) + CELL(6.000 ns) = 18.000 ns; Loc. = LC42; Fanout = 6; REG Node = 'sec_count:T2\|count_10:T1\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 } "NODE_NAME" } } { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.000 ns ( 88.89 % ) " "Info: Total cell delay = 16.000 ns ( 88.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 11.11 % ) " "Info: Total interconnect delay = 2.000 ns ( 11.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { Button2 time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { Button2 {} Button2~out {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLR sec_count:T2|count_10:T1|Cout1 } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLR {} CLR~out {} sec_count:T2|count_10:T1|Cout1 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "18.000 ns" { Button2 time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "18.000 ns" { Button2 {} Button2~out {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} } { 0.000ns 0.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 8.000ns 6.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Button1 LED_6\[6\] hour_count:T4\|count_24:T1\|cnt1\[0\] 93.000 ns register " "Info: tco from clock \"Button1\" to destination pin \"LED_6\[6\]\" through register \"hour_count:T4\|count_24:T1\|cnt1\[0\]\" is 93.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button1 source 79.000 ns + Longest register " "Info: + Longest clock path from clock \"Button1\" to source register is 79.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Button1 1 CLK PIN_61 2 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_61; Fanout = 2; CLK Node = 'Button1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button1 } "NODE_NAME" } } { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns config:T5\|count_4:T1\|temp\[0\] 2 REG LC20 11 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC20; Fanout = 11; REG Node = 'config:T5\|count_4:T1\|temp\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Button1 config:T5|count_4:T1|temp[0] } "NODE_NAME" } } { "count_4.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_4.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 21.000 ns time_trans:T1\|CLK_1~9 3 COMB SEXP36 5 " "Info: 3: + IC(2.000 ns) + CELL(8.000 ns) = 21.000 ns; Loc. = SEXP36; Fanout = 5; COMB Node = 'time_trans:T1\|CLK_1~9'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { config:T5|count_4:T1|temp[0] time_trans:T1|CLK_1~9 } "NODE_NAME" } } { "time_trans.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 28.000 ns sec_count:T2\|count_10:T1\|Cout1 4 REG LC42 6 " "Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 28.000 ns; Loc. = LC42; Fanout = 6; REG Node = 'sec_count:T2\|count_10:T1\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 } "NODE_NAME" } } { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 37.000 ns sec_count:T2\|count_6:T2\|Cout1 5 REG LC71 5 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 37.000 ns; Loc. = LC71; Fanout = 5; REG Node = 'sec_count:T2\|count_6:T2\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 } "NODE_NAME" } } { "count_6.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 47.000 ns minute_count:T3\|enter~20 6 COMB SEXP67 4 " "Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 47.000 ns; Loc. = SEXP67; Fanout = 4; COMB Node = 'minute_count:T3\|enter~20'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 } "NODE_NAME" } } { "minute_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/minute_count.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 54.000 ns minute_count:T3\|count_10:T1\|Cout1 7 REG LC70 6 " "Info: 7: + IC(0.000 ns) + CELL(7.000 ns) = 54.000 ns; Loc. = LC70; Fanout = 6; REG Node = 'minute_count:T3\|count_10:T1\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 } "NODE_NAME" } } { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 63.000 ns minute_count:T3\|count_6:T2\|Cout1 8 REG LC15 3 " "Info: 8: + IC(2.000 ns) + CELL(7.000 ns) = 63.000 ns; Loc. = LC15; Fanout = 3; REG Node = 'minute_count:T3\|count_6:T2\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 } "NODE_NAME" } } { "count_6.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 73.000 ns hour_count:T4\|enter~10 9 COMB SEXP3 8 " "Info: 9: + IC(2.000 ns) + CELL(8.000 ns) = 73.000 ns; Loc. = SEXP3; Fanout = 8; COMB Node = 'hour_count:T4\|enter~10'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 } "NODE_NAME" } } { "hour_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/hour_count.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.000 ns) 79.000 ns hour_count:T4\|count_24:T1\|cnt1\[0\] 10 REG LC12 24 " "Info: 10: + IC(0.000 ns) + CELL(6.000 ns) = 79.000 ns; Loc. = LC12; Fanout = 24; REG Node = 'hour_count:T4\|count_24:T1\|cnt1\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "67.000 ns ( 84.81 % ) " "Info: Total cell delay = 67.000 ns ( 84.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.000 ns ( 15.19 % ) " "Info: Total interconnect delay = 12.000 ns ( 15.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "79.000 ns" { Button1 config:T5|count_4:T1|temp[0] time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "79.000 ns" { Button1 {} Button1~out {} config:T5|count_4:T1|temp[0] {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} sec_count:T2|count_6:T2|Cout1 {} minute_count:T3|enter~20 {} minute_count:T3|count_10:T1|Cout1 {} minute_count:T3|count_6:T2|Cout1 {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.000 ns + " "Info: + Micro clock to output delay of source is 1.000 ns" {  } { { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.000 ns + Longest register pin " "Info: + Longest register to pin delay is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hour_count:T4\|count_24:T1\|cnt1\[0\] 1 REG LC12 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC12; Fanout = 24; REG Node = 'hour_count:T4\|count_24:T1\|cnt1\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "count_24.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_24.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 9.000 ns hour_count:T4\|four2seven:T2\|Mux0~9 2 COMB LC14 1 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 9.000 ns; Loc. = LC14; Fanout = 1; COMB Node = 'hour_count:T4\|four2seven:T2\|Mux0~9'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { hour_count:T4|count_24:T1|cnt1[0] hour_count:T4|four2seven:T2|Mux0~9 } "NODE_NAME" } } { "four2seven.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/four2seven.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.000 ns) 13.000 ns LED_6\[6\] 3 PIN PIN_5 0 " "Info: 3: + IC(0.000 ns) + CELL(4.000 ns) = 13.000 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'LED_6\[6\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { hour_count:T4|four2seven:T2|Mux0~9 LED_6[6] } "NODE_NAME" } } { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 84.62 % ) " "Info: Total cell delay = 11.000 ns ( 84.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 15.38 % ) " "Info: Total interconnect delay = 2.000 ns ( 15.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { hour_count:T4|count_24:T1|cnt1[0] hour_count:T4|four2seven:T2|Mux0~9 LED_6[6] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { hour_count:T4|count_24:T1|cnt1[0] {} hour_count:T4|four2seven:T2|Mux0~9 {} LED_6[6] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 4.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "79.000 ns" { Button1 config:T5|count_4:T1|temp[0] time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 hour_count:T4|enter~10 hour_count:T4|count_24:T1|cnt1[0] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "79.000 ns" { Button1 {} Button1~out {} config:T5|count_4:T1|temp[0] {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} sec_count:T2|count_6:T2|Cout1 {} minute_count:T3|enter~20 {} minute_count:T3|count_10:T1|Cout1 {} minute_count:T3|count_6:T2|Cout1 {} hour_count:T4|enter~10 {} hour_count:T4|count_24:T1|cnt1[0] {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns } { 0.000ns 2.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 6.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { hour_count:T4|count_24:T1|cnt1[0] hour_count:T4|four2seven:T2|Mux0~9 LED_6[6] } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { hour_count:T4|count_24:T1|cnt1[0] {} hour_count:T4|four2seven:T2|Mux0~9 {} LED_6[6] {} } { 0.000ns 2.000ns 0.000ns } { 0.000ns 7.000ns 4.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "minute_count:T3\|count_6:T2\|Cout1 CLR Button1 56.000 ns register " "Info: th for register \"minute_count:T3\|count_6:T2\|Cout1\" (data pin = \"CLR\", clock pin = \"Button1\") is 56.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Button1 destination 62.000 ns + Longest register " "Info: + Longest clock path from clock \"Button1\" to destination register is 62.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns Button1 1 CLK PIN_61 2 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_61; Fanout = 2; CLK Node = 'Button1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Button1 } "NODE_NAME" } } { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 11.000 ns config:T5\|count_4:T1\|temp\[0\] 2 REG LC20 11 " "Info: 2: + IC(2.000 ns) + CELL(7.000 ns) = 11.000 ns; Loc. = LC20; Fanout = 11; REG Node = 'config:T5\|count_4:T1\|temp\[0\]'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { Button1 config:T5|count_4:T1|temp[0] } "NODE_NAME" } } { "count_4.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_4.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 21.000 ns time_trans:T1\|CLK_1~9 3 COMB SEXP36 5 " "Info: 3: + IC(2.000 ns) + CELL(8.000 ns) = 21.000 ns; Loc. = SEXP36; Fanout = 5; COMB Node = 'time_trans:T1\|CLK_1~9'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { config:T5|count_4:T1|temp[0] time_trans:T1|CLK_1~9 } "NODE_NAME" } } { "time_trans.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/time_trans.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 28.000 ns sec_count:T2\|count_10:T1\|Cout1 4 REG LC42 6 " "Info: 4: + IC(0.000 ns) + CELL(7.000 ns) = 28.000 ns; Loc. = LC42; Fanout = 6; REG Node = 'sec_count:T2\|count_10:T1\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 } "NODE_NAME" } } { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(7.000 ns) 37.000 ns sec_count:T2\|count_6:T2\|Cout1 5 REG LC71 5 " "Info: 5: + IC(2.000 ns) + CELL(7.000 ns) = 37.000 ns; Loc. = LC71; Fanout = 5; REG Node = 'sec_count:T2\|count_6:T2\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 } "NODE_NAME" } } { "count_6.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(8.000 ns) 47.000 ns minute_count:T3\|enter~20 6 COMB SEXP67 4 " "Info: 6: + IC(2.000 ns) + CELL(8.000 ns) = 47.000 ns; Loc. = SEXP67; Fanout = 4; COMB Node = 'minute_count:T3\|enter~20'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 } "NODE_NAME" } } { "minute_count.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/minute_count.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(7.000 ns) 54.000 ns minute_count:T3\|count_10:T1\|Cout1 7 REG LC70 6 " "Info: 7: + IC(0.000 ns) + CELL(7.000 ns) = 54.000 ns; Loc. = LC70; Fanout = 6; REG Node = 'minute_count:T3\|count_10:T1\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 } "NODE_NAME" } } { "count_10.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_10.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 62.000 ns minute_count:T3\|count_6:T2\|Cout1 8 REG LC15 3 " "Info: 8: + IC(2.000 ns) + CELL(6.000 ns) = 62.000 ns; Loc. = LC15; Fanout = 3; REG Node = 'minute_count:T3\|count_6:T2\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 } "NODE_NAME" } } { "count_6.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "52.000 ns ( 83.87 % ) " "Info: Total cell delay = 52.000 ns ( 83.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.000 ns ( 16.13 % ) " "Info: Total interconnect delay = 10.000 ns ( 16.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "62.000 ns" { Button1 config:T5|count_4:T1|temp[0] time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "62.000 ns" { Button1 {} Button1~out {} config:T5|count_4:T1|temp[0] {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} sec_count:T2|count_6:T2|Cout1 {} minute_count:T3|enter~20 {} minute_count:T3|count_10:T1|Cout1 {} minute_count:T3|count_6:T2|Cout1 {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 7.000ns 6.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "4.000 ns + " "Info: + Micro hold delay of destination is 4.000 ns" {  } { { "count_6.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 2.000 ns CLR 1 PIN PIN_33 32 " "Info: 1: + IC(0.000 ns) + CELL(2.000 ns) = 2.000 ns; Loc. = PIN_33; Fanout = 32; PIN Node = 'CLR'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "elec_clock.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/elec_clock.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(6.000 ns) 10.000 ns minute_count:T3\|count_6:T2\|Cout1 2 REG LC15 3 " "Info: 2: + IC(2.000 ns) + CELL(6.000 ns) = 10.000 ns; Loc. = LC15; Fanout = 3; REG Node = 'minute_count:T3\|count_6:T2\|Cout1'" {  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { CLR minute_count:T3|count_6:T2|Cout1 } "NODE_NAME" } } { "count_6.vhd" "" { Text "C:/Users/hp/Desktop/数电课设/shudian_elec-clock/count_6.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 80.00 % ) " "Info: Total cell delay = 8.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.000 ns ( 20.00 % ) " "Info: Total interconnect delay = 2.000 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLR minute_count:T3|count_6:T2|Cout1 } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLR {} CLR~out {} minute_count:T3|count_6:T2|Cout1 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "62.000 ns" { Button1 config:T5|count_4:T1|temp[0] time_trans:T1|CLK_1~9 sec_count:T2|count_10:T1|Cout1 sec_count:T2|count_6:T2|Cout1 minute_count:T3|enter~20 minute_count:T3|count_10:T1|Cout1 minute_count:T3|count_6:T2|Cout1 } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "62.000 ns" { Button1 {} Button1~out {} config:T5|count_4:T1|temp[0] {} time_trans:T1|CLK_1~9 {} sec_count:T2|count_10:T1|Cout1 {} sec_count:T2|count_6:T2|Cout1 {} minute_count:T3|enter~20 {} minute_count:T3|count_10:T1|Cout1 {} minute_count:T3|count_6:T2|Cout1 {} } { 0.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns 2.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 7.000ns 8.000ns 7.000ns 7.000ns 8.000ns 7.000ns 6.000ns } "" } } { "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/apps/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { CLR minute_count:T3|count_6:T2|Cout1 } "NODE_NAME" } } { "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/apps/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { CLR {} CLR~out {} minute_count:T3|count_6:T2|Cout1 {} } { 0.000ns 0.000ns 2.000ns } { 0.000ns 2.000ns 6.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 13:31:13 2022 " "Info: Processing ended: Sun Mar 27 13:31:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
