#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 21 15:19:41 2019
# Process ID: 10197
# Current directory: /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/magnus/Documents/xilinx/newProjectDir/sort/ip_repo/sort_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-3 -flatten_hierarchy full -retiming -resource_sharing on
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10327 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1466.543 ; gain = 76.879 ; free physical = 127 ; free virtual = 3123
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/synth/design_1.vhd:591' bound to instance 'design_1_i' of component 'design_1' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:67]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/synth/design_1.vhd:621]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/synth/design_1.vhd:908]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 1 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (2#1) [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (3#1) [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:477]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (5#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/synth/design_1.vhd:398]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/synth/design_1.vhd:80]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/synth/design_1.vhd:263]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' (6#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' (7#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' (8#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' (9#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' (10#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' (11#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' (11#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' (12#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' (13#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' (14#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' (14#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' (14#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' (15#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (16#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (16#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (16#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (16#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (17#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (18#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (19#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (19#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (19#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (19#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' (19#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (19#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (19#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (19#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s' (20#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (21#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (22#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (23#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/synth/design_1.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (24#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/synth/design_1.vhd:398]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_49M_0' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_49M_0/synth/design_1_rst_ps7_0_49M_0.vhd:59' bound to instance 'rst_ps7_0_49M' of component 'design_1_rst_ps7_0_49M_0' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/synth/design_1.vhd:1090]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_49M_0' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_49M_0/synth/design_1_rst_ps7_0_49M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_49M_0/synth/design_1_rst_ps7_0_49M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (25#1) [/opt/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (26#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (27#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (28#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (29#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (30#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_49M_0' (31#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_49M_0/synth/design_1_rst_ps7_0_49M_0.vhd:74]
INFO: [Synth 8-3491] module 'design_1_sort_ip_0_0' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_sort_ip_0_0/synth/design_1_sort_ip_0_0.vhd:56' bound to instance 'sort_ip_0' of component 'design_1_sort_ip_0_0' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/synth/design_1.vhd:1103]
INFO: [Synth 8-638] synthesizing module 'design_1_sort_ip_0_0' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_sort_ip_0_0/synth/design_1_sort_ip_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'sort_ip_v1_0' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort_ip_v1_0.vhd:10' bound to instance 'U0' of component 'sort_ip_v1_0' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_sort_ip_0_0/synth/design_1_sort_ip_0_0.vhd:146]
INFO: [Synth 8-638] synthesizing module 'sort_ip_v1_0' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort_ip_v1_0.vhd:54]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'sort_ip_v1_0_S00_AXI' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort_ip_v1_0_S00_AXI.vhd:5' bound to instance 'sort_ip_v1_0_S00_AXI_inst' of component 'sort_ip_v1_0_S00_AXI' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort_ip_v1_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'sort_ip_v1_0_S00_AXI' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort_ip_v1_0_S00_AXI.vhd:93]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort_ip_v1_0_S00_AXI.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'sort_ip_v1_0_S00_AXI' (32#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort_ip_v1_0_S00_AXI.vhd:93]
	Parameter logN bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'bitonicSort' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:68' bound to instance 'sorter' of component 'bitonicSort' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort_ip_v1_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'bitonicSort' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:79]
	Parameter logN bound to: 6 - type: integer 
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
INFO: [Synth 8-638] synthesizing module 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:30]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'minMax' (33#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:30]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
INFO: [Synth 8-638] synthesizing module 'minMax__parameterized1' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:30]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'minMax__parameterized1' (33#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:30]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'minMax' declared at '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:18' bound to instance 'swap' of component 'minMax' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:115]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 1 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
	Parameter dir bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'bitonicSort' (34#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'sort_ip_v1_0' (35#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort_ip_v1_0.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_sort_ip_0_0' (36#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_sort_ip_0_0/synth/design_1_sort_ip_0_0.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'design_1' (37#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/synth/design_1.vhd:621]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (38#1) [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:40]
WARNING: [Synth 8-3331] design sort_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sort_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sort_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sort_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sort_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sort_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized6 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized6 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized3 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized3 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized5 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized5 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized4 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized4 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axi_register_slice__parameterized0 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axi_register_slice has unconnected port aclk2x
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 1641.293 ; gain = 251.629 ; free physical = 269 ; free virtual = 3138
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1641.293 ; gain = 251.629 ; free physical = 278 ; free virtual = 3148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 1641.293 ; gain = 251.629 ; free physical = 278 ; free virtual = 3148
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_49M_0/design_1_rst_ps7_0_49M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_49M/U0'
Finished Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_49M_0/design_1_rst_ps7_0_49M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_49M/U0'
Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_49M_0/design_1_rst_ps7_0_49M_0.xdc] for cell 'design_1_i/rst_ps7_0_49M/U0'
Finished Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_49M_0/design_1_rst_ps7_0_49M_0.xdc] for cell 'design_1_i/rst_ps7_0_49M/U0'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1920.598 ; gain = 0.000 ; free physical = 128 ; free virtual = 2866
Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1920.598 ; gain = 0.000 ; free physical = 128 ; free virtual = 2866
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1920.598 ; gain = 0.000 ; free physical = 127 ; free virtual = 2867
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1920.598 ; gain = 0.000 ; free physical = 127 ; free virtual = 2867
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1920.598 ; gain = 0.000 ; free physical = 127 ; free virtual = 2867
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 1920.598 ; gain = 530.934 ; free physical = 244 ; free virtual = 2986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 1920.598 ; gain = 530.934 ; free physical = 244 ; free virtual = 2986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_49M/U0. (constraint file  /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sort_ip_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_49M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 1920.598 ; gain = 530.934 ; free physical = 246 ; free virtual = 2988
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5544] ROM "dataArrayIn2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataArrayIn4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataArrayIn6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataArrayIn8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataArrayIn10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataArrayIn12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataArrayIn14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataArrayIn16" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataArrayIn18" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataArrayIn20" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataArrayIn22" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataArrayIn24" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataArrayIn26" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataArrayIn28" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataArrayIn29" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out16" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out18" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out20" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out22" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out24" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out26" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out28" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out29" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
WARNING: [Synth 8-327] inferring latch for variable 'reg_data_out_reg' [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/a699/hdl/sort_ip_v1_0_S00_AXI.vhd:343]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:01 . Memory (MB): peak = 1920.598 ; gain = 530.934 ; free physical = 228 ; free virtual = 2976
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |sort_ip_v1_0_S00_AXI__GB0 |           1|     36186|
|2     |sort_ip_v1_0_S00_AXI__GB1 |           1|     19799|
|3     |bitonicSort__GB0          |           1|     17460|
|4     |bitonicSort__GB1          |           1|     14700|
|5     |bitonicSort__GB2          |           1|      8160|
|6     |design_1__GC0             |           1|      2802|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 1     
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 42    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 62    
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 38    
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1400  
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 69    
	   3 Input      1 Bit        Muxes := 56    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sort_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 62    
	   2 Input     32 Bit        Muxes := 30    
	   2 Input      8 Bit        Muxes := 56    
	   2 Input      1 Bit        Muxes := 40    
	   3 Input      1 Bit        Muxes := 56    
Module minMax__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__197 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__198 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__199 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__200 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__201 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__202 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__203 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__204 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__205 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__206 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__207 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__208 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__209 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__210 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__211 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__212 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__213 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__214 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__215 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__216 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__217 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__218 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__219 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__96 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__97 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__98 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__99 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__100 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__101 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__220 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__221 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__222 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__102 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__103 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__104 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__105 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__106 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__107 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__108 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__109 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__223 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__224 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__225 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__226 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__227 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__110 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__111 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__112 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__113 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__114 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__115 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__116 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__117 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__118 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__119 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__120 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__121 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__122 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__123 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__124 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__125 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__228 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__229 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__230 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__126 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__127 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__128 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__129 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__130 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__131 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__132 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__133 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__231 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__232 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__233 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__234 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__235 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__134 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__135 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__136 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__137 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__139 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__140 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__141 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__142 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__143 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__144 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__145 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__146 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__147 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__148 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__149 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__236 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__237 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__238 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__150 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__151 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__152 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__153 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__239 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__240 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__241 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__242 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__154 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__155 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__156 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__157 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__243 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__158 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__159 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__160 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__161 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__162 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__163 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__164 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__165 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__166 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__167 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__168 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__169 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__170 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__171 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__172 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__173 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__244 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__245 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__246 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__174 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__175 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__176 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__247 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__248 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__177 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__249 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__250 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__251 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__252 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__178 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__179 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__180 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__181 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__182 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__253 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__184 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__185 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__254 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__255 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__256 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__257 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__186 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__187 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__188 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__189 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__190 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__191 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__258 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__259 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__260 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__192 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__193 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__194 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__195 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__261 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__262 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__263 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__264 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__196 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__197 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__198 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__199 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__265 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__200 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__266 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__267 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__268 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__201 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__269 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__270 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__271 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__272 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__273 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__202 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__274 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__203 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__204 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__205 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__206 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__275 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__276 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__277 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__278 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__207 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__208 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__279 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__280 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__209 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__281 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__210 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__282 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__283 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__284 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__285 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__211 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__212 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__286 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__287 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__288 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__213 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__214 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__289 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__290 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__215 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__216 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__291 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__292 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__217 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__218 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__293 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__294 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__219 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__295 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__220 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__296 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__297 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__221 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__298 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__299 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__222 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__300 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__301 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__223 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__302 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__224 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__303 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__225 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__304 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__226 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__305 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__227 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__306 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__307 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__228 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__308 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__309 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__310 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__311 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__312 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__313 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__314 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__315 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__316 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__317 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__318 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__319 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__320 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__321 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__322 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__323 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__324 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__325 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__326 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__327 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__328 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__329 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__330 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__331 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__332 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__333 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__334 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__335 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__336 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__337 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__338 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__339 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__340 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__341 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__342 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__343 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__344 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__345 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__346 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__347 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__348 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__349 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__350 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__351 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__352 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__353 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__354 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__355 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__356 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__357 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__358 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__359 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__360 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__361 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__362 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__363 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__364 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__365 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__366 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__367 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__368 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__369 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__370 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__371 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__372 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__373 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__374 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__375 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__376 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__377 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__378 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__379 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__380 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__381 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__382 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__383 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__384 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__385 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__386 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__229 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__230 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__231 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__232 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__233 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__234 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__235 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__387 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__388 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__389 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__390 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__391 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__392 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__393 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__394 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__395 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__396 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__397 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__398 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__399 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__400 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__401 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__402 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__403 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__404 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__405 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__406 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__407 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__236 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__408 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__409 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__410 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__237 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__238 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1__239 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__411 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__412 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__413 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__414 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__415 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__416 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__417 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__418 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__419 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__420 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__421 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__422 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__423 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__424 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__425 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__426 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__427 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__428 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__429 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__430 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax__431 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module minMax 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "dataArrayIn29" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_data_out29" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dataArrayIn29" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3886] merging instance 'design_1_i/sort_ip_0/sort_ip_v1_0_S00_AXI_insti_0/axi_rresp_reg[0]' (FDRE) to 'design_1_i/sort_ip_0/sort_ip_v1_0_S00_AXI_insti_0/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sort_ip_0/sort_ip_v1_0_S00_AXI_insti_0/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/sort_ip_0/sort_ip_v1_0_S00_AXI_insti_0/axi_bresp_reg[0]' (FDRE) to 'design_1_i/sort_ip_0/sort_ip_v1_0_S00_AXI_insti_0/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/sort_ip_0/sort_ip_v1_0_S00_AXI_insti_0/\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/rst_ps7_0_49M/U0/SEQ/pr_dec_reg[1]' (FD) to 'design_1_i/i_0/rst_ps7_0_49M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/rst_ps7_0_49M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'design_1_i/i_0/rst_ps7_0_49M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:27 . Memory (MB): peak = 1920.598 ; gain = 530.934 ; free physical = 147 ; free virtual = 2935
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |sort_ip_v1_0_S00_AXI__GB0 |           1|      3598|
|2     |sort_ip_v1_0_S00_AXI__GB1 |           1|      1024|
|3     |bitonicSort__GB0          |           1|     24735|
|4     |bitonicSort__GB1          |           1|     20825|
|5     |bitonicSort__GB2          |           1|     11560|
|6     |design_1__GC0             |           1|      2342|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:34 . Memory (MB): peak = 2056.598 ; gain = 666.934 ; free physical = 135 ; free virtual = 2639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:02:01 . Memory (MB): peak = 2185.621 ; gain = 795.957 ; free physical = 143 ; free virtual = 2066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |bitonicSort__GB0         |           1|     24735|
|2     |bitonicSort__GB1         |           1|     20825|
|3     |bitonicSort__GB2         |           1|     11560|
|4     |design_1__GC0            |           1|      2342|
|5     |design_1_sort_ip_0_0_GT0 |           1|      4622|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `bitonicSort__GB0`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `bitonicSort__GB0' done


INFO: [Synth 8-5816] Retiming module `bitonicSort__GB1`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `bitonicSort__GB1' done


INFO: [Synth 8-5816] Retiming module `bitonicSort__GB2`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `bitonicSort__GB2' done


INFO: [Synth 8-5816] Retiming module `design_1_sort_ip_0_0_GT0`
	Effective logic levels is 2, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_sort_ip_0_0_GT0' done


INFO: [Synth 8-5816] Retiming module `design_1_sort_ip_0_0`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_sort_ip_0_0' done


INFO: [Synth 8-5816] Retiming module `processing_system7_v5_5_processing_system7`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `processing_system7_v5_5_processing_system7' done


INFO: [Synth 8-5816] Retiming module `design_1_processing_system7_0_0`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_processing_system7_0_0' done


INFO: [Synth 8-5816] Retiming module `design_1_auto_pc_0`
	Effective logic levels on critical path before retiming is: 9
	Total number of crtical paths = 4

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4(fixed:BRAM/DSP/SRL) to design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4(fixed:BRAM/DSP/SRL) is: 8
		Effective logic levels found across for latency (=1) is: 8
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 8
	Total number of crtical paths = 28
	Numbers of forward move = 0, and backward move = 2

	Retimed registers names:
		design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret
		design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__0
		design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__1
		design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__2
		design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__3
		design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__4
		design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret
		design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__0
		design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__1
		design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__2
		design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__3
		design_1_i/i_0/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__4
 

INFO: [Synth 8-5816] Retiming module `design_1_auto_pc_0' done


INFO: [Synth 8-5816] Retiming module `design_1_ps7_0_axi_periph_0`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_ps7_0_axi_periph_0' done


INFO: [Synth 8-5816] Retiming module `proc_sys_reset`
	Effective logic levels on critical path before retiming is: 8
	Total number of crtical paths = 1

	Optimizing at the module level
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 7
	Total number of crtical paths = 1
	Numbers of forward move = 0, and backward move = 1

	Retimed registers names:
		design_1_i/i_0/rst_ps7_0_49M/U0/EXT_LPF/lpf_int_reg_bret
		design_1_i/i_0/rst_ps7_0_49M/U0/EXT_LPF/lpf_int_reg_bret__0
		design_1_i/i_0/rst_ps7_0_49M/U0/EXT_LPF/lpf_int_reg_bret__1
		design_1_i/i_0/rst_ps7_0_49M/U0/EXT_LPF/lpf_int_reg_bret__2
 

INFO: [Synth 8-5816] Retiming module `proc_sys_reset' done


INFO: [Synth 8-5816] Retiming module `design_1_rst_ps7_0_49M_0`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_rst_ps7_0_49M_0' done


INFO: [Synth 8-5816] Retiming module `design_1__GC0`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1__GC0' done


INFO: [Synth 8-5816] Retiming module `design_1`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1' done


INFO: [Synth 8-5816] Retiming module `design_1_wrapper`
	Effective logic levels is 0, the effective logic levels of whole design is 9
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `design_1_wrapper' done


INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[31]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[30]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[29]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[28]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[27]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[26]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[25]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[24]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[23]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[22]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[21]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[20]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[19]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[18]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[17]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[16]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[15]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[14]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[13]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[12]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[11]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[10]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[9]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[8]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[7]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[6]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[5]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[4]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[3]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[2]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[1]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sort_ip_v1_0_S00_AXI_inst/reg_data_out_reg[0]) is unused and will be removed from module design_1_sort_ip_0_0.
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__4' (FD) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__4'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__3' (FD) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__3'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__2' (FD) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__2'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__1' (FD) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__1'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret__0' (FD) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret__0'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]_bret' (FD) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]_bret'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:04 ; elapsed = 00:03:31 . Memory (MB): peak = 3462.770 ; gain = 2073.105 ; free physical = 1333 ; free virtual = 2143
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `design_1_sort_ip_0_0`
	Numbers of forward move = 0, and backward move = 32

	Retimed registers names:
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[17]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[20]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[22]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[24]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[26]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[28]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[29]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[30]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]_bret__4
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]_bret
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]_bret__0
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]_bret__1
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]_bret__2
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]_bret__3
		design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]_bret__4
 

INFO: [Synth 8-5816] Retiming module `design_1_sort_ip_0_0' done


INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:10 ; elapsed = 00:03:37 . Memory (MB): peak = 3462.770 ; gain = 2073.105 ; free physical = 1325 ; free virtual = 2142
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:10 ; elapsed = 00:03:37 . Memory (MB): peak = 3462.770 ; gain = 2073.105 ; free physical = 1325 ; free virtual = 2142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:14 ; elapsed = 00:03:40 . Memory (MB): peak = 3462.770 ; gain = 2073.105 ; free physical = 1325 ; free virtual = 2143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BIBUF   |   130|
|2     |BUFG    |     1|
|3     |CARRY4  |   690|
|4     |LUT1    |   123|
|5     |LUT2    |   773|
|6     |LUT3    |  2229|
|7     |LUT4    |  3620|
|8     |LUT5    |  4569|
|9     |LUT6    | 17912|
|10    |PS7     |     1|
|11    |SRL16   |     1|
|12    |SRL16E  |    18|
|13    |SRLC32E |    47|
|14    |FDR     |     8|
|15    |FDRE    |  1297|
|16    |FDSE    |    32|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------+-------------------------------------------+------+
|      |Instance                     |Module                                     |Cells |
+------+-----------------------------+-------------------------------------------+------+
|1     |top                          |                                           | 31451|
|2     |  design_1_i                 |design_1                                   | 31451|
|3     |    sort_ip_0                |design_1_sort_ip_0_0                       | 29998|
|4     |    processing_system7_0     |design_1_processing_system7_0_0            |   244|
|5     |      inst                   |processing_system7_v5_5_processing_system7 |   244|
|6     |    ps7_0_axi_periph         |design_1_ps7_0_axi_periph_0                |  1140|
|7     |      \s00_couplers/auto_pc  |design_1_auto_pc_0                         |  1140|
|8     |    rst_ps7_0_49M            |design_1_rst_ps7_0_49M_0                   |    69|
|9     |      U0                     |proc_sys_reset                             |    69|
+------+-----------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:14 ; elapsed = 00:03:40 . Memory (MB): peak = 3462.770 ; gain = 2073.105 ; free physical = 1325 ; free virtual = 2143
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:07 ; elapsed = 00:03:33 . Memory (MB): peak = 3462.770 ; gain = 1793.801 ; free physical = 1381 ; free virtual = 2201
Synthesis Optimization Complete : Time (s): cpu = 00:03:14 ; elapsed = 00:03:41 . Memory (MB): peak = 3462.777 ; gain = 2073.105 ; free physical = 1378 ; free virtual = 2202
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 699 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_sort_ip_0_0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3462.777 ; gain = 0.000 ; free physical = 1253 ; free virtual = 2150
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
363 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:19 ; elapsed = 00:03:46 . Memory (MB): peak = 3462.777 ; gain = 2073.234 ; free physical = 1476 ; free virtual = 2375
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3462.777 ; gain = 0.000 ; free physical = 1473 ; free virtual = 2375
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/synth_1/design_1_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3486.781 ; gain = 24.004 ; free physical = 1453 ; free virtual = 2362
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 21 15:23:46 2019...
