TimeQuest Timing Analyzer report for DE2_CCD
Wed May 03 10:30:10 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CCD_MCLK'
 13. Slow 1200mV 85C Model Setup: 'GPIO_1[10]'
 14. Slow 1200mV 85C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 15. Slow 1200mV 85C Model Setup: 'KEY[3]'
 16. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 17. Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'GPIO_1[10]'
 19. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 20. Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'CCD_MCLK'
 22. Slow 1200mV 85C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 23. Slow 1200mV 85C Model Hold: 'KEY[3]'
 24. Slow 1200mV 85C Model Recovery: 'CCD_MCLK'
 25. Slow 1200mV 85C Model Recovery: 'GPIO_1[10]'
 26. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'GPIO_1[10]'
 28. Slow 1200mV 85C Model Removal: 'CCD_MCLK'
 29. Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO_1[10]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'CCD_MCLK'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'KEY[3]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Propagation Delay
 41. Minimum Propagation Delay
 42. Output Enable Times
 43. Minimum Output Enable Times
 44. Output Disable Times
 45. Minimum Output Disable Times
 46. Slow 1200mV 85C Model Metastability Summary
 47. Slow 1200mV 0C Model Fmax Summary
 48. Slow 1200mV 0C Model Setup Summary
 49. Slow 1200mV 0C Model Hold Summary
 50. Slow 1200mV 0C Model Recovery Summary
 51. Slow 1200mV 0C Model Removal Summary
 52. Slow 1200mV 0C Model Minimum Pulse Width Summary
 53. Slow 1200mV 0C Model Setup: 'CCD_MCLK'
 54. Slow 1200mV 0C Model Setup: 'GPIO_1[10]'
 55. Slow 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 56. Slow 1200mV 0C Model Setup: 'KEY[3]'
 57. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 58. Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 59. Slow 1200mV 0C Model Hold: 'GPIO_1[10]'
 60. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 61. Slow 1200mV 0C Model Hold: 'CCD_MCLK'
 62. Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 63. Slow 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 64. Slow 1200mV 0C Model Hold: 'KEY[3]'
 65. Slow 1200mV 0C Model Recovery: 'CCD_MCLK'
 66. Slow 1200mV 0C Model Recovery: 'GPIO_1[10]'
 67. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 68. Slow 1200mV 0C Model Removal: 'GPIO_1[10]'
 69. Slow 1200mV 0C Model Removal: 'CCD_MCLK'
 70. Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO_1[10]'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'CCD_MCLK'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'KEY[3]'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 77. Setup Times
 78. Hold Times
 79. Clock to Output Times
 80. Minimum Clock to Output Times
 81. Propagation Delay
 82. Minimum Propagation Delay
 83. Output Enable Times
 84. Minimum Output Enable Times
 85. Output Disable Times
 86. Minimum Output Disable Times
 87. Slow 1200mV 0C Model Metastability Summary
 88. Fast 1200mV 0C Model Setup Summary
 89. Fast 1200mV 0C Model Hold Summary
 90. Fast 1200mV 0C Model Recovery Summary
 91. Fast 1200mV 0C Model Removal Summary
 92. Fast 1200mV 0C Model Minimum Pulse Width Summary
 93. Fast 1200mV 0C Model Setup: 'CCD_MCLK'
 94. Fast 1200mV 0C Model Setup: 'GPIO_1[10]'
 95. Fast 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 96. Fast 1200mV 0C Model Setup: 'KEY[3]'
 97. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 98. Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 99. Fast 1200mV 0C Model Hold: 'GPIO_1[10]'
100. Fast 1200mV 0C Model Hold: 'CLOCK_50'
101. Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
102. Fast 1200mV 0C Model Hold: 'CCD_MCLK'
103. Fast 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
104. Fast 1200mV 0C Model Hold: 'KEY[3]'
105. Fast 1200mV 0C Model Recovery: 'CCD_MCLK'
106. Fast 1200mV 0C Model Recovery: 'GPIO_1[10]'
107. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
108. Fast 1200mV 0C Model Removal: 'GPIO_1[10]'
109. Fast 1200mV 0C Model Removal: 'CCD_MCLK'
110. Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO_1[10]'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'KEY[3]'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'CCD_MCLK'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
117. Setup Times
118. Hold Times
119. Clock to Output Times
120. Minimum Clock to Output Times
121. Propagation Delay
122. Minimum Propagation Delay
123. Output Enable Times
124. Minimum Output Enable Times
125. Output Disable Times
126. Minimum Output Disable Times
127. Fast 1200mV 0C Model Metastability Summary
128. Multicorner Timing Analysis Summary
129. Setup Times
130. Hold Times
131. Clock to Output Times
132. Minimum Clock to Output Times
133. Propagation Delay
134. Minimum Propagation Delay
135. Board Trace Model Assignments
136. Input Transition Times
137. Signal Integrity Metrics (Slow 1200mv 0c Model)
138. Signal Integrity Metrics (Slow 1200mv 85c Model)
139. Signal Integrity Metrics (Fast 1200mv 0c Model)
140. Setup Transfers
141. Hold Transfers
142. Recovery Transfers
143. Removal Transfers
144. Report TCCS
145. Report RSKM
146. Unconstrained Paths
147. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; DE2_CCD                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                      ; Targets                                       ;
+-------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+
; CCD_MCLK                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CCD_MCLK }                                  ;
; CLOCK_50                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CLOCK_50 }                                  ;
; GPIO_1[10]                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { GPIO_1[10] }                                ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { I2C_CCD_Config:u7|mI2C_CTRL_CLK }           ;
; KEY[3]                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { KEY[3] }                                    ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[0] } ;
; u6|sdram_pll1|altpll_component|pll|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[1] } ;
+-------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                       ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note                                                          ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
; 36.57 MHz  ; 36.57 MHz       ; CCD_MCLK                                  ;                                                               ;
; 126.97 MHz ; 126.97 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[0] ;                                                               ;
; 148.3 MHz  ; 148.3 MHz       ; CLOCK_50                                  ;                                                               ;
; 247.83 MHz ; 237.53 MHz      ; GPIO_1[10]                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 289.27 MHz ; 289.27 MHz      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;                                                               ;
; 355.49 MHz ; 250.0 MHz       ; KEY[3]                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; CCD_MCLK                                  ; -26.347 ; -907169.553   ;
; GPIO_1[10]                                ; -3.035  ; -468.900      ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -2.457  ; -87.594       ;
; KEY[3]                                    ; -1.813  ; -3.623        ;
; CLOCK_50                                  ; -0.600  ; -0.842        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 1.788   ; 0.000         ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO_1[10]                                ; -0.108 ; -0.108        ;
; CLOCK_50                                  ; 0.171  ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.351  ; 0.000         ;
; CCD_MCLK                                  ; 0.383  ; 0.000         ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 0.402  ; 0.000         ;
; KEY[3]                                    ; 0.440  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CCD_MCLK                                  ; -2.761 ; -2732.251     ;
; GPIO_1[10]                                ; -0.983 ; -113.691      ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 2.916  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                             ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; GPIO_1[10]                                ; 0.351 ; 0.000         ;
; CCD_MCLK                                  ; 0.826 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 5.279 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO_1[10]                                ; -3.210 ; -518.916      ;
; CCD_MCLK                                  ; -3.000 ; -82672.221    ;
; KEY[3]                                    ; -3.000 ; -5.720        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.285 ; -64.250       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.695  ; 0.000         ;
; CLOCK_50                                  ; 9.678  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CCD_MCLK'                                                                                                                                                                                                                                                                                                      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                             ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -26.347 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.676     ;
; -26.215 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.544     ;
; -26.196 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.525     ;
; -26.177 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.506     ;
; -26.130 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 27.031     ;
; -26.083 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.984     ;
; -26.074 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.975     ;
; -26.049 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.378     ;
; -26.045 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.374     ;
; -26.030 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.359     ;
; -26.026 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.355     ;
; -26.015 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[10] ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.916     ;
; -25.998 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.899     ;
; -25.979 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.880     ;
; -25.979 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.880     ;
; -25.972 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.301     ;
; -25.964 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.293     ;
; -25.943 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.844     ;
; -25.942 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.843     ;
; -25.923 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.824     ;
; -25.918 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.247     ;
; -25.884 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.213     ;
; -25.883 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[10] ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.784     ;
; -25.879 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.208     ;
; -25.864 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[10] ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.765     ;
; -25.860 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.189     ;
; -25.855 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.326      ; 27.179     ;
; -25.851 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.180     ;
; -25.847 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.748     ;
; -25.832 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.733     ;
; -25.828 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.729     ;
; -25.821 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[5][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.101     ; 26.718     ;
; -25.819 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.720     ;
; -25.813 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.714     ;
; -25.811 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.712     ;
; -25.792 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.693     ;
; -25.786 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.115     ;
; -25.783 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.112     ;
; -25.776 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.677     ;
; -25.768 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.103     ; 26.663     ;
; -25.767 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.096     ;
; -25.764 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.665     ;
; -25.761 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.103     ; 26.656     ;
; -25.757 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.658     ;
; -25.752 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.081     ;
; -25.749 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[5][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.101     ; 26.646     ;
; -25.737 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[9]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.638     ;
; -25.733 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.062     ;
; -25.719 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.048     ;
; -25.717 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[10] ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.618     ;
; -25.708 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.037     ;
; -25.705 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.099     ; 26.604     ;
; -25.704 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.099     ; 26.603     ;
; -25.700 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.029     ;
; -25.700 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 27.029     ;
; -25.698 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[10] ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.599     ;
; -25.698 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.099     ; 26.597     ;
; -25.689 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[5][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.101     ; 26.586     ;
; -25.687 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.588     ;
; -25.681 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.582     ;
; -25.673 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[5][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.131     ; 26.540     ;
; -25.669 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][2] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 26.998     ;
; -25.665 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.099     ; 26.564     ;
; -25.664 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[5][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.131     ; 26.531     ;
; -25.662 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.563     ;
; -25.653 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 26.982     ;
; -25.651 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 26.980     ;
; -25.645 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 26.974     ;
; -25.645 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.546     ;
; -25.632 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.533     ;
; -25.632 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 26.961     ;
; -25.626 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.527     ;
; -25.620 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 26.949     ;
; -25.605 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[9]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.506     ;
; -25.601 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[5][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.131     ; 26.468     ;
; -25.601 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 26.930     ;
; -25.600 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[3][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.051     ; 26.547     ;
; -25.593 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[3][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.051     ; 26.540     ;
; -25.592 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[5][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.131     ; 26.459     ;
; -25.591 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[5][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.101     ; 26.488     ;
; -25.591 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[6][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.326      ; 26.915     ;
; -25.586 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 26.915     ;
; -25.586 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[9]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.487     ;
; -25.586 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.069     ; 26.515     ;
; -25.585 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.099     ; 26.484     ;
; -25.584 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.099     ; 26.483     ;
; -25.578 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.099     ; 26.477     ;
; -25.576 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 26.905     ;
; -25.573 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.099     ; 26.472     ;
; -25.572 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.099     ; 26.471     ;
; -25.568 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 26.897     ;
; -25.567 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 26.896     ;
; -25.566 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.099     ; 26.465     ;
; -25.555 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][2] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.097     ; 26.456     ;
; -25.555 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[5][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.101     ; 26.452     ;
; -25.553 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 26.882     ;
; -25.545 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.099     ; 26.444     ;
; -25.541 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[5][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.131     ; 26.408     ;
; -25.536 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[6][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.326      ; 26.860     ;
; -25.534 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.331      ; 26.863     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO_1[10]'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.035 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.627      ;
; -3.030 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.622      ;
; -2.978 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.570      ;
; -2.923 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.407     ; 3.514      ;
; -2.910 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.502      ;
; -2.898 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.490      ;
; -2.891 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.483      ;
; -2.883 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.407     ; 3.474      ;
; -2.879 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.471      ;
; -2.846 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.438      ;
; -2.840 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.407     ; 3.431      ;
; -2.832 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.424      ;
; -2.805 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.082     ; 3.721      ;
; -2.801 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.402     ; 3.397      ;
; -2.798 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.407     ; 3.389      ;
; -2.780 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.372      ;
; -2.779 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.407     ; 3.370      ;
; -2.778 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[6]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.370      ;
; -2.777 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.402     ; 3.373      ;
; -2.766 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[5]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.358      ;
; -2.759 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.351      ;
; -2.753 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.407     ; 3.344      ;
; -2.753 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.083     ; 3.668      ;
; -2.751 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.407     ; 3.342      ;
; -2.750 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.667      ;
; -2.750 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.667      ;
; -2.750 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.667      ;
; -2.750 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.667      ;
; -2.750 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.667      ;
; -2.750 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.667      ;
; -2.750 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.667      ;
; -2.750 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.667      ;
; -2.750 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.667      ;
; -2.747 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[6]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.339      ;
; -2.738 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.407     ; 3.329      ;
; -2.738 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.655      ;
; -2.738 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.655      ;
; -2.738 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.655      ;
; -2.738 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.655      ;
; -2.738 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.655      ;
; -2.738 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.655      ;
; -2.738 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.655      ;
; -2.738 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.655      ;
; -2.738 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.081     ; 3.655      ;
; -2.735 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.402     ; 3.331      ;
; -2.732 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.407     ; 3.323      ;
; -2.729 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.510     ; 3.217      ;
; -2.717 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.082     ; 3.633      ;
; -2.714 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.306      ;
; -2.709 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.510     ; 3.197      ;
; -2.707 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.299      ;
; -2.695 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.287      ;
; -2.691 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.511     ; 3.178      ;
; -2.691 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.511     ; 3.178      ;
; -2.691 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.511     ; 3.178      ;
; -2.691 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.511     ; 3.178      ;
; -2.691 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.511     ; 3.178      ;
; -2.691 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.511     ; 3.178      ;
; -2.689 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.079     ; 3.608      ;
; -2.688 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.280      ;
; -2.685 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.079     ; 3.604      ;
; -2.681 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.511     ; 3.168      ;
; -2.681 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.511     ; 3.168      ;
; -2.680 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.082     ; 3.596      ;
; -2.679 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.511     ; 3.166      ;
; -2.676 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.513     ; 3.161      ;
; -2.675 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.407     ; 3.266      ;
; -2.674 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.083     ; 3.589      ;
; -2.672 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[9]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.405     ; 3.265      ;
; -2.669 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.402     ; 3.265      ;
; -2.669 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.079     ; 3.588      ;
; -2.666 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.404     ; 3.260      ;
; -2.666 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[6]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.407     ; 3.257      ;
; -2.665 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.079     ; 3.584      ;
; -2.653 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.512     ; 3.139      ;
; -2.653 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.512     ; 3.139      ;
; -2.653 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.512     ; 3.139      ;
; -2.653 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.512     ; 3.139      ;
; -2.653 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.512     ; 3.139      ;
; -2.653 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.512     ; 3.139      ;
; -2.653 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.512     ; 3.139      ;
; -2.653 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.512     ; 3.139      ;
; -2.652 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.402     ; 3.248      ;
; -2.650 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.402     ; 3.246      ;
; -2.647 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.407     ; 3.238      ;
; -2.646 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[4]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.238      ;
; -2.639 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.402     ; 3.235      ;
; -2.634 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[3]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.226      ;
; -2.633 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.402     ; 3.229      ;
; -2.630 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.080     ; 3.548      ;
; -2.630 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.080     ; 3.548      ;
; -2.628 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                             ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.407     ; 3.219      ;
; -2.628 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.083     ; 3.543      ;
; -2.628 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.080     ; 3.546      ;
; -2.627 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[5]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.406     ; 3.219      ;
; -2.626 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.080     ; 3.544      ;
; -2.626 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.080     ; 3.544      ;
; -2.625 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.481     ; 3.142      ;
; -2.625 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.481     ; 3.142      ;
; -2.625 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.481     ; 3.142      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                       ;
+--------+---------------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.457 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 3.374      ;
; -2.228 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 3.145      ;
; -2.206 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.124      ;
; -2.125 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 3.043      ;
; -2.080 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.996      ;
; -2.080 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.996      ;
; -2.080 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.996      ;
; -2.080 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.996      ;
; -2.080 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.996      ;
; -2.080 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.996      ;
; -2.080 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.996      ;
; -2.080 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.996      ;
; -2.080 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.996      ;
; -2.080 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.996      ;
; -2.020 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.936      ;
; -2.020 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.936      ;
; -2.020 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.936      ;
; -2.020 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.936      ;
; -2.020 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.936      ;
; -2.020 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.936      ;
; -2.020 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.936      ;
; -2.020 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.936      ;
; -2.020 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.936      ;
; -2.020 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.936      ;
; -2.018 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.936      ;
; -2.010 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.926      ;
; -2.010 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.926      ;
; -2.010 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.926      ;
; -2.010 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.926      ;
; -2.010 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.926      ;
; -2.010 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.926      ;
; -2.010 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.926      ;
; -2.010 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.926      ;
; -2.010 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.926      ;
; -2.010 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.926      ;
; -1.995 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.913      ;
; -1.989 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.511     ; 2.476      ;
; -1.960 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.878      ;
; -1.904 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.511     ; 2.391      ;
; -1.868 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.511     ; 2.355      ;
; -1.846 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.763      ;
; -1.804 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.722      ;
; -1.798 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.716      ;
; -1.781 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.698      ;
; -1.780 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.697      ;
; -1.780 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.697      ;
; -1.780 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.697      ;
; -1.780 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.697      ;
; -1.780 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[9]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.697      ;
; -1.780 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.697      ;
; -1.780 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.697      ;
; -1.780 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.697      ;
; -1.780 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.697      ;
; -1.780 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.697      ;
; -1.780 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.697      ;
; -1.773 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.690      ;
; -1.773 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.690      ;
; -1.773 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.690      ;
; -1.773 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.690      ;
; -1.773 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[9]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.690      ;
; -1.773 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.690      ;
; -1.773 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.690      ;
; -1.773 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.690      ;
; -1.773 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.690      ;
; -1.773 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.690      ;
; -1.767 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.686      ;
; -1.731 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.647      ;
; -1.731 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.647      ;
; -1.731 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.647      ;
; -1.731 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.647      ;
; -1.731 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.647      ;
; -1.731 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.647      ;
; -1.731 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.647      ;
; -1.731 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.647      ;
; -1.731 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.647      ;
; -1.731 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.647      ;
; -1.725 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.641      ;
; -1.725 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.641      ;
; -1.725 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.641      ;
; -1.725 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.641      ;
; -1.725 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.641      ;
; -1.725 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.641      ;
; -1.725 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.641      ;
; -1.725 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.641      ;
; -1.725 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.641      ;
; -1.725 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.082     ; 2.641      ;
; -1.713 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.631      ;
; -1.702 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_GO                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.620      ;
; -1.702 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mSetup_ST.0010           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.620      ;
; -1.702 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mSetup_ST.0001           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.620      ;
; -1.702 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mSetup_ST.0000           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.620      ;
; -1.695 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_GO                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.613      ;
; -1.695 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mSetup_ST.0010           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.613      ;
; -1.695 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mSetup_ST.0001           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.613      ;
; -1.695 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mSetup_ST.0000           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.080     ; 2.613      ;
; -1.689 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.606      ;
; -1.689 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.606      ;
; -1.689 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.606      ;
; -1.689 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.606      ;
; -1.689 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[9]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.606      ;
+--------+---------------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'KEY[3]'                                                                                                  ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -1.813 ; VGA_Controller:u1|state[1] ; VGA_Controller:u1|state[0] ; KEY[3]       ; KEY[3]      ; 1.000        ; -0.048     ; 2.783      ;
; -1.810 ; VGA_Controller:u1|state[1] ; VGA_Controller:u1|state[1] ; KEY[3]       ; KEY[3]      ; 1.000        ; -0.043     ; 2.785      ;
; -1.679 ; VGA_Controller:u1|state[0] ; VGA_Controller:u1|state[1] ; KEY[3]       ; KEY[3]      ; 1.000        ; -0.048     ; 2.649      ;
; -1.672 ; VGA_Controller:u1|state[0] ; VGA_Controller:u1|state[0] ; KEY[3]       ; KEY[3]      ; 1.000        ; -0.043     ; 2.647      ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                ;
+--------+------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.600 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.938      ; 4.258      ;
; -0.242 ; CCD_MCLK                           ; CCD_MCLK                        ; CCD_MCLK                        ; CLOCK_50    ; 0.500        ; 2.942      ; 3.904      ;
; -0.118 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.938      ; 4.276      ;
; 0.318  ; CCD_MCLK                           ; CCD_MCLK                        ; CCD_MCLK                        ; CLOCK_50    ; 1.000        ; 2.942      ; 3.844      ;
; 13.257 ; Reset_Delay:u2|oRST_2              ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.104     ; 6.637      ;
; 13.393 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.148     ; 6.457      ;
; 13.405 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.148     ; 6.445      ;
; 13.509 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.148     ; 6.341      ;
; 13.671 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.148     ; 6.179      ;
; 13.993 ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.148     ; 5.857      ;
; 14.005 ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.148     ; 5.845      ;
; 14.006 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.097     ; 5.895      ;
; 14.018 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.097     ; 5.883      ;
; 14.064 ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.148     ; 5.786      ;
; 14.110 ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.148     ; 5.740      ;
; 14.118 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.097     ; 5.783      ;
; 14.208 ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.158     ; 5.632      ;
; 14.246 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.097     ; 5.655      ;
; 14.272 ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.148     ; 5.578      ;
; 14.371 ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.158     ; 5.469      ;
; 14.396 ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.158     ; 5.444      ;
; 14.542 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 5.377      ;
; 14.544 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 5.375      ;
; 14.557 ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.158     ; 5.283      ;
; 14.560 ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.158     ; 5.280      ;
; 14.606 ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.097     ; 5.295      ;
; 14.617 ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.097     ; 5.284      ;
; 14.636 ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.097     ; 5.265      ;
; 14.665 ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.158     ; 5.175      ;
; 14.705 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 5.214      ;
; 14.710 ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.097     ; 5.191      ;
; 14.713 ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.158     ; 5.127      ;
; 14.724 ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.158     ; 5.116      ;
; 14.807 ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 5.084      ;
; 14.827 ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.158     ; 5.013      ;
; 14.830 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.158     ; 5.010      ;
; 14.838 ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.097     ; 5.063      ;
; 14.839 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 5.080      ;
; 14.904 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.022      ;
; 14.904 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.022      ;
; 14.904 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.022      ;
; 14.904 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.022      ;
; 14.904 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.022      ;
; 14.904 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.022      ;
; 14.904 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.022      ;
; 14.904 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.022      ;
; 14.904 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.022      ;
; 14.904 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.022      ;
; 14.916 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.010      ;
; 14.916 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.010      ;
; 14.916 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.010      ;
; 14.916 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.010      ;
; 14.916 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.010      ;
; 14.916 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.010      ;
; 14.916 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.010      ;
; 14.916 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.010      ;
; 14.916 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.010      ;
; 14.916 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 5.010      ;
; 14.935 ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 4.956      ;
; 14.980 ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 4.911      ;
; 14.990 ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.158     ; 4.850      ;
; 15.020 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.906      ;
; 15.020 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.906      ;
; 15.020 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.906      ;
; 15.020 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.906      ;
; 15.020 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.906      ;
; 15.020 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.906      ;
; 15.020 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.906      ;
; 15.020 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.906      ;
; 15.020 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.906      ;
; 15.020 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.906      ;
; 15.124 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 4.795      ;
; 15.163 ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 4.728      ;
; 15.164 ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 4.727      ;
; 15.182 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.744      ;
; 15.182 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.744      ;
; 15.182 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.744      ;
; 15.182 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.744      ;
; 15.182 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.744      ;
; 15.182 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.744      ;
; 15.182 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.744      ;
; 15.182 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.744      ;
; 15.182 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.744      ;
; 15.182 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.744      ;
; 15.203 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 4.716      ;
; 15.258 ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 4.633      ;
; 15.294 ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 4.597      ;
; 15.299 ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 4.592      ;
; 15.322 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 4.597      ;
; 15.329 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 4.590      ;
; 15.360 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.079     ; 4.559      ;
; 15.386 ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.107     ; 4.505      ;
; 15.387 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[21]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.082     ; 4.529      ;
; 15.387 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[20]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.082     ; 4.529      ;
; 15.387 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[11]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.082     ; 4.529      ;
; 15.387 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[12]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.082     ; 4.529      ;
; 15.387 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[13]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.082     ; 4.529      ;
; 15.387 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[14]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.082     ; 4.529      ;
; 15.387 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[15]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.082     ; 4.529      ;
; 15.387 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[16]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.082     ; 4.529      ;
+--------+------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.788 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|RD_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.286     ; 4.874      ;
; 1.788 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mRD           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.286     ; 4.874      ;
; 1.788 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|RD_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.286     ; 4.874      ;
; 1.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|WR_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.286     ; 4.836      ;
; 1.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mWR           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.286     ; 4.836      ;
; 1.826 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|WR_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.286     ; 4.836      ;
; 2.074 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[8]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.282     ; 4.592      ;
; 2.074 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[11]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.282     ; 4.592      ;
; 2.074 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[12]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.282     ; 4.592      ;
; 2.074 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[13]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.282     ; 4.592      ;
; 2.074 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[14]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.282     ; 4.592      ;
; 2.074 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[15]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.282     ; 4.592      ;
; 2.077 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[9]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 4.588      ;
; 2.077 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[10]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 4.588      ;
; 2.077 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[16]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 4.588      ;
; 2.077 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[17]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 4.588      ;
; 2.077 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[18]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 4.588      ;
; 2.083 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[19]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.284     ; 4.581      ;
; 2.083 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[22]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.284     ; 4.581      ;
; 2.083 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[20]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.284     ; 4.581      ;
; 2.083 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[21]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.284     ; 4.581      ;
; 2.123 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.281     ; 4.544      ;
; 2.123 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.281     ; 4.544      ;
; 2.123 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.281     ; 4.544      ;
; 2.123 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.281     ; 4.544      ;
; 2.123 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.281     ; 4.544      ;
; 2.123 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.281     ; 4.544      ;
; 2.123 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.281     ; 4.544      ;
; 2.123 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.281     ; 4.544      ;
; 2.123 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.281     ; 4.544      ;
; 2.123 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.281     ; 4.544      ;
; 2.123 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.281     ; 4.544      ;
; 2.123 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.281     ; 4.544      ;
; 2.123 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.281     ; 4.544      ;
; 2.123 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.281     ; 4.544      ;
; 2.123 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.281     ; 4.544      ;
; 2.124 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.784      ;
; 2.125 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.783      ;
; 2.136 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.772      ;
; 2.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.719      ;
; 2.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[11]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.719      ;
; 2.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.719      ;
; 2.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.719      ;
; 2.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.719      ;
; 2.194 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.285     ; 4.469      ;
; 2.194 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.285     ; 4.469      ;
; 2.194 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.285     ; 4.469      ;
; 2.194 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.285     ; 4.469      ;
; 2.194 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.285     ; 4.469      ;
; 2.194 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.285     ; 4.469      ;
; 2.194 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.285     ; 4.469      ;
; 2.194 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.285     ; 4.469      ;
; 2.194 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.285     ; 4.469      ;
; 2.194 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.285     ; 4.469      ;
; 2.194 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.285     ; 4.469      ;
; 2.194 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.285     ; 4.469      ;
; 2.194 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.285     ; 4.469      ;
; 2.194 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.285     ; 4.469      ;
; 2.194 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.285     ; 4.469      ;
; 2.198 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[9]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 7.709      ;
; 2.198 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[10]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 7.709      ;
; 2.198 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 7.709      ;
; 2.198 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 7.709      ;
; 2.198 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 7.709      ;
; 2.200 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.708      ;
; 2.203 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 7.703      ;
; 2.203 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 7.703      ;
; 2.203 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 7.703      ;
; 2.203 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 7.703      ;
; 2.212 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.696      ;
; 2.242 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.666      ;
; 2.242 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.666      ;
; 2.242 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[11]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.666      ;
; 2.242 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.666      ;
; 2.242 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.666      ;
; 2.242 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.666      ;
; 2.251 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[9]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 7.656      ;
; 2.251 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[10]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 7.656      ;
; 2.251 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 7.656      ;
; 2.251 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 7.656      ;
; 2.251 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 7.656      ;
; 2.254 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.654      ;
; 2.254 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[11]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.654      ;
; 2.254 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.654      ;
; 2.254 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.654      ;
; 2.254 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.654      ;
; 2.256 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 7.650      ;
; 2.256 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 7.650      ;
; 2.256 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 7.650      ;
; 2.256 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 7.650      ;
; 2.258 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.650      ;
; 2.263 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[9]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 7.644      ;
; 2.263 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[10]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 7.644      ;
; 2.263 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 7.644      ;
; 2.263 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 7.644      ;
; 2.263 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 7.644      ;
; 2.264 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.644      ;
; 2.264 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[11]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.644      ;
; 2.264 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.644      ;
; 2.264 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.090     ; 7.644      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO_1[10]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.108 ; KEY[3]                                                                                                                                                       ; CCD_Capture:u3|mSTART                                                                                                                                        ; KEY[3]       ; GPIO_1[10]  ; 0.000        ; 4.796      ; 4.904      ;
; 0.343  ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.447      ; 1.012      ;
; 0.347  ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.447      ; 1.016      ;
; 0.357  ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.447      ; 1.026      ;
; 0.359  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.433      ; 1.014      ;
; 0.363  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.442      ; 1.027      ;
; 0.365  ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.445      ; 1.032      ;
; 0.373  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.441      ; 1.036      ;
; 0.373  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.442      ; 1.037      ;
; 0.374  ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.447      ; 1.043      ;
; 0.377  ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.442      ; 1.041      ;
; 0.378  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.442      ; 1.042      ;
; 0.383  ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.448      ; 1.053      ;
; 0.384  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.099      ; 0.669      ;
; 0.390  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.441      ; 1.053      ;
; 0.390  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.442      ; 1.054      ;
; 0.393  ; Mirror_Col:u8|Z_Cont[3]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.448      ; 1.063      ;
; 0.393  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.442      ; 1.057      ;
; 0.394  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.433      ; 1.049      ;
; 0.395  ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.449      ; 1.066      ;
; 0.397  ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.447      ; 1.066      ;
; 0.398  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.440      ; 1.060      ;
; 0.398  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.441      ; 1.061      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.669      ;
; 0.404  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.433      ; 1.059      ;
; 0.405  ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.447      ; 1.074      ;
; 0.407  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.442      ; 1.071      ;
; 0.407  ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.674      ;
; 0.409  ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.446      ; 1.077      ;
; 0.409  ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.447      ; 1.078      ;
; 0.410  ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.446      ; 1.078      ;
; 0.411  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.098      ; 0.695      ;
; 0.412  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.443      ; 1.077      ;
; 0.412  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.098      ; 0.696      ;
; 0.412  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.098      ; 0.696      ;
; 0.413  ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.447      ; 1.082      ;
; 0.413  ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.444      ; 1.079      ;
; 0.416  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.442      ; 1.080      ;
; 0.418  ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.446      ; 1.086      ;
; 0.419  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.441      ; 1.082      ;
; 0.419  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.442      ; 1.083      ;
; 0.420  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.687      ;
; 0.421  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.688      ;
; 0.422  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.441      ; 1.085      ;
; 0.422  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.442      ; 1.086      ;
; 0.422  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.444      ; 1.088      ;
; 0.423  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.440      ; 1.085      ;
; 0.424  ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.448      ; 1.094      ;
; 0.424  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.441      ; 1.087      ;
; 0.424  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.442      ; 1.088      ;
; 0.425  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.439      ; 1.086      ;
; 0.426  ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.444      ; 1.092      ;
; 0.426  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.441      ; 1.089      ;
; 0.426  ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.693      ;
; 0.428  ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.446      ; 1.096      ;
; 0.429  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.696      ;
; 0.433  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.700      ;
; 0.435  ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.444      ; 1.101      ;
; 0.436  ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.446      ; 1.104      ;
; 0.438  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.705      ;
; 0.440  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.441      ; 1.103      ;
; 0.441  ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.708      ;
; 0.442  ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.080      ; 0.708      ;
; 0.443  ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.080      ; 0.709      ;
; 0.443  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.434      ; 1.099      ;
; 0.444  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.711      ;
; 0.449  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.438      ; 1.109      ;
; 0.449  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.716      ;
; 0.460  ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.080      ; 0.726      ;
; 0.460  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.441      ; 1.123      ;
; 0.483  ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~portb_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.378      ; 1.083      ;
; 0.498  ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~portb_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.379      ; 1.099      ;
; 0.512  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.489      ; 1.187      ;
; 0.514  ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~portb_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.379      ; 1.115      ;
; 0.523  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.489      ; 1.198      ;
; 0.545  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.812      ;
; 0.569  ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.080      ; 0.835      ;
; 0.571  ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.080      ; 0.837      ;
; 0.578  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.432      ; 1.232      ;
; 0.580  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.081      ; 0.847      ;
; 0.588  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                              ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.481      ; 1.255      ;
; 0.593  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                             ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.481      ; 1.260      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                   ;
+-------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.171 ; CCD_MCLK                           ; CCD_MCLK                           ; CCD_MCLK                        ; CLOCK_50    ; 0.000        ; 3.055      ; 3.674      ;
; 0.401 ; Reset_Delay:u2|oRST_0              ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.406 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[0]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.674      ;
; 0.464 ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.732      ;
; 0.473 ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.741      ;
; 0.511 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 3.051      ; 4.010      ;
; 0.635 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.901      ;
; 0.638 ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.906      ;
; 0.638 ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.906      ;
; 0.639 ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.907      ;
; 0.639 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.907      ;
; 0.640 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.908      ;
; 0.640 ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.908      ;
; 0.642 ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.910      ;
; 0.642 ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.910      ;
; 0.643 ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.911      ;
; 0.644 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.912      ;
; 0.644 ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.912      ;
; 0.645 ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.913      ;
; 0.645 ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.913      ;
; 0.645 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.913      ;
; 0.647 ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.915      ;
; 0.656 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.926      ;
; 0.659 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.682 ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.950      ;
; 0.700 ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 0.968      ;
; 0.738 ; CCD_MCLK                           ; CCD_MCLK                           ; CCD_MCLK                        ; CLOCK_50    ; -0.500       ; 3.055      ; 3.741      ;
; 0.952 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.218      ;
; 0.956 ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.224      ;
; 0.957 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.225      ;
; 0.957 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.225      ;
; 0.957 ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.225      ;
; 0.958 ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.226      ;
; 0.959 ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.227      ;
; 0.960 ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.228      ;
; 0.961 ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.229      ;
; 0.965 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.231      ;
; 0.966 ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.224      ;
; 0.969 ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.237      ;
; 0.969 ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.237      ;
; 0.970 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.236      ;
; 0.970 ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.238      ;
; 0.971 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.239      ;
; 0.972 ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.974 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.240      ;
; 0.974 ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.242      ;
; 0.975 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.244      ;
; 0.977 ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.245      ;
; 0.977 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.245      ;
; 0.977 ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.245      ;
; 0.977 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.245      ;
; 0.979 ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.247      ;
; 0.985 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.251      ;
; 0.985 ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.253      ;
; 0.985 ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.243      ;
; 0.986 ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.254      ;
; 0.988 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.988 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.254      ;
; 0.989 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.255      ;
; 0.990 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.256      ;
; 0.990 ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.258      ;
; 0.991 ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.259      ;
; 0.993 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.993 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.994 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.080      ; 1.260      ;
; 0.999 ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.082      ; 1.267      ;
; 1.046 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 3.051      ; 4.045      ;
+-------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.351 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.443      ; 1.016      ;
; 0.364 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.435      ; 1.021      ;
; 0.371 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.435      ; 1.028      ;
; 0.376 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.040      ;
; 0.388 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.435      ; 1.045      ;
; 0.388 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.435      ; 1.045      ;
; 0.389 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.435      ; 1.046      ;
; 0.393 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.057      ;
; 0.401 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.067      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.411 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.442      ; 1.075      ;
; 0.414 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.384      ; 1.020      ;
; 0.414 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.382      ; 1.018      ;
; 0.415 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.435      ; 1.072      ;
; 0.420 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.686      ;
; 0.420 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.687      ;
; 0.427 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                ; Sdram_Control_4Port:u6|SA[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|command:command1|RAS_N                                                                                                                ; Sdram_Control_4Port:u6|RAS_N                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                ; Sdram_Control_4Port:u6|SA[8]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|command:command1|SA[4]                                                                                                                ; Sdram_Control_4Port:u6|SA[4]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|command:command1|SA[2]                                                                                                                ; Sdram_Control_4Port:u6|SA[2]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE                                                                                                  ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.437 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.442 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.373      ; 1.037      ;
; 0.445 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.711      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CCD_MCLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; train:training_unit|train_state_machine:train_unit|state.MULTIPLY_3                                                                                         ; train:training_unit|train_state_machine:train_unit|state.MULTIPLY_3                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.100      ; 0.669      ;
; 0.383 ; train:training_unit|train_state_machine:train_unit|state.WAIT_IM                                                                                            ; train:training_unit|train_state_machine:train_unit|state.WAIT_IM                                                                                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.100      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.098      ; 0.669      ;
; 0.402 ; train:training_unit|train_state_machine:train_unit|delay[0]                                                                                                 ; train:training_unit|train_state_machine:train_unit|delay[0]                                                                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; train:training_unit|train_state_machine:train_unit|delay[1]                                                                                                 ; train:training_unit|train_state_machine:train_unit|delay[1]                                                                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; train:training_unit|train_state_machine:train_unit|counter[8]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[8]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; train:training_unit|train_state_machine:train_unit|counter[7]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[7]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; train:training_unit|train_state_machine:train_unit|counter[6]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[6]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; train:training_unit|train_state_machine:train_unit|counter[5]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[5]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; train:training_unit|train_state_machine:train_unit|counter[4]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[4]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; train:training_unit|train_state_machine:train_unit|counter[9]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[9]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; train:training_unit|train_state_machine:train_unit|counter[3]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[3]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; train:training_unit|train_state_machine:train_unit|counter[2]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[2]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; train:training_unit|train_state_machine:train_unit|counter[1]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[1]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; train:training_unit|train_state_machine:train_unit|counter[0]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[0]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; train:training_unit|train_state_machine:train_unit|state.DONE                                                                                               ; train:training_unit|train_state_machine:train_unit|state.DONE                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; multiply:multiplication_unit|matmux10:multiply_unit|delay[1]                                                                                                ; multiply:multiplication_unit|matmux10:multiply_unit|delay[1]                                                                                                ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; multiply:multiplication_unit|matmux10:multiply_unit|delay[0]                                                                                                ; multiply:multiplication_unit|matmux10:multiply_unit|delay[0]                                                                                                ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; multiply:multiplication_unit|matmux10:multiply_unit|state.DONE                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|state.DONE                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[4]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[4]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[5]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[5]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[6]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[6]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[7]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[7]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[8]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[8]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_Controller:u1|H_counter[2]                                                                                                                              ; VGA_Controller:u1|H_counter[2]                                                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_Controller:u1|H_counter[1]                                                                                                                              ; VGA_Controller:u1|H_counter[1]                                                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; VGA_Controller:u1|H_counter[0]                                                                                                                              ; VGA_Controller:u1|H_counter[0]                                                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; train:training_unit|train_state_machine:train_unit|W_en                                                                                                     ; train:training_unit|train_state_machine:train_unit|W_en                                                                                                     ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[0]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[0]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[1]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[1]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[2]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[2]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[3]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[3]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[9]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[9]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.079      ; 0.669      ;
; 0.410 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.098      ; 0.694      ;
; 0.412 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.098      ; 0.696      ;
; 0.413 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.098      ; 0.697      ;
; 0.414 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.097      ; 0.697      ;
; 0.415 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.096      ; 0.697      ;
; 0.420 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.687      ;
; 0.427 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.694      ;
; 0.434 ; VGA_Controller:u1|H_counter[1]                                                                                                                              ; VGA_Controller:u1|H_counter[2]                                                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.700      ;
; 0.435 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; multiply:multiplication_unit|matmux10:multiply_unit|delay[0]                                                                                                ; multiply:multiplication_unit|matmux10:multiply_unit|delay[1]                                                                                                ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.703      ;
; 0.445 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.098      ; 0.729      ;
; 0.447 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.098      ; 0.731      ;
; 0.451 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.098      ; 0.735      ;
; 0.457 ; multiply:multiplication_unit|matmux10:multiply_unit|state.DONE                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT2                                                                                             ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.724      ;
; 0.465 ; multiply:multiplication_unit|matmux10:multiply_unit|state.DONE                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|state.COMPARE                                                                                           ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.732      ;
; 0.470 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.737      ;
; 0.472 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.739      ;
; 0.473 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.740      ;
; 0.480 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.747      ;
; 0.482 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT2                                                                                             ; multiply:multiplication_unit|matmux10:multiply_unit|state.MULTIPLY                                                                                          ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.749      ;
; 0.487 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.753      ;
; 0.546 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.813      ;
; 0.553 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.820      ;
; 0.582 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.098      ; 0.866      ;
; 0.583 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.097      ; 0.866      ;
; 0.584 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.096      ; 0.866      ;
; 0.584 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.097      ; 0.867      ;
; 0.584 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.098      ; 0.868      ;
; 0.585 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.098      ; 0.869      ;
; 0.586 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.097      ; 0.869      ;
; 0.589 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.856      ;
; 0.591 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.858      ;
; 0.597 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.082      ; 0.865      ;
; 0.598 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.864      ;
; 0.600 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.866      ;
; 0.602 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.870      ;
; 0.609 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.876      ;
; 0.613 ; VGA_Controller:u1|H_counter[0]                                                                                                                              ; VGA_Controller:u1|H_counter[1]                                                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.879      ;
; 0.621 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.887      ;
; 0.622 ; multiply:multiplication_unit|matmux10:multiply_unit|state.COMPARE                                                                                           ; multiply:multiplication_unit|matmux10:multiply_unit|state.MULTIPLY_DELAY                                                                                    ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.081      ; 0.889      ;
; 0.631 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.897      ;
; 0.632 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.080      ; 0.898      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.402 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.464 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.731      ;
; 0.560 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.827      ;
; 0.571 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.838      ;
; 0.591 ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.856      ;
; 0.601 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.868      ;
; 0.607 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.874      ;
; 0.624 ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 1.320      ;
; 0.633 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.900      ;
; 0.635 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.901      ;
; 0.636 ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 1.332      ;
; 0.651 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.917      ;
; 0.662 ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 1.358      ;
; 0.676 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.943      ;
; 0.676 ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.943      ;
; 0.679 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.946      ;
; 0.682 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.949      ;
; 0.685 ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.510      ; 1.381      ;
; 0.687 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.954      ;
; 0.688 ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.955      ;
; 0.693 ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.960      ;
; 0.699 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.966      ;
; 0.700 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.967      ;
; 0.702 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.969      ;
; 0.703 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.970      ;
; 0.706 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.973      ;
; 0.706 ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.973      ;
; 0.711 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.978      ;
; 0.713 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.980      ;
; 0.746 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.013      ;
; 0.799 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.066      ;
; 0.820 ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.085      ;
; 0.876 ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.141      ;
; 0.879 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.145      ;
; 0.884 ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.149      ;
; 0.893 ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.158      ;
; 0.907 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.173      ;
; 0.908 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.174      ;
; 0.916 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.184      ;
; 0.926 ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.191      ;
; 0.935 ; I2C_CCD_Config:u7|mI2C_DATA[2]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.200      ;
; 0.952 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.220      ;
; 0.960 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.228      ;
; 0.964 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.231      ;
; 0.965 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.233      ;
; 0.967 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.235      ;
; 0.973 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.239      ;
; 0.990 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.257      ;
; 1.005 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.271      ;
; 1.007 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.273      ;
; 1.010 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.276      ;
; 1.013 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.279      ;
; 1.014 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.281      ;
; 1.014 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.281      ;
; 1.015 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.281      ;
; 1.016 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.283      ;
; 1.016 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.283      ;
; 1.019 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.286      ;
; 1.021 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.288      ;
; 1.025 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.293      ;
; 1.028 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.295      ;
; 1.029 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.296      ;
; 1.031 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.297      ;
; 1.031 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.298      ;
; 1.033 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.299      ;
; 1.036 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.303      ;
; 1.037 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.304      ;
; 1.041 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.308      ;
; 1.043 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.310      ;
; 1.048 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.315      ;
; 1.053 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.320      ;
; 1.055 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.322      ;
; 1.056 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.323      ;
; 1.059 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.326      ;
; 1.059 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.325      ;
; 1.060 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.325      ;
; 1.062 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.327      ;
; 1.088 ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.353      ;
; 1.097 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.364      ;
; 1.099 ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.364      ;
; 1.128 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.394      ;
; 1.130 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.396      ;
; 1.135 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.402      ;
; 1.140 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.407      ;
; 1.142 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.409      ;
; 1.147 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.414      ;
; 1.149 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.416      ;
; 1.154 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.421      ;
; 1.156 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.422      ;
; 1.158 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.425      ;
; 1.163 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.430      ;
; 1.168 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.082      ; 1.436      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'KEY[3]'                                                                                                  ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.440 ; VGA_Controller:u1|state[1] ; VGA_Controller:u1|state[1] ; KEY[3]       ; KEY[3]      ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; VGA_Controller:u1|state[0] ; VGA_Controller:u1|state[0] ; KEY[3]       ; KEY[3]      ; 0.000        ; 0.043      ; 0.669      ;
; 0.748 ; VGA_Controller:u1|state[0] ; VGA_Controller:u1|state[1] ; KEY[3]       ; KEY[3]      ; 0.000        ; 0.048      ; 0.982      ;
; 2.017 ; VGA_Controller:u1|state[1] ; VGA_Controller:u1|state[0] ; KEY[3]       ; KEY[3]      ; 0.000        ; 0.048      ; 2.251      ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CCD_MCLK'                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.761 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.293      ; 3.966      ;
; -2.761 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.293      ; 3.966      ;
; -2.761 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.293      ; 3.966      ;
; -2.761 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.293      ; 3.966      ;
; -2.761 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.293      ; 3.966      ;
; -2.761 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.293      ; 3.966      ;
; -2.761 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.293      ; 3.966      ;
; -2.761 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.293      ; 3.966      ;
; -2.761 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.293      ; 3.966      ;
; -2.761 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.293      ; 3.966      ;
; -2.761 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.293      ; 3.966      ;
; -2.761 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.293      ; 3.966      ;
; -2.759 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.295      ; 3.966      ;
; -2.759 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.295      ; 3.966      ;
; -2.759 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.295      ; 3.966      ;
; -2.759 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.295      ; 3.966      ;
; -2.759 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.295      ; 3.966      ;
; -2.759 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.295      ; 3.966      ;
; -2.759 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.295      ; 3.966      ;
; -2.759 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.295      ; 3.966      ;
; -2.759 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.295      ; 3.966      ;
; -2.759 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.295      ; 3.966      ;
; -2.759 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.295      ; 3.966      ;
; -2.759 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.295      ; 3.966      ;
; -2.759 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.295      ; 3.966      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4                           ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT15                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT14                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT13                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT12                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT11                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT10                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT9                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT8                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT7                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT6                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT5                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT4                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT3                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT2                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.677 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT1                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.007     ; 3.446      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.031      ; 3.482      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4                           ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT15                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT14                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT13                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT12                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT11                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT10                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
; -2.675 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT9                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.002      ; 3.453      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'GPIO_1[10]'                                                                                                                                                                                                                        ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.504      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.542      ; 3.503      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.542      ; 3.503      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.542      ; 3.503      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.542      ; 3.503      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.504      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.504      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.504      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.504      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.504      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.504      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.504      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.504      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.544      ; 3.505      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.536      ; 3.497      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.536      ; 3.497      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.536      ; 3.497      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.536      ; 3.497      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.536      ; 3.497      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.536      ; 3.497      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.536      ; 3.497      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.536      ; 3.497      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.535      ; 3.496      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.536      ; 3.497      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.536      ; 3.497      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.536      ; 3.497      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.536      ; 3.497      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.536      ; 3.497      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.534      ; 3.495      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.534      ; 3.495      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.534      ; 3.495      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.534      ; 3.495      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.536      ; 3.497      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.536      ; 3.497      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.534      ; 3.495      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.504      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.504      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.544      ; 3.505      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.542      ; 3.503      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.504      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.504      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.544      ; 3.505      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.544      ; 3.505      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.544      ; 3.505      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.504      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.544      ; 3.505      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.544      ; 3.505      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.544      ; 3.505      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.544      ; 3.505      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.544      ; 3.505      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.544      ; 3.505      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.504      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.544      ; 3.505      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.544      ; 3.505      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.544      ; 3.505      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.544      ; 3.505      ;
; -0.983 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.504      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.503      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.503      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.538      ; 3.498      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.537      ; 3.497      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.538      ; 3.498      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.537      ; 3.497      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.537      ; 3.497      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.537      ; 3.497      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.537      ; 3.497      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.537      ; 3.497      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.537      ; 3.497      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.537      ; 3.497      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.537      ; 3.497      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.538      ; 3.498      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.537      ; 3.497      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.534      ; 3.494      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.537      ; 3.497      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.534      ; 3.494      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.534      ; 3.494      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.534      ; 3.494      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.503      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.503      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.503      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.503      ;
; -0.982 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.543      ; 3.503      ;
; -0.597 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.937      ; 3.512      ;
; -0.597 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.935      ; 3.510      ;
; -0.597 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.935      ; 3.510      ;
; -0.597 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.935      ; 3.510      ;
; -0.597 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.935      ; 3.510      ;
; -0.597 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.937      ; 3.512      ;
; -0.597 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.937      ; 3.512      ;
; -0.597 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.937      ; 3.512      ;
; -0.597 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.937      ; 3.512      ;
; -0.597 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.935      ; 3.510      ;
; -0.597 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.935      ; 3.510      ;
; -0.596 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.901      ; 3.475      ;
; -0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.950      ; 3.496      ;
; -0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.950      ; 3.496      ;
; -0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.950      ; 3.496      ;
; -0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.950      ; 3.496      ;
; -0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.950      ; 3.496      ;
; -0.568 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.950      ; 3.496      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                     ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.992     ; 3.964      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.992     ; 3.964      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.992     ; 3.964      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.992     ; 3.964      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.992     ; 3.964      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.992     ; 3.964      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.992     ; 3.964      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.992     ; 3.964      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.992     ; 3.964      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.992     ; 3.964      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.992     ; 3.964      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.992     ; 3.964      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.992     ; 3.964      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.992     ; 3.964      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.992     ; 3.964      ;
; 2.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.992     ; 3.964      ;
; 2.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.006     ; 3.948      ;
; 2.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.006     ; 3.948      ;
; 2.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.006     ; 3.948      ;
; 2.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.006     ; 3.948      ;
; 2.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.006     ; 3.948      ;
; 2.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.006     ; 3.948      ;
; 2.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.006     ; 3.948      ;
; 2.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.006     ; 3.948      ;
; 2.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.006     ; 3.948      ;
; 2.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.006     ; 3.948      ;
; 2.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.006     ; 3.948      ;
; 2.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.006     ; 3.948      ;
; 2.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.006     ; 3.948      ;
; 2.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.006     ; 3.948      ;
; 2.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.006     ; 3.948      ;
; 2.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.006     ; 3.948      ;
; 3.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.986     ; 3.978      ;
; 3.026 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.000     ; 3.962      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 3.512      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 3.512      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.307     ; 3.506      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 3.512      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 3.512      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.513      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.513      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.513      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.513      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.513      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.513      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.513      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.513      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 3.512      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 3.512      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.513      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 3.512      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 3.512      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 3.512      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.513      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.514      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.514      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.514      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.514      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.514      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.299     ; 3.514      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.307     ; 3.506      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.307     ; 3.506      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.307     ; 3.506      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.307     ; 3.506      ;
; 3.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.301     ; 3.512      ;
; 3.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.512      ;
; 3.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.512      ;
; 3.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.512      ;
; 3.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.512      ;
; 3.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.512      ;
; 3.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.512      ;
; 3.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.512      ;
; 3.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.512      ;
; 3.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.512      ;
; 3.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.512      ;
; 3.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.512      ;
; 3.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.512      ;
; 3.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.512      ;
; 3.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.512      ;
; 3.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 3.512      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 3.506      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.512      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 3.506      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 3.505      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 3.506      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 3.506      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 3.506      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 3.506      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 3.506      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 3.506      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 3.514      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 3.506      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 3.514      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 3.514      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 3.506      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 3.505      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.512      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 3.506      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 3.512      ;
; 3.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 3.506      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'GPIO_1[10]'                                                                                                                                                                                                                        ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.351 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.851      ; 2.428      ;
; 0.351 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.851      ; 2.428      ;
; 0.351 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.851      ; 2.428      ;
; 0.351 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.851      ; 2.428      ;
; 0.351 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.851      ; 2.428      ;
; 0.351 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.851      ; 2.428      ;
; 0.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.475      ;
; 0.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.475      ;
; 0.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.475      ;
; 0.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.475      ;
; 0.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.475      ;
; 0.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.475      ;
; 0.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.475      ;
; 0.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.475      ;
; 0.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.475      ;
; 0.399 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.475      ;
; 0.406 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.851      ; 2.483      ;
; 0.406 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.851      ; 2.483      ;
; 0.406 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.851      ; 2.483      ;
; 0.406 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.851      ; 2.483      ;
; 0.411 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.487      ;
; 0.411 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.487      ;
; 0.411 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.487      ;
; 0.411 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.487      ;
; 0.411 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.487      ;
; 0.411 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.487      ;
; 0.411 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.487      ;
; 0.415 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.493      ;
; 0.415 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.493      ;
; 0.415 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.493      ;
; 0.415 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.493      ;
; 0.415 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.493      ;
; 0.415 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.493      ;
; 0.415 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.493      ;
; 0.415 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.493      ;
; 0.415 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.493      ;
; 0.415 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.493      ;
; 0.415 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.493      ;
; 0.416 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|mCCD_DVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.861      ; 2.503      ;
; 0.446 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[1]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.522      ;
; 0.446 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[2]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.522      ;
; 0.446 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.522      ;
; 0.446 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.522      ;
; 0.446 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.522      ;
; 0.446 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.522      ;
; 0.446 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.522      ;
; 0.446 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.522      ;
; 0.446 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.522      ;
; 0.446 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                        ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.522      ;
; 0.446 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.522      ;
; 0.446 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.522      ;
; 0.446 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.522      ;
; 0.446 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.522      ;
; 0.446 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.522      ;
; 0.446 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.850      ; 2.522      ;
; 0.455 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.533      ;
; 0.455 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.533      ;
; 0.455 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.533      ;
; 0.455 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.533      ;
; 0.455 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.533      ;
; 0.455 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.533      ;
; 0.455 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.533      ;
; 0.455 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.533      ;
; 0.455 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.533      ;
; 0.455 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.533      ;
; 0.455 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.852      ; 2.533      ;
; 0.515 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.842      ; 2.583      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.844      ; 2.609      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.844      ; 2.609      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[8]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.844      ; 2.609      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[6]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.844      ; 2.609      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.844      ; 2.609      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.844      ; 2.609      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[3]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.844      ; 2.609      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.844      ; 2.609      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[1]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.844      ; 2.609      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[0]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.844      ; 2.609      ;
; 0.704 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[0]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.849      ; 2.779      ;
; 0.704 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.849      ; 2.779      ;
; 0.704 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.849      ; 2.779      ;
; 0.704 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[1]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.849      ; 2.779      ;
; 0.704 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.849      ; 2.779      ;
; 0.704 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.849      ; 2.779      ;
; 0.704 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.849      ; 2.779      ;
; 0.704 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.849      ; 2.779      ;
; 0.741 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.853      ; 2.820      ;
; 0.741 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.853      ; 2.820      ;
; 0.741 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.853      ; 2.820      ;
; 0.807 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.276      ; 3.309      ;
; 0.807 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.276      ; 3.309      ;
; 0.807 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.276      ; 3.309      ;
; 0.807 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.276      ; 3.309      ;
; 0.807 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.276      ; 3.309      ;
; 0.807 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.276      ; 3.309      ;
; 0.807 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.276      ; 3.309      ;
; 0.807 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.276      ; 3.309      ;
; 0.807 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.276      ; 3.309      ;
; 0.807 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.276      ; 3.309      ;
; 0.807 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.279      ; 3.312      ;
; 0.807 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.276      ; 3.309      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CCD_MCLK'                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.826 ; Reset_Delay:u2|oRST_2                                         ; sram_controller:SRAM_unit|state.WAIT                                                                                                                                                  ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.296      ; 1.338      ;
; 0.826 ; Reset_Delay:u2|oRST_2                                         ; sram_controller:SRAM_unit|state.WR_1                                                                                                                                                  ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.296      ; 1.338      ;
; 0.826 ; Reset_Delay:u2|oRST_2                                         ; sram_controller:SRAM_unit|state.WR_0                                                                                                                                                  ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.296      ; 1.338      ;
; 0.826 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_counter[3]                                                                                                                                                        ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.296      ; 1.338      ;
; 0.826 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_counter[2]                                                                                                                                                        ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.296      ; 1.338      ;
; 0.826 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_counter[1]                                                                                                                                                        ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.296      ; 1.338      ;
; 0.826 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_counter[0]                                                                                                                                                        ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.296      ; 1.338      ;
; 0.995 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                         ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.298      ; 1.509      ;
; 0.995 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.298      ; 1.509      ;
; 0.995 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.298      ; 1.509      ;
; 0.995 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.298      ; 1.509      ;
; 0.995 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.298      ; 1.509      ;
; 0.995 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.298      ; 1.509      ;
; 0.995 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.298      ; 1.509      ;
; 0.995 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.298      ; 1.509      ;
; 0.995 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.298      ; 1.509      ;
; 0.995 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.298      ; 1.509      ;
; 0.995 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.298      ; 1.509      ;
; 1.029 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                         ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.294      ; 1.539      ;
; 1.029 ; Reset_Delay:u2|oRST_2                                         ; sram_controller:SRAM_unit|state.GET_DATA                                                                                                                                              ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.294      ; 1.539      ;
; 1.029 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|oRequest                                                                                                                                                            ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.294      ; 1.539      ;
; 1.029 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.294      ; 1.539      ;
; 1.029 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.294      ; 1.539      ;
; 1.029 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.294      ; 1.539      ;
; 1.029 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.294      ; 1.539      ;
; 1.029 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.294      ; 1.539      ;
; 1.029 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.294      ; 1.539      ;
; 1.029 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.294      ; 1.539      ;
; 1.029 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.294      ; 1.539      ;
; 1.029 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.294      ; 1.539      ;
; 1.029 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.294      ; 1.539      ;
; 1.257 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_H_Cont[0]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.301      ; 1.774      ;
; 1.257 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_H_Cont[4]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.301      ; 1.774      ;
; 1.257 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_H_Cont[3]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.301      ; 1.774      ;
; 1.257 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_H_Cont[2]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.301      ; 1.774      ;
; 1.257 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_H_Cont[1]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.301      ; 1.774      ;
; 1.302 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_V_Cont[0]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.301      ; 1.819      ;
; 1.549 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_V_Cont[4]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.303      ; 2.068      ;
; 1.549 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_V_Cont[3]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.303      ; 2.068      ;
; 1.549 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_V_Cont[2]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.303      ; 2.068      ;
; 1.549 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_V_Cont[1]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.303      ; 2.068      ;
; 2.375 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.726      ; 3.317      ;
; 2.375 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.726      ; 3.317      ;
; 2.375 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.726      ; 3.317      ;
; 2.375 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.726      ; 3.317      ;
; 2.375 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.726      ; 3.317      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.703      ; 3.325      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.703      ; 3.325      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.703      ; 3.325      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.703      ; 3.325      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.703      ; 3.325      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.703      ; 3.325      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.703      ; 3.325      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.703      ; 3.325      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.703      ; 3.325      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.703      ; 3.325      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.703      ; 3.325      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.703      ; 3.325      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.694      ; 3.316      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.694      ; 3.316      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.694      ; 3.316      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.694      ; 3.316      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.694      ; 3.316      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.694      ; 3.316      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.694      ; 3.316      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.694      ; 3.316      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.702      ; 3.324      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.702      ; 3.324      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.702      ; 3.324      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.702      ; 3.324      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.702      ; 3.324      ;
; 2.406 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.702      ; 3.324      ;
; 2.409 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.698      ; 3.323      ;
; 2.409 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.698      ; 3.323      ;
; 2.409 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.698      ; 3.323      ;
; 2.409 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.698      ; 3.323      ;
; 2.409 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.698      ; 3.323      ;
; 2.409 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.698      ; 3.323      ;
; 2.409 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.698      ; 3.323      ;
; 2.412 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.511      ; 3.109      ;
; 2.412 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.511      ; 3.109      ;
; 2.412 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.511      ; 3.109      ;
; 2.412 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.511      ; 3.109      ;
; 2.412 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.511      ; 3.109      ;
; 2.412 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.511      ; 3.109      ;
; 2.412 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.511      ; 3.109      ;
; 2.412 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.511      ; 3.109      ;
; 2.412 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.511      ; 3.109      ;
; 2.412 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[9]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.511      ; 3.109      ;
; 2.412 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[11] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.511      ; 3.109      ;
; 2.412 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[12] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.511      ; 3.109      ;
; 2.420 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.551      ; 3.157      ;
; 2.420 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.551      ; 3.157      ;
; 2.420 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.551      ; 3.157      ;
; 2.420 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.551      ; 3.157      ;
; 2.420 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.551      ; 3.157      ;
; 2.420 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.551      ; 3.157      ;
; 2.424 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.500      ; 3.110      ;
; 2.424 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[11] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.500      ; 3.110      ;
; 2.424 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[12] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.500      ; 3.110      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                       ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 5.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.258     ; 3.307      ;
; 5.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.258     ; 3.307      ;
; 5.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.258     ; 3.307      ;
; 5.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.250     ; 3.317      ;
; 5.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.250     ; 3.317      ;
; 5.281 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.250     ; 3.317      ;
; 5.282 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.281     ; 3.287      ;
; 5.282 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.281     ; 3.287      ;
; 5.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.269     ; 3.321      ;
; 5.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.269     ; 3.321      ;
; 5.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.269     ; 3.321      ;
; 5.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.269     ; 3.321      ;
; 5.317 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.280     ; 3.323      ;
; 5.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.296     ; 3.325      ;
; 5.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.296     ; 3.325      ;
; 5.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.296     ; 3.325      ;
; 5.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.296     ; 3.325      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.324      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.324      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.324      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.324      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.324      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.671     ; 3.325      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.324      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.324      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.324      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.324      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.324      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.324      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.324      ;
; 5.710 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.672     ; 3.324      ;
; 5.711 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.673     ; 3.324      ;
; 5.711 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.673     ; 3.324      ;
; 5.711 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.673     ; 3.324      ;
; 5.711 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.673     ; 3.324      ;
; 5.711 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.673     ; 3.324      ;
; 5.711 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.673     ; 3.324      ;
; 5.711 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.673     ; 3.324      ;
; 5.711 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.673     ; 3.324      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.676     ; 3.323      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.676     ; 3.323      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.676     ; 3.323      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.676     ; 3.323      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.318      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.318      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.708     ; 3.291      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.708     ; 3.291      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.708     ; 3.291      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.708     ; 3.291      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.293      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.708     ; 3.291      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.293      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.293      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.293      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.708     ; 3.291      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.708     ; 3.291      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.293      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.293      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.293      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.293      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.708     ; 3.291      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.293      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.293      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.293      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.712     ; 3.287      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.712     ; 3.287      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.704     ; 3.295      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.704     ; 3.295      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.704     ; 3.295      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.704     ; 3.295      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.704     ; 3.295      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.704     ; 3.295      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.704     ; 3.295      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.704     ; 3.295      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.704     ; 3.295      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.704     ; 3.295      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.704     ; 3.295      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.293      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.708     ; 3.291      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.293      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.704     ; 3.295      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.704     ; 3.295      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.704     ; 3.295      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.293      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.710     ; 3.289      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.712     ; 3.287      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.712     ; 3.287      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.710     ; 3.289      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.712     ; 3.287      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.710     ; 3.289      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.712     ; 3.287      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.710     ; 3.289      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.710     ; 3.289      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.712     ; 3.287      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.712     ; 3.287      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.710     ; 3.289      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.710     ; 3.289      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.712     ; 3.287      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.710     ; 3.289      ;
; 5.713 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.712     ; 3.287      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO_1[10]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.210 ; 1.000        ; 4.210          ; Port Rate  ; GPIO_1[10] ; Rise       ; GPIO_1[10]                                                                                                                                                 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                                                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_datain_reg0                              ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_we_reg                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~portb_address_reg0                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_datain_reg0                              ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_we_reg                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~portb_address_reg0                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_address_reg0                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_datain_reg0                              ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_we_reg                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~portb_address_reg0                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                                                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_address_reg0                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_datain_reg0                              ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_we_reg                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~portb_address_reg0                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[0]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[10]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[19]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[1]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[6]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[8]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[9]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO_1[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|Pre_FVAL                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[0]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[10]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[1]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[2]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[3]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[4]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[5]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[6]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[7]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[8]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[9]                                                                                                                                   ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CCD_MCLK'                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'KEY[3]'                                                          ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; KEY[3] ; Rise       ; KEY[3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[3] ; Fall       ; VGA_Controller:u1|state[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[3] ; Fall       ; VGA_Controller:u1|state[1] ;
; -0.075 ; 0.145        ; 0.220          ; High Pulse Width ; KEY[3] ; Fall       ; VGA_Controller:u1|state[0] ;
; -0.075 ; 0.145        ; 0.220          ; High Pulse Width ; KEY[3] ; Fall       ; VGA_Controller:u1|state[1] ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; u1|state[0]|clk            ;
; 0.129  ; 0.129        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; u1|state[1]|clk            ;
; 0.319  ; 0.319        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; KEY[3]~input|o             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; KEY[3]~input|i             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; KEY[3]~input|i             ;
; 0.663  ; 0.851        ; 0.188          ; Low Pulse Width  ; KEY[3] ; Fall       ; VGA_Controller:u1|state[0] ;
; 0.663  ; 0.851        ; 0.188          ; Low Pulse Width  ; KEY[3] ; Fall       ; VGA_Controller:u1|state[1] ;
; 0.681  ; 0.681        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; KEY[3]~input|o             ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; u1|state[0]|clk            ;
; 0.863  ; 0.863        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; u1|state[1]|clk            ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                  ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                  ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                  ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                  ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]        ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]         ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]         ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]         ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; 4.703 ; 4.923        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|BA[1]                                                                                                                                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|CAS_N                                                                                                                                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|CS_N[0]                                                                                                                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|PM_STOP                                                                                                                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|RAS_N                                                                                                                                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|SA[10]                                                                                                                                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|CAS_N                                                                                                                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|RAS_N                                                                                                                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|WE_N                                                                                                                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                         ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|do_initial                                                                                                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                             ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                            ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                      ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                     ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|DQM[0]                                                                                                                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|DQM[1]                                                                                                                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Pre_RD                                                                                                                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Pre_WR                                                                                                                                ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|RD_MASK[0]                                                                                                                            ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                            ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Read                                                                                                                                  ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[1]                                                                                                                                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[2]                                                                                                                                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[3]                                                                                                                                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[4]                                                                                                                                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[5]                                                                                                                                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[6]                                                                                                                                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[7]                                                                                                                                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[8]                                                                                                                                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|ST[9]                                                                                                                                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                  ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                              ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[0]                              ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[10]                             ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[1]                              ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[2]                              ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[3]                              ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[4]                              ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[5]                              ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[6]                              ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[7]                              ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[8]                              ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[9]                              ;
; 9.678 ; 9.866        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_1                               ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK                                            ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                   ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                   ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                     ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[15]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[16]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[17]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[18]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[19]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[20]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[21]                             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_0                               ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2                               ;
; 9.819 ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                    ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0]           ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1]           ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|observablevcoout ;
; 9.831 ; 9.831        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[0]|clk                                      ;
; 9.831 ; 9.831        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[10]|clk                                     ;
; 9.831 ; 9.831        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[1]|clk                                      ;
; 9.831 ; 9.831        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[2]|clk                                      ;
; 9.831 ; 9.831        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[3]|clk                                      ;
; 9.831 ; 9.831        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[4]|clk                                      ;
; 9.831 ; 9.831        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[5]|clk                                      ;
; 9.831 ; 9.831        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[6]|clk                                      ;
; 9.831 ; 9.831        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[7]|clk                                      ;
; 9.831 ; 9.831        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[8]|clk                                      ;
; 9.831 ; 9.831        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[9]|clk                                      ;
; 9.831 ; 9.831        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_1|clk                                       ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                      ;
; 9.833 ; 9.833        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                        ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK|clk                                        ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[0]|clk                              ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[10]|clk                             ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[11]|clk                             ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[12]|clk                             ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[13]|clk                             ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[14]|clk                             ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[15]|clk                             ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[1]|clk                              ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[2]|clk                              ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[3]|clk                              ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[4]|clk                              ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[5]|clk                              ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[6]|clk                              ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[7]|clk                              ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[8]|clk                              ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[9]|clk                              ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CTRL_CLK|clk                                ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[11]|clk                                     ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[12]|clk                                     ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[13]|clk                                     ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[14]|clk                                     ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[15]|clk                                     ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[16]|clk                                     ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[17]|clk                                     ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[18]|clk                                     ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[19]|clk                                     ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[20]|clk                                     ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[21]|clk                                     ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_0|clk                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_2|clk                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|inclk[0]         ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]                             ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]                             ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]                             ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]                             ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[15]                             ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[16]                             ;
; 9.907 ; 10.127       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[17]                             ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; SW[*]        ; CCD_MCLK                        ; 8.667  ; 9.128  ; Rise       ; CCD_MCLK                                  ;
;  SW[13]      ; CCD_MCLK                        ; 7.832  ; 8.415  ; Rise       ; CCD_MCLK                                  ;
;  SW[14]      ; CCD_MCLK                        ; 8.188  ; 8.555  ; Rise       ; CCD_MCLK                                  ;
;  SW[15]      ; CCD_MCLK                        ; 8.667  ; 9.128  ; Rise       ; CCD_MCLK                                  ;
;  SW[16]      ; CCD_MCLK                        ; 8.263  ; 8.639  ; Rise       ; CCD_MCLK                                  ;
;  SW[17]      ; CCD_MCLK                        ; 4.478  ; 5.176  ; Rise       ; CCD_MCLK                                  ;
; GPIO_1[*]    ; GPIO_1[10]                      ; -3.499 ; -3.321 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[0]   ; GPIO_1[10]                      ; -3.535 ; -3.357 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[1]   ; GPIO_1[10]                      ; -3.536 ; -3.358 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[2]   ; GPIO_1[10]                      ; -3.537 ; -3.359 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[3]   ; GPIO_1[10]                      ; -3.514 ; -3.336 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[4]   ; GPIO_1[10]                      ; -3.518 ; -3.340 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[5]   ; GPIO_1[10]                      ; -3.504 ; -3.326 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[6]   ; GPIO_1[10]                      ; -3.508 ; -3.330 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[7]   ; GPIO_1[10]                      ; -3.499 ; -3.321 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[8]   ; GPIO_1[10]                      ; -3.536 ; -3.358 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[9]   ; GPIO_1[10]                      ; -3.516 ; -3.338 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[12]  ; GPIO_1[10]                      ; -3.502 ; -3.324 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[13]  ; GPIO_1[10]                      ; -3.506 ; -3.328 ; Rise       ; GPIO_1[10]                                ;
; KEY[*]       ; GPIO_1[10]                      ; 2.818  ; 3.334  ; Rise       ; GPIO_1[10]                                ;
;  KEY[2]      ; GPIO_1[10]                      ; 2.818  ; 3.334  ; Rise       ; GPIO_1[10]                                ;
;  KEY[3]      ; GPIO_1[10]                      ; 0.597  ; 0.800  ; Rise       ; GPIO_1[10]                                ;
; GPIO_1[*]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.671  ; 4.180  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[15]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.671  ; 4.180  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.249  ; 4.665  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.249  ; 4.665  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.028  ; 4.596  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.314  ; 3.693  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.028  ; 4.596  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.133  ; 3.594  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.019  ; 4.391  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.793  ; 4.254  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.929  ; 3.466  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.139  ; 3.589  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.792  ; 3.265  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.126  ; 3.621  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.071  ; 3.548  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.025  ; 3.573  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.826  ; 3.297  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.382  ; 3.868  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 7.631  ; 8.003  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; 6.855  ; 7.247  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; 7.631  ; 8.003  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; 4.955  ; 5.376  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; 6.992  ; 7.352  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 7.076  ; 7.439  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 6.849  ; 7.235  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 7.566  ; 7.940  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 5.364  ; 5.744  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; 7.003  ; 7.392  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 5.145  ; 5.551  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 7.502  ; 7.882  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 7.308  ; 7.672  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 5.378  ; 5.769  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; SW[*]        ; CCD_MCLK                        ; -2.858 ; -3.549 ; Rise       ; CCD_MCLK                                  ;
;  SW[13]      ; CCD_MCLK                        ; -3.616 ; -4.109 ; Rise       ; CCD_MCLK                                  ;
;  SW[14]      ; CCD_MCLK                        ; -3.865 ; -4.328 ; Rise       ; CCD_MCLK                                  ;
;  SW[15]      ; CCD_MCLK                        ; -4.380 ; -4.852 ; Rise       ; CCD_MCLK                                  ;
;  SW[16]      ; CCD_MCLK                        ; -3.942 ; -4.498 ; Rise       ; CCD_MCLK                                  ;
;  SW[17]      ; CCD_MCLK                        ; -2.858 ; -3.549 ; Rise       ; CCD_MCLK                                  ;
; GPIO_1[*]    ; GPIO_1[10]                      ; 3.874  ; 3.696  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[0]   ; GPIO_1[10]                      ; 3.873  ; 3.695  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[1]   ; GPIO_1[10]                      ; 3.873  ; 3.695  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[2]   ; GPIO_1[10]                      ; 3.874  ; 3.696  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[3]   ; GPIO_1[10]                      ; 3.851  ; 3.673  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[4]   ; GPIO_1[10]                      ; 3.855  ; 3.677  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[5]   ; GPIO_1[10]                      ; 3.841  ; 3.663  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[6]   ; GPIO_1[10]                      ; 3.845  ; 3.667  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[7]   ; GPIO_1[10]                      ; 3.836  ; 3.658  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[8]   ; GPIO_1[10]                      ; 3.873  ; 3.695  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[9]   ; GPIO_1[10]                      ; 3.853  ; 3.675  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[12]  ; GPIO_1[10]                      ; 3.839  ; 3.661  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[13]  ; GPIO_1[10]                      ; 3.843  ; 3.665  ; Rise       ; GPIO_1[10]                                ;
; KEY[*]       ; GPIO_1[10]                      ; 0.078  ; -0.159 ; Rise       ; GPIO_1[10]                                ;
;  KEY[2]      ; GPIO_1[10]                      ; -2.016 ; -2.465 ; Rise       ; GPIO_1[10]                                ;
;  KEY[3]      ; GPIO_1[10]                      ; 0.078  ; -0.159 ; Rise       ; GPIO_1[10]                                ;
; GPIO_1[*]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.844 ; -3.330 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[15]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.844 ; -3.330 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -3.141 ; -3.398 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -3.141 ; -3.398 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.251 ; -2.698 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.763 ; -3.121 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -3.449 ; -3.989 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.591 ; -3.026 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -3.441 ; -3.790 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -3.222 ; -3.659 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.393 ; -2.902 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.595 ; -3.022 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.262 ; -2.711 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.540 ; -3.010 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.514 ; -2.928 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.443 ; -2.960 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.251 ; -2.698 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.808 ; -3.257 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -4.131 ; -4.539 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; -5.941 ; -6.311 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; -6.701 ; -7.062 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; -4.131 ; -4.539 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; -6.073 ; -6.412 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -6.168 ; -6.520 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -5.950 ; -6.324 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -6.638 ; -7.000 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -4.511 ; -4.870 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; -6.085 ; -6.452 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -4.297 ; -4.681 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -6.577 ; -6.945 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -6.377 ; -6.721 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -4.523 ; -4.893 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO_1[*]      ; CCD_MCLK                        ; 7.202  ;        ; Rise       ; CCD_MCLK                                  ;
;  GPIO_1[11]    ; CCD_MCLK                        ; 7.202  ;        ; Rise       ; CCD_MCLK                                  ;
; HEX0[*]        ; CCD_MCLK                        ; 14.742 ; 14.238 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[0]       ; CCD_MCLK                        ; 13.331 ; 13.133 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[1]       ; CCD_MCLK                        ; 14.742 ; 14.238 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[2]       ; CCD_MCLK                        ; 12.560 ; 12.423 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[3]       ; CCD_MCLK                        ; 10.862 ; 10.676 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[4]       ; CCD_MCLK                        ; 9.977  ; 9.862  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[5]       ; CCD_MCLK                        ; 14.063 ; 13.519 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[6]       ; CCD_MCLK                        ; 11.645 ; 11.772 ; Rise       ; CCD_MCLK                                  ;
; SRAM_DQ[*]     ; CCD_MCLK                        ; 7.535  ; 7.447  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[0]    ; CCD_MCLK                        ; 7.162  ; 7.040  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[1]    ; CCD_MCLK                        ; 7.324  ; 7.190  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[2]    ; CCD_MCLK                        ; 6.912  ; 6.812  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[3]    ; CCD_MCLK                        ; 6.909  ; 6.809  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[4]    ; CCD_MCLK                        ; 7.122  ; 7.004  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[5]    ; CCD_MCLK                        ; 6.893  ; 6.790  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[6]    ; CCD_MCLK                        ; 6.893  ; 6.788  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[7]    ; CCD_MCLK                        ; 7.535  ; 7.447  ; Rise       ; CCD_MCLK                                  ;
; SRAM_WE_N      ; CCD_MCLK                        ; 10.204 ; 10.040 ; Rise       ; CCD_MCLK                                  ;
; VGA_B[*]       ; CCD_MCLK                        ; 9.660  ; 9.428  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[0]      ; CCD_MCLK                        ; 8.825  ; 8.595  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[1]      ; CCD_MCLK                        ; 7.935  ; 7.852  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[2]      ; CCD_MCLK                        ; 7.523  ; 7.398  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[3]      ; CCD_MCLK                        ; 7.559  ; 7.481  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[4]      ; CCD_MCLK                        ; 8.915  ; 8.741  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[5]      ; CCD_MCLK                        ; 8.442  ; 8.320  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[6]      ; CCD_MCLK                        ; 7.482  ; 7.352  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[7]      ; CCD_MCLK                        ; 9.660  ; 9.428  ; Rise       ; CCD_MCLK                                  ;
; VGA_BLANK      ; CCD_MCLK                        ; 11.233 ; 11.038 ; Rise       ; CCD_MCLK                                  ;
; VGA_CLK        ; CCD_MCLK                        ;        ; 4.002  ; Rise       ; CCD_MCLK                                  ;
; VGA_G[*]       ; CCD_MCLK                        ; 7.786  ; 7.667  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[0]      ; CCD_MCLK                        ; 7.723  ; 7.602  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[1]      ; CCD_MCLK                        ; 7.706  ; 7.550  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[2]      ; CCD_MCLK                        ; 7.786  ; 7.667  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[3]      ; CCD_MCLK                        ; 7.310  ; 7.163  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[4]      ; CCD_MCLK                        ; 7.469  ; 7.347  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[5]      ; CCD_MCLK                        ; 7.456  ; 7.337  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[6]      ; CCD_MCLK                        ; 7.211  ; 7.109  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[7]      ; CCD_MCLK                        ; 7.736  ; 7.586  ; Rise       ; CCD_MCLK                                  ;
; VGA_HS         ; CCD_MCLK                        ; 8.515  ; 8.456  ; Rise       ; CCD_MCLK                                  ;
; VGA_R[*]       ; CCD_MCLK                        ; 8.422  ; 8.226  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[0]      ; CCD_MCLK                        ; 8.422  ; 8.207  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[1]      ; CCD_MCLK                        ; 7.936  ; 7.769  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[2]      ; CCD_MCLK                        ; 8.221  ; 8.137  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[3]      ; CCD_MCLK                        ; 7.820  ; 7.624  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[4]      ; CCD_MCLK                        ; 7.466  ; 7.335  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[5]      ; CCD_MCLK                        ; 8.358  ; 8.226  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[6]      ; CCD_MCLK                        ; 7.741  ; 7.623  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[7]      ; CCD_MCLK                        ; 7.435  ; 7.311  ; Rise       ; CCD_MCLK                                  ;
; VGA_VS         ; CCD_MCLK                        ; 11.415 ; 11.291 ; Rise       ; CCD_MCLK                                  ;
; GPIO_1[*]      ; CCD_MCLK                        ;        ; 7.156  ; Fall       ; CCD_MCLK                                  ;
;  GPIO_1[11]    ; CCD_MCLK                        ;        ; 7.156  ; Fall       ; CCD_MCLK                                  ;
; VGA_CLK        ; CCD_MCLK                        ; 3.883  ;        ; Fall       ; CCD_MCLK                                  ;
; GPIO_1[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 12.531 ; 12.507 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[14]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 12.531 ; 12.507 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 9.127  ; 9.153  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO_1[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 7.892  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[14]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 7.892  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 6.361  ; 6.270  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 6.080  ; 5.990  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 4.445  ; 4.381  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 4.610  ; 4.547  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 6.361  ; 6.270  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 4.467  ; 4.402  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 4.085  ; 4.026  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 3.982  ; 3.926  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 3.628  ; 3.574  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 4.095  ; 4.036  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 4.137  ; 4.079  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 5.642  ; 5.569  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 3.989  ; 3.894  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50                        ; 4.268  ; 4.210  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50                        ; 5.801  ; 5.685  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 4.089  ; 4.027  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 5.384  ; 5.319  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 13.088 ; 12.808 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 10.136 ; 10.124 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 11.619 ; 11.446 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 12.659 ; 12.469 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 13.072 ; 12.808 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 13.088 ; 12.787 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 12.265 ; 12.034 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 10.447 ; 10.491 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 11.666 ; 11.634 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 11.651 ; 11.468 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 11.737 ; 11.560 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 12.609 ; 12.551 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 11.069 ; 10.961 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 11.497 ; 11.435 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 11.422 ; 11.284 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 10.496 ; 10.466 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 10.807 ; 10.735 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50                        ; 5.655  ; 5.576  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 5.238  ; 5.126  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50                        ; 5.221  ; 5.105  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 4.454  ; 4.389  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.345 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.424 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO_1[*]      ; CCD_MCLK                        ; 6.938  ;        ; Rise       ; CCD_MCLK                                  ;
;  GPIO_1[11]    ; CCD_MCLK                        ; 6.938  ;        ; Rise       ; CCD_MCLK                                  ;
; HEX0[*]        ; CCD_MCLK                        ; 9.021  ; 8.790  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[0]       ; CCD_MCLK                        ; 12.166 ; 11.936 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[1]       ; CCD_MCLK                        ; 13.635 ; 13.065 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[2]       ; CCD_MCLK                        ; 11.420 ; 11.250 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[3]       ; CCD_MCLK                        ; 9.785  ; 9.568  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[4]       ; CCD_MCLK                        ; 9.021  ; 8.790  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[5]       ; CCD_MCLK                        ; 12.946 ; 12.372 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[6]       ; CCD_MCLK                        ; 10.501 ; 10.661 ; Rise       ; CCD_MCLK                                  ;
; SRAM_DQ[*]     ; CCD_MCLK                        ; 6.633  ; 6.528  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[0]    ; CCD_MCLK                        ; 6.891  ; 6.770  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[1]    ; CCD_MCLK                        ; 7.046  ; 6.913  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[2]    ; CCD_MCLK                        ; 6.651  ; 6.551  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[3]    ; CCD_MCLK                        ; 6.648  ; 6.548  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[4]    ; CCD_MCLK                        ; 6.852  ; 6.735  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[5]    ; CCD_MCLK                        ; 6.633  ; 6.530  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[6]    ; CCD_MCLK                        ; 6.633  ; 6.528  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[7]    ; CCD_MCLK                        ; 7.249  ; 7.160  ; Rise       ; CCD_MCLK                                  ;
; SRAM_WE_N      ; CCD_MCLK                        ; 9.329  ; 9.226  ; Rise       ; CCD_MCLK                                  ;
; VGA_B[*]       ; CCD_MCLK                        ; 7.196  ; 7.067  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[0]      ; CCD_MCLK                        ; 8.487  ; 8.262  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[1]      ; CCD_MCLK                        ; 7.633  ; 7.549  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[2]      ; CCD_MCLK                        ; 7.236  ; 7.112  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[3]      ; CCD_MCLK                        ; 7.271  ; 7.192  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[4]      ; CCD_MCLK                        ; 8.573  ; 8.402  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[5]      ; CCD_MCLK                        ; 8.118  ; 7.997  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[6]      ; CCD_MCLK                        ; 7.196  ; 7.067  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[7]      ; CCD_MCLK                        ; 9.288  ; 9.061  ; Rise       ; CCD_MCLK                                  ;
; VGA_BLANK      ; CCD_MCLK                        ; 9.041  ; 8.936  ; Rise       ; CCD_MCLK                                  ;
; VGA_CLK        ; CCD_MCLK                        ;        ; 3.866  ; Rise       ; CCD_MCLK                                  ;
; VGA_G[*]       ; CCD_MCLK                        ; 6.936  ; 6.833  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[0]      ; CCD_MCLK                        ; 7.428  ; 7.307  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[1]      ; CCD_MCLK                        ; 7.411  ; 7.257  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[2]      ; CCD_MCLK                        ; 7.488  ; 7.369  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[3]      ; CCD_MCLK                        ; 7.031  ; 6.885  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[4]      ; CCD_MCLK                        ; 7.185  ; 7.063  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[5]      ; CCD_MCLK                        ; 7.173  ; 7.054  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[6]      ; CCD_MCLK                        ; 6.936  ; 6.833  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[7]      ; CCD_MCLK                        ; 7.441  ; 7.293  ; Rise       ; CCD_MCLK                                  ;
; VGA_HS         ; CCD_MCLK                        ; 8.187  ; 8.126  ; Rise       ; CCD_MCLK                                  ;
; VGA_R[*]       ; CCD_MCLK                        ; 7.150  ; 7.027  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[0]      ; CCD_MCLK                        ; 8.098  ; 7.887  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[1]      ; CCD_MCLK                        ; 7.632  ; 7.467  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[2]      ; CCD_MCLK                        ; 7.906  ; 7.822  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[3]      ; CCD_MCLK                        ; 7.520  ; 7.328  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[4]      ; CCD_MCLK                        ; 7.180  ; 7.050  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[5]      ; CCD_MCLK                        ; 8.037  ; 7.906  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[6]      ; CCD_MCLK                        ; 7.445  ; 7.327  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[7]      ; CCD_MCLK                        ; 7.150  ; 7.027  ; Rise       ; CCD_MCLK                                  ;
; VGA_VS         ; CCD_MCLK                        ; 10.972 ; 10.850 ; Rise       ; CCD_MCLK                                  ;
; GPIO_1[*]      ; CCD_MCLK                        ;        ; 6.890  ; Fall       ; CCD_MCLK                                  ;
;  GPIO_1[11]    ; CCD_MCLK                        ;        ; 6.890  ; Fall       ; CCD_MCLK                                  ;
; VGA_CLK        ; CCD_MCLK                        ; 3.748  ;        ; Fall       ; CCD_MCLK                                  ;
; GPIO_1[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 8.773  ; 7.409  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[14]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 10.823 ; 7.409  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 8.773  ; 8.802  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO_1[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 7.603  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[14]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 7.603  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 3.034  ; 2.978  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 5.393  ; 5.303  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 3.823  ; 3.757  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 3.976  ; 3.912  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 5.664  ; 5.573  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 3.844  ; 3.778  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 3.477  ; 3.417  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 3.373  ; 3.316  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 3.034  ; 2.978  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 3.488  ; 3.427  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 3.528  ; 3.468  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 4.967  ; 4.893  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 3.386  ; 3.291  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50                        ; 3.648  ; 3.589  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50                        ; 5.125  ; 5.009  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 3.481  ; 3.418  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 4.725  ; 4.659  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 7.181  ; 7.193  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 7.181  ; 7.193  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 8.777  ; 8.628  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 9.696  ; 9.488  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 10.185 ; 9.938  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 9.865  ; 9.559  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 10.133 ; 9.807  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 8.164  ; 8.152  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 9.343  ; 9.218  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 9.245  ; 8.979  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 9.358  ; 9.096  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 9.339  ; 9.279  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 8.666  ; 8.498  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 8.357  ; 8.318  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 9.040  ; 8.825  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 8.133  ; 8.012  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 8.460  ; 8.302  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50                        ; 4.987  ; 4.908  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 4.585  ; 4.473  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50                        ; 4.569  ; 4.455  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 3.832  ; 3.766  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.804 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.884 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 11.702 ;    ;    ; 12.015 ;
; SW[1]      ; LEDR[1]     ; 9.062  ;    ;    ; 9.467  ;
; SW[2]      ; LEDR[2]     ; 10.361 ;    ;    ; 10.682 ;
; SW[3]      ; LEDR[3]     ; 10.678 ;    ;    ; 10.949 ;
; SW[4]      ; LEDR[4]     ; 8.742  ;    ;    ; 9.138  ;
; SW[5]      ; LEDR[5]     ; 10.406 ;    ;    ; 10.736 ;
; SW[6]      ; LEDR[6]     ; 9.389  ;    ;    ; 9.864  ;
; SW[7]      ; LEDR[7]     ; 9.093  ;    ;    ; 9.602  ;
; SW[8]      ; LEDR[8]     ; 10.543 ;    ;    ; 10.987 ;
; SW[9]      ; LEDR[9]     ; 12.080 ;    ;    ; 12.189 ;
; SW[10]     ; LEDR[10]    ; 9.829  ;    ;    ; 10.376 ;
; SW[11]     ; LEDR[11]    ; 11.740 ;    ;    ; 12.049 ;
; SW[12]     ; LEDR[12]    ; 10.117 ;    ;    ; 10.654 ;
; SW[13]     ; LEDR[13]    ; 11.741 ;    ;    ; 12.064 ;
; SW[14]     ; LEDR[14]    ; 9.291  ;    ;    ; 9.870  ;
; SW[15]     ; LEDR[15]    ; 11.505 ;    ;    ; 11.714 ;
; SW[16]     ; LEDR[16]    ; 10.845 ;    ;    ; 11.247 ;
; SW[17]     ; LEDR[17]    ; 10.290 ;    ;    ; 10.864 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 11.281 ;    ;    ; 11.581 ;
; SW[1]      ; LEDR[1]     ; 8.744  ;    ;    ; 9.133  ;
; SW[2]      ; LEDR[2]     ; 9.991  ;    ;    ; 10.299 ;
; SW[3]      ; LEDR[3]     ; 10.296 ;    ;    ; 10.555 ;
; SW[4]      ; LEDR[4]     ; 8.437  ;    ;    ; 8.816  ;
; SW[5]      ; LEDR[5]     ; 10.035 ;    ;    ; 10.351 ;
; SW[6]      ; LEDR[6]     ; 9.059  ;    ;    ; 9.515  ;
; SW[7]      ; LEDR[7]     ; 8.774  ;    ;    ; 9.262  ;
; SW[8]      ; LEDR[8]     ; 10.164 ;    ;    ; 10.591 ;
; SW[9]      ; LEDR[9]     ; 11.725 ;    ;    ; 11.817 ;
; SW[10]     ; LEDR[10]    ; 9.479  ;    ;    ; 10.004 ;
; SW[11]     ; LEDR[11]    ; 11.314 ;    ;    ; 11.610 ;
; SW[12]     ; LEDR[12]    ; 9.756  ;    ;    ; 10.271 ;
; SW[13]     ; LEDR[13]    ; 11.315 ;    ;    ; 11.625 ;
; SW[14]     ; LEDR[14]    ; 8.963  ;    ;    ; 9.518  ;
; SW[15]     ; LEDR[15]    ; 11.172 ;    ;    ; 11.359 ;
; SW[16]     ; LEDR[16]    ; 10.454 ;    ;    ; 10.840 ;
; SW[17]     ; LEDR[17]    ; 9.921  ;    ;    ; 10.472 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.827 ; 3.682 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.827 ; 3.682 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.972 ; 4.827 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.760 ; 4.615 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.956 ; 4.811 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.760 ; 4.615 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.961 ; 4.816 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.961 ; 4.816 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.924 ; 4.779 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.925 ; 4.780 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.925 ; 4.780 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.947 ; 4.802 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.893 ; 4.748 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.947 ; 4.802 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.962 ; 4.817 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.602 ; 4.464 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.925 ; 4.780 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.239 ; 3.094 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.239 ; 3.094 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.339 ; 4.194 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.136 ; 3.991 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.324 ; 4.179 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.136 ; 3.991 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.328 ; 4.183 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.328 ; 4.183 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.293 ; 4.148 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.293 ; 4.148 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.293 ; 4.148 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.315 ; 4.170 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.263 ; 4.118 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.315 ; 4.170 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.329 ; 4.184 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.978 ; 3.840 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.293 ; 4.148 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.726     ; 3.871     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.726     ; 3.871     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.904     ; 5.049     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.664     ; 4.809     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.889     ; 5.034     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.664     ; 4.809     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.898     ; 5.043     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.898     ; 5.043     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.856     ; 5.001     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.856     ; 5.001     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.856     ; 5.001     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.879     ; 5.024     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.823     ; 4.968     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.879     ; 5.024     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.897     ; 5.042     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.512     ; 4.650     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.856     ; 5.001     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.136     ; 3.281     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.136     ; 3.281     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.268     ; 4.413     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.037     ; 4.182     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.254     ; 4.399     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.037     ; 4.182     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.262     ; 4.407     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.262     ; 4.407     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.222     ; 4.367     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.221     ; 4.366     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.221     ; 4.366     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.244     ; 4.389     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.190     ; 4.335     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.244     ; 4.389     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.261     ; 4.406     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.886     ; 4.024     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.221     ; 4.366     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                        ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note                                                          ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
; 40.46 MHz  ; 40.46 MHz       ; CCD_MCLK                                  ;                                                               ;
; 140.94 MHz ; 140.94 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[0] ;                                                               ;
; 164.88 MHz ; 164.88 MHz      ; CLOCK_50                                  ;                                                               ;
; 271.81 MHz ; 237.53 MHz      ; GPIO_1[10]                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 315.46 MHz ; 315.46 MHz      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;                                                               ;
; 393.24 MHz ; 250.0 MHz       ; KEY[3]                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; CCD_MCLK                                  ; -23.715 ; -824544.461   ;
; GPIO_1[10]                                ; -2.679  ; -403.368      ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -2.170  ; -76.148       ;
; KEY[3]                                    ; -1.543  ; -3.085        ;
; CLOCK_50                                  ; -0.514  ; -0.722        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 2.646   ; 0.000         ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO_1[10]                                ; -0.050 ; -0.050        ;
; CLOCK_50                                  ; 0.165  ; 0.000         ;
; CCD_MCLK                                  ; 0.335  ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.353  ; 0.000         ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 0.354  ; 0.000         ;
; KEY[3]                                    ; 0.387  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CCD_MCLK                                  ; -2.400 ; -2334.883     ;
; GPIO_1[10]                                ; -0.733 ; -78.572       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 3.704  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; GPIO_1[10]                                ; 0.238 ; 0.000         ;
; CCD_MCLK                                  ; 0.765 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.627 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO_1[10]                                ; -3.210 ; -515.088      ;
; CCD_MCLK                                  ; -3.000 ; -82671.033    ;
; KEY[3]                                    ; -3.000 ; -5.570        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.285 ; -64.250       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.686  ; 0.000         ;
; CLOCK_50                                  ; 9.688  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CCD_MCLK'                                                                                                                                                                                                                                                                                                       ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                             ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -23.715 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 25.020     ;
; -23.599 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.904     ;
; -23.577 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.882     ;
; -23.538 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.843     ;
; -23.525 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.089     ; 24.435     ;
; -23.485 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.396     ;
; -23.453 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.758     ;
; -23.444 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.355     ;
; -23.424 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.729     ;
; -23.422 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.727     ;
; -23.417 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.305      ; 24.721     ;
; -23.410 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.305      ; 24.714     ;
; -23.400 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.705     ;
; -23.391 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[10] ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.302     ;
; -23.369 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.280     ;
; -23.347 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.258     ;
; -23.344 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.255     ;
; -23.337 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.299      ; 24.635     ;
; -23.334 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.245     ;
; -23.332 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.089     ; 24.242     ;
; -23.328 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.239     ;
; -23.306 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.217     ;
; -23.301 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.606     ;
; -23.276 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.581     ;
; -23.275 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[10] ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.186     ;
; -23.269 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.574     ;
; -23.253 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[10] ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.164     ;
; -23.249 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[5][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.092     ; 24.156     ;
; -23.249 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.554     ;
; -23.247 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.552     ;
; -23.241 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.089     ; 24.151     ;
; -23.234 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[5][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.092     ; 24.141     ;
; -23.228 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.139     ;
; -23.224 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.305      ; 24.528     ;
; -23.223 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.134     ;
; -23.218 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.095     ; 24.122     ;
; -23.218 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.129     ;
; -23.217 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.305      ; 24.521     ;
; -23.216 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.089     ; 24.126     ;
; -23.212 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.095     ; 24.116     ;
; -23.206 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.117     ;
; -23.196 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.107     ;
; -23.194 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.105     ;
; -23.185 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.490     ;
; -23.183 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.488     ;
; -23.182 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.093     ;
; -23.163 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.468     ;
; -23.157 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][2] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.462     ;
; -23.153 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.064     ;
; -23.153 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.458     ;
; -23.144 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[6][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.299      ; 24.442     ;
; -23.135 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[9]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.046     ;
; -23.133 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[5][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.092     ; 24.040     ;
; -23.133 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.438     ;
; -23.133 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.305      ; 24.437     ;
; -23.131 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.436     ;
; -23.131 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.090     ; 24.040     ;
; -23.129 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[10] ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.040     ;
; -23.126 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.305      ; 24.430     ;
; -23.126 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.090     ; 24.035     ;
; -23.125 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.089     ; 24.035     ;
; -23.111 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.416     ;
; -23.108 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.305      ; 24.412     ;
; -23.101 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.305      ; 24.405     ;
; -23.100 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][2] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.089     ; 24.010     ;
; -23.100 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[10] ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 24.011     ;
; -23.088 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[5][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.092     ; 23.995     ;
; -23.087 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[5][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.121     ; 23.965     ;
; -23.083 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.090     ; 23.992     ;
; -23.082 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 23.993     ;
; -23.080 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[5][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.121     ; 23.958     ;
; -23.072 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[5][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.121     ; 23.950     ;
; -23.072 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 23.983     ;
; -23.069 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.090     ; 23.978     ;
; -23.067 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.372     ;
; -23.065 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[5][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.121     ; 23.943     ;
; -23.064 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.090     ; 23.973     ;
; -23.061 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[3][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.044     ; 24.016     ;
; -23.056 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[3][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.044     ; 24.011     ;
; -23.055 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.090     ; 23.964     ;
; -23.053 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[6][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.299      ; 24.351     ;
; -23.053 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 23.964     ;
; -23.045 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.350     ;
; -23.044 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.061     ; 23.982     ;
; -23.043 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 23.954     ;
; -23.039 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.344     ;
; -23.028 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[6][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.299      ; 24.326     ;
; -23.025 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.095     ; 23.929     ;
; -23.021 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.090     ; 23.930     ;
; -23.019 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[9]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 23.930     ;
; -23.019 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.095     ; 23.923     ;
; -23.017 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.305      ; 24.321     ;
; -23.015 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[5][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.092     ; 23.922     ;
; -23.015 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.090     ; 23.924     ;
; -23.010 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.305      ; 24.314     ;
; -23.010 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.315     ;
; -23.010 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.090     ; 23.919     ;
; -23.007 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.306      ; 24.312     ;
; -22.997 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[9]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.088     ; 23.908     ;
; -22.993 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.090     ; 23.902     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO_1[10]'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.679 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 3.315      ;
; -2.619 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 3.255      ;
; -2.590 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 3.226      ;
; -2.563 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 3.199      ;
; -2.554 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.364     ; 3.189      ;
; -2.534 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 3.170      ;
; -2.518 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 3.154      ;
; -2.515 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 3.151      ;
; -2.494 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.364     ; 3.129      ;
; -2.493 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.364     ; 3.128      ;
; -2.489 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 3.125      ;
; -2.484 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.359     ; 3.124      ;
; -2.458 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 3.094      ;
; -2.447 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[5]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 3.083      ;
; -2.438 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.364     ; 3.073      ;
; -2.433 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.364     ; 3.068      ;
; -2.424 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.364     ; 3.059      ;
; -2.424 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.359     ; 3.064      ;
; -2.418 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[6]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 3.054      ;
; -2.416 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.465     ; 2.950      ;
; -2.413 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.465     ; 2.947      ;
; -2.409 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.364     ; 3.044      ;
; -2.404 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 3.040      ;
; -2.402 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 3.038      ;
; -2.399 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 3.035      ;
; -2.393 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.071     ; 3.321      ;
; -2.392 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.364     ; 3.027      ;
; -2.391 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.466     ; 2.924      ;
; -2.391 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.466     ; 2.924      ;
; -2.391 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.466     ; 2.924      ;
; -2.391 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.466     ; 2.924      ;
; -2.391 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.466     ; 2.924      ;
; -2.391 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.466     ; 2.924      ;
; -2.391 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.071     ; 3.319      ;
; -2.390 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.071     ; 3.318      ;
; -2.388 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.073     ; 3.314      ;
; -2.388 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.071     ; 3.316      ;
; -2.387 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.314      ;
; -2.387 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.314      ;
; -2.387 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.314      ;
; -2.387 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.314      ;
; -2.387 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.314      ;
; -2.387 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.314      ;
; -2.387 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.314      ;
; -2.387 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.314      ;
; -2.387 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.314      ;
; -2.373 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 3.009      ;
; -2.373 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[6]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 3.009      ;
; -2.373 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.467     ; 2.905      ;
; -2.368 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.359     ; 3.008      ;
; -2.368 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.074     ; 3.293      ;
; -2.364 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.364     ; 2.999      ;
; -2.361 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.466     ; 2.894      ;
; -2.361 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.466     ; 2.894      ;
; -2.360 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.466     ; 2.893      ;
; -2.358 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.359     ; 2.998      ;
; -2.357 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.284      ;
; -2.357 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.284      ;
; -2.357 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.284      ;
; -2.357 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.284      ;
; -2.357 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.284      ;
; -2.357 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.284      ;
; -2.357 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.284      ;
; -2.357 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.284      ;
; -2.357 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.284      ;
; -2.351 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.073     ; 3.277      ;
; -2.348 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.467     ; 2.880      ;
; -2.348 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.467     ; 2.880      ;
; -2.348 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.467     ; 2.880      ;
; -2.348 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.467     ; 2.880      ;
; -2.348 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.467     ; 2.880      ;
; -2.348 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.467     ; 2.880      ;
; -2.348 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.467     ; 2.880      ;
; -2.348 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.467     ; 2.880      ;
; -2.347 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 2.983      ;
; -2.339 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.359     ; 2.979      ;
; -2.338 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.265      ;
; -2.338 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.265      ;
; -2.337 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.264      ;
; -2.336 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.364     ; 2.971      ;
; -2.336 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.263      ;
; -2.336 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.263      ;
; -2.335 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.262      ;
; -2.331 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[3]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.363     ; 2.967      ;
; -2.325 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.252      ;
; -2.325 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.252      ;
; -2.325 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.252      ;
; -2.325 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.252      ;
; -2.325 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.252      ;
; -2.325 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.252      ;
; -2.322 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|mCCD_G[5]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.364     ; 2.957      ;
; -2.317 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.364     ; 2.952      ;
; -2.316 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.074     ; 3.241      ;
; -2.311 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.238      ;
; -2.311 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.238      ;
; -2.311 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.238      ;
; -2.311 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.238      ;
; -2.311 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.238      ;
; -2.311 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.238      ;
; -2.309 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.072     ; 3.236      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                        ;
+--------+---------------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                    ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.170 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.097      ;
; -1.950 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.877      ;
; -1.935 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.863      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.784      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.784      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.784      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.784      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.784      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.784      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.784      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.784      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.784      ;
; -1.858 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.784      ;
; -1.820 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.748      ;
; -1.808 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.734      ;
; -1.808 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.734      ;
; -1.808 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.734      ;
; -1.808 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.734      ;
; -1.808 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.734      ;
; -1.808 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.734      ;
; -1.808 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.734      ;
; -1.808 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.734      ;
; -1.808 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.734      ;
; -1.808 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.734      ;
; -1.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.701      ;
; -1.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.701      ;
; -1.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.701      ;
; -1.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.701      ;
; -1.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.701      ;
; -1.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.701      ;
; -1.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.701      ;
; -1.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.701      ;
; -1.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.701      ;
; -1.775 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.701      ;
; -1.744 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.468     ; 2.275      ;
; -1.705 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.633      ;
; -1.704 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.632      ;
; -1.688 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.616      ;
; -1.667 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.468     ; 2.198      ;
; -1.640 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.468     ; 2.171      ;
; -1.576 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.504      ;
; -1.568 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.494      ;
; -1.549 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.476      ;
; -1.548 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.474      ;
; -1.548 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.474      ;
; -1.548 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.474      ;
; -1.548 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.474      ;
; -1.548 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[9]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.474      ;
; -1.548 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.474      ;
; -1.548 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.474      ;
; -1.548 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.474      ;
; -1.548 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.474      ;
; -1.548 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.474      ;
; -1.548 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.474      ;
; -1.539 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.465      ;
; -1.539 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.465      ;
; -1.539 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.465      ;
; -1.539 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.465      ;
; -1.539 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[9]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.465      ;
; -1.539 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.465      ;
; -1.539 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.465      ;
; -1.539 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.465      ;
; -1.539 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.465      ;
; -1.539 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.465      ;
; -1.535 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.461      ;
; -1.535 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.461      ;
; -1.535 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.461      ;
; -1.535 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.461      ;
; -1.535 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.461      ;
; -1.535 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.461      ;
; -1.535 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.461      ;
; -1.535 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.461      ;
; -1.535 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.461      ;
; -1.535 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.461      ;
; -1.532 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.460      ;
; -1.518 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.447      ;
; -1.491 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.417      ;
; -1.491 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.417      ;
; -1.491 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.417      ;
; -1.491 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.417      ;
; -1.491 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.417      ;
; -1.491 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.417      ;
; -1.491 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.417      ;
; -1.491 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.417      ;
; -1.491 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.417      ;
; -1.491 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.417      ;
; -1.475 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.401      ;
; -1.475 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.401      ;
; -1.475 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.401      ;
; -1.475 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.401      ;
; -1.475 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[9]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.401      ;
; -1.475 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.401      ;
; -1.475 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.401      ;
; -1.475 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.401      ;
; -1.475 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.401      ;
; -1.475 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.401      ;
; -1.475 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.073     ; 2.401      ;
; -1.471 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_GO                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.399      ;
; -1.471 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mSetup_ST.0010           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.399      ;
; -1.471 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mSetup_ST.0001           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.071     ; 2.399      ;
+--------+---------------------------------------------------+--------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'KEY[3]'                                                                                                   ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -1.543 ; VGA_Controller:u1|state[1] ; VGA_Controller:u1|state[0] ; KEY[3]       ; KEY[3]      ; 1.000        ; -0.043     ; 2.519      ;
; -1.542 ; VGA_Controller:u1|state[1] ; VGA_Controller:u1|state[1] ; KEY[3]       ; KEY[3]      ; 1.000        ; -0.039     ; 2.522      ;
; -1.421 ; VGA_Controller:u1|state[0] ; VGA_Controller:u1|state[1] ; KEY[3]       ; KEY[3]      ; 1.000        ; -0.043     ; 2.397      ;
; -1.414 ; VGA_Controller:u1|state[0] ; VGA_Controller:u1|state[0] ; KEY[3]       ; KEY[3]      ; 1.000        ; -0.039     ; 2.394      ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                 ;
+--------+------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.514 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 2.665      ; 3.881      ;
; -0.208 ; CCD_MCLK                           ; CCD_MCLK                        ; CCD_MCLK                        ; CLOCK_50    ; 0.500        ; 2.669      ; 3.579      ;
; -0.112 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 2.665      ; 3.979      ;
; 0.368  ; CCD_MCLK                           ; CCD_MCLK                        ; CCD_MCLK                        ; CLOCK_50    ; 1.000        ; 2.669      ; 3.503      ;
; 13.935 ; Reset_Delay:u2|oRST_2              ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.092     ; 5.972      ;
; 14.047 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.136     ; 5.816      ;
; 14.050 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.136     ; 5.813      ;
; 14.129 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.136     ; 5.734      ;
; 14.245 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.136     ; 5.618      ;
; 14.449 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.087     ; 5.463      ;
; 14.452 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.087     ; 5.460      ;
; 14.531 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.087     ; 5.381      ;
; 14.587 ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.136     ; 5.276      ;
; 14.590 ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.136     ; 5.273      ;
; 14.600 ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.136     ; 5.263      ;
; 14.647 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.087     ; 5.265      ;
; 14.670 ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.136     ; 5.193      ;
; 14.770 ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.147     ; 5.082      ;
; 14.785 ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.136     ; 5.078      ;
; 14.887 ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.147     ; 4.965      ;
; 14.922 ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.147     ; 4.930      ;
; 14.971 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.071     ; 4.957      ;
; 14.972 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.071     ; 4.956      ;
; 14.989 ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.087     ; 4.923      ;
; 14.992 ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.087     ; 4.920      ;
; 15.002 ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.087     ; 4.910      ;
; 15.072 ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.087     ; 4.840      ;
; 15.099 ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.147     ; 4.753      ;
; 15.102 ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.147     ; 4.750      ;
; 15.120 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.071     ; 4.808      ;
; 15.172 ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 4.729      ;
; 15.183 ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.147     ; 4.669      ;
; 15.187 ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.087     ; 4.725      ;
; 15.219 ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.147     ; 4.633      ;
; 15.223 ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.147     ; 4.629      ;
; 15.246 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.071     ; 4.682      ;
; 15.289 ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 4.612      ;
; 15.301 ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.147     ; 4.551      ;
; 15.303 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.147     ; 4.549      ;
; 15.324 ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 4.577      ;
; 15.392 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.544      ;
; 15.392 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.544      ;
; 15.392 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.544      ;
; 15.392 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.544      ;
; 15.392 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.544      ;
; 15.392 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.544      ;
; 15.392 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.544      ;
; 15.392 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.544      ;
; 15.392 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.544      ;
; 15.392 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.544      ;
; 15.404 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.532      ;
; 15.404 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.532      ;
; 15.404 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.532      ;
; 15.404 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.532      ;
; 15.404 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.532      ;
; 15.404 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.532      ;
; 15.404 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.532      ;
; 15.404 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.532      ;
; 15.404 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.532      ;
; 15.404 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.532      ;
; 15.418 ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.147     ; 4.434      ;
; 15.465 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.071     ; 4.463      ;
; 15.492 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.444      ;
; 15.492 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.444      ;
; 15.492 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.444      ;
; 15.492 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.444      ;
; 15.492 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.444      ;
; 15.492 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.444      ;
; 15.492 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.444      ;
; 15.492 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.444      ;
; 15.492 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.444      ;
; 15.492 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.444      ;
; 15.501 ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 4.400      ;
; 15.504 ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 4.397      ;
; 15.558 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.071     ; 4.370      ;
; 15.585 ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 4.316      ;
; 15.621 ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 4.280      ;
; 15.625 ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 4.276      ;
; 15.639 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.297      ;
; 15.639 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.297      ;
; 15.639 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.297      ;
; 15.639 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.297      ;
; 15.639 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.297      ;
; 15.639 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.297      ;
; 15.639 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.297      ;
; 15.639 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.297      ;
; 15.639 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.297      ;
; 15.639 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.063     ; 4.297      ;
; 15.672 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.071     ; 4.256      ;
; 15.682 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.071     ; 4.246      ;
; 15.703 ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 4.198      ;
; 15.705 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 4.196      ;
; 15.724 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.071     ; 4.204      ;
; 15.814 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.071     ; 4.114      ;
; 15.819 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.071     ; 4.109      ;
; 15.820 ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.098     ; 4.081      ;
; 15.837 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.071     ; 4.091      ;
; 15.840 ; Reset_Delay:u2|oRST_1              ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.072     ; 4.087      ;
; 15.848 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[21]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.073     ; 4.078      ;
; 15.848 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[20]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.073     ; 4.078      ;
+--------+------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 2.646 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|RD_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.875     ; 4.428      ;
; 2.646 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mRD           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.875     ; 4.428      ;
; 2.646 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|RD_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.875     ; 4.428      ;
; 2.678 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|WR_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.875     ; 4.396      ;
; 2.678 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mWR           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.875     ; 4.396      ;
; 2.678 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|WR_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.875     ; 4.396      ;
; 2.857 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[8]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.871     ; 4.221      ;
; 2.857 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[11]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.871     ; 4.221      ;
; 2.857 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[12]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.871     ; 4.221      ;
; 2.857 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[13]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.871     ; 4.221      ;
; 2.857 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[14]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.871     ; 4.221      ;
; 2.857 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[15]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.871     ; 4.221      ;
; 2.867 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[9]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.871     ; 4.211      ;
; 2.867 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[10]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.871     ; 4.211      ;
; 2.867 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[16]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.871     ; 4.211      ;
; 2.867 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[17]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.871     ; 4.211      ;
; 2.867 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[18]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.871     ; 4.211      ;
; 2.871 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[19]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.873     ; 4.205      ;
; 2.871 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[22]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.873     ; 4.205      ;
; 2.871 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[20]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.873     ; 4.205      ;
; 2.871 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[21]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.873     ; 4.205      ;
; 2.905 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 7.016      ;
; 2.926 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.995      ;
; 2.926 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[11]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.995      ;
; 2.926 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.995      ;
; 2.926 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.995      ;
; 2.926 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.995      ;
; 2.932 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.870     ; 4.147      ;
; 2.932 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.870     ; 4.147      ;
; 2.932 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.870     ; 4.147      ;
; 2.932 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.870     ; 4.147      ;
; 2.932 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.870     ; 4.147      ;
; 2.932 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.870     ; 4.147      ;
; 2.932 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.870     ; 4.147      ;
; 2.932 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.870     ; 4.147      ;
; 2.932 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.870     ; 4.147      ;
; 2.932 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.870     ; 4.147      ;
; 2.932 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.870     ; 4.147      ;
; 2.932 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.870     ; 4.147      ;
; 2.932 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.870     ; 4.147      ;
; 2.932 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.870     ; 4.147      ;
; 2.932 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.870     ; 4.147      ;
; 2.936 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[9]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.985      ;
; 2.936 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[10]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.985      ;
; 2.936 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.985      ;
; 2.936 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.985      ;
; 2.936 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.985      ;
; 2.940 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.080     ; 6.979      ;
; 2.940 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.080     ; 6.979      ;
; 2.940 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.080     ; 6.979      ;
; 2.940 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.080     ; 6.979      ;
; 2.942 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.979      ;
; 2.955 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.966      ;
; 2.963 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.958      ;
; 2.963 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[11]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.958      ;
; 2.963 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.958      ;
; 2.963 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.958      ;
; 2.963 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.958      ;
; 2.964 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.957      ;
; 2.973 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[9]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.948      ;
; 2.973 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[10]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.948      ;
; 2.973 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.948      ;
; 2.973 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.948      ;
; 2.973 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.948      ;
; 2.976 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.945      ;
; 2.976 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[11]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.945      ;
; 2.976 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.945      ;
; 2.976 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.945      ;
; 2.976 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.945      ;
; 2.977 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.080     ; 6.942      ;
; 2.977 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.080     ; 6.942      ;
; 2.977 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.080     ; 6.942      ;
; 2.977 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.080     ; 6.942      ;
; 2.980 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.941      ;
; 2.985 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.936      ;
; 2.985 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[11]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.936      ;
; 2.985 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.936      ;
; 2.985 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.936      ;
; 2.985 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.936      ;
; 2.986 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[9]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.935      ;
; 2.986 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[10]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.935      ;
; 2.986 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.935      ;
; 2.986 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.935      ;
; 2.986 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.935      ;
; 2.990 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.080     ; 6.929      ;
; 2.990 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.080     ; 6.929      ;
; 2.990 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.080     ; 6.929      ;
; 2.990 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.080     ; 6.929      ;
; 2.995 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[9]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.926      ;
; 2.995 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[10]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.926      ;
; 2.995 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[16]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.926      ;
; 2.995 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[17]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.926      ;
; 2.995 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[18]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.926      ;
; 2.998 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.923      ;
; 2.999 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.080     ; 6.920      ;
; 2.999 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.080     ; 6.920      ;
; 2.999 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.080     ; 6.920      ;
; 2.999 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.080     ; 6.920      ;
; 3.001 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.920      ;
; 3.001 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[11]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.920      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO_1[10]'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.050 ; KEY[3]                                                                                                                                                       ; CCD_Capture:u3|mSTART                                                                                                                                        ; KEY[3]       ; GPIO_1[10]  ; 0.000        ; 4.394      ; 4.545      ;
; 0.335  ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.400      ; 0.936      ;
; 0.338  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.088      ; 0.597      ;
; 0.342  ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.400      ; 0.943      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.597      ;
; 0.354  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.072      ; 0.597      ;
; 0.358  ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.400      ; 0.959      ;
; 0.359  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.387      ; 0.947      ;
; 0.363  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.395      ; 0.959      ;
; 0.365  ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.072      ; 0.608      ;
; 0.366  ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.398      ; 0.965      ;
; 0.370  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.394      ; 0.965      ;
; 0.372  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.394      ; 0.967      ;
; 0.373  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.394      ; 0.968      ;
; 0.374  ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.400      ; 0.975      ;
; 0.378  ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.395      ; 0.974      ;
; 0.378  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.089      ; 0.638      ;
; 0.379  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.089      ; 0.639      ;
; 0.380  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.624      ;
; 0.380  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.624      ;
; 0.380  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.089      ; 0.640      ;
; 0.382  ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.403      ; 0.986      ;
; 0.384  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.394      ; 0.979      ;
; 0.385  ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.072      ; 0.628      ;
; 0.386  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.394      ; 0.981      ;
; 0.386  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.395      ; 0.982      ;
; 0.387  ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.402      ; 0.990      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.631      ;
; 0.387  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.387      ; 0.975      ;
; 0.391  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.635      ;
; 0.392  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.393      ; 0.986      ;
; 0.394  ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.402      ; 0.997      ;
; 0.394  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.393      ; 0.988      ;
; 0.395  ; Mirror_Col:u8|Z_Cont[3]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.403      ; 0.999      ;
; 0.395  ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.401      ; 0.997      ;
; 0.396  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.387      ; 0.984      ;
; 0.398  ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.401      ; 1.000      ;
; 0.400  ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.072      ; 0.643      ;
; 0.401  ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.402      ; 1.004      ;
; 0.401  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.645      ;
; 0.403  ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.402      ; 1.006      ;
; 0.404  ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.399      ; 1.004      ;
; 0.404  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.395      ; 1.000      ;
; 0.404  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.648      ;
; 0.406  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.650      ;
; 0.407  ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.401      ; 1.009      ;
; 0.407  ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.072      ; 0.650      ;
; 0.407  ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.072      ; 0.650      ;
; 0.408  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.395      ; 1.004      ;
; 0.409  ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.399      ; 1.009      ;
; 0.410  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.396      ; 1.007      ;
; 0.412  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.394      ; 1.007      ;
; 0.414  ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.399      ; 1.014      ;
; 0.414  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.394      ; 1.009      ;
; 0.415  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.394      ; 1.010      ;
; 0.415  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.394      ; 1.010      ;
; 0.416  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.393      ; 1.010      ;
; 0.417  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.394      ; 1.012      ;
; 0.417  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.394      ; 1.012      ;
; 0.419  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.394      ; 1.014      ;
; 0.420  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.396      ; 1.017      ;
; 0.421  ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.401      ; 1.023      ;
; 0.421  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.391      ; 1.013      ;
; 0.422  ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.666      ;
; 0.423  ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.403      ; 1.027      ;
; 0.428  ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.401      ; 1.030      ;
; 0.428  ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.399      ; 1.028      ;
; 0.434  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.393      ; 1.028      ;
; 0.439  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.387      ; 1.027      ;
; 0.443  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.391      ; 1.035      ;
; 0.454  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.393      ; 1.048      ;
; 0.466  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.443      ; 1.080      ;
; 0.467  ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~portb_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.337      ; 1.005      ;
; 0.471  ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~portb_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.336      ; 1.008      ;
; 0.480  ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~portb_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.337      ; 1.018      ;
; 0.483  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.443      ; 1.097      ;
; 0.494  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.738      ;
; 0.520  ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.764      ;
; 0.522  ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.766      ;
; 0.525  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.769      ;
; 0.528  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                              ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.437      ; 1.136      ;
; 0.539  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                             ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.437      ; 1.147      ;
; 0.547  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.073      ; 0.791      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.165 ; CCD_MCLK                           ; CCD_MCLK                           ; CCD_MCLK                        ; CLOCK_50    ; 0.000        ; 2.769      ; 3.348      ;
; 0.353 ; Reset_Delay:u2|oRST_0              ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.363 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[0]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 0.608      ;
; 0.420 ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.664      ;
; 0.436 ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.680      ;
; 0.505 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 2.765      ; 3.684      ;
; 0.580 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.824      ;
; 0.582 ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 0.827      ;
; 0.582 ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 0.827      ;
; 0.583 ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 0.828      ;
; 0.585 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 0.832      ;
; 0.587 ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 0.832      ;
; 0.587 ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 0.832      ;
; 0.589 ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 0.834      ;
; 0.589 ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 0.834      ;
; 0.589 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.833      ;
; 0.590 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.834      ;
; 0.591 ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.835      ;
; 0.598 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.602 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 0.847      ;
; 0.602 ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 0.849      ;
; 0.606 ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 0.851      ;
; 0.623 ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.867      ;
; 0.642 ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.886      ;
; 0.744 ; CCD_MCLK                           ; CCD_MCLK                           ; CCD_MCLK                        ; CLOCK_50    ; -0.500       ; 2.769      ; 3.427      ;
; 0.867 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.111      ;
; 0.868 ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.113      ;
; 0.869 ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.114      ;
; 0.870 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.114      ;
; 0.871 ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.115      ;
; 0.871 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.115      ;
; 0.873 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.117      ;
; 0.874 ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.119      ;
; 0.874 ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.119      ;
; 0.874 ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.119      ;
; 0.875 ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.120      ;
; 0.875 ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.119      ;
; 0.876 ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.120      ;
; 0.877 ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.122      ;
; 0.877 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.121      ;
; 0.877 ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.122      ;
; 0.877 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.122      ;
; 0.878 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.122      ;
; 0.879 ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.063      ; 1.113      ;
; 0.879 ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.123      ;
; 0.881 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.125      ;
; 0.884 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.885 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.129      ;
; 0.885 ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.130      ;
; 0.886 ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.130      ;
; 0.888 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.133      ;
; 0.888 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.133      ;
; 0.888 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.133      ;
; 0.889 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.135      ;
; 0.890 ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.134      ;
; 0.891 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.892 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.136      ;
; 0.897 ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.063      ; 1.131      ;
; 0.899 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.143      ;
; 0.901 ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.074      ; 1.146      ;
; 0.901 ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.145      ;
; 0.902 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.146      ;
; 0.902 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.146      ;
; 0.903 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.147      ;
; 0.910 ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 1.154      ;
; 0.960 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 2.765      ; 3.639      ;
+-------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CCD_MCLK'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.335 ; train:training_unit|train_state_machine:train_unit|state.MULTIPLY_3                                                                                                                ; train:training_unit|train_state_machine:train_unit|state.MULTIPLY_3                                                                                                                    ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.091      ; 0.597      ;
; 0.335 ; train:training_unit|train_state_machine:train_unit|state.WAIT_IM                                                                                                                   ; train:training_unit|train_state_machine:train_unit|state.WAIT_IM                                                                                                                       ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.091      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.597      ;
; 0.351 ; train:training_unit|train_state_machine:train_unit|counter[8]                                                                                                                      ; train:training_unit|train_state_machine:train_unit|counter[8]                                                                                                                          ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; train:training_unit|train_state_machine:train_unit|counter[6]                                                                                                                      ; train:training_unit|train_state_machine:train_unit|counter[6]                                                                                                                          ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; train:training_unit|train_state_machine:train_unit|counter[5]                                                                                                                      ; train:training_unit|train_state_machine:train_unit|counter[5]                                                                                                                          ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; train:training_unit|train_state_machine:train_unit|counter[4]                                                                                                                      ; train:training_unit|train_state_machine:train_unit|counter[4]                                                                                                                          ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; train:training_unit|train_state_machine:train_unit|counter[9]                                                                                                                      ; train:training_unit|train_state_machine:train_unit|counter[9]                                                                                                                          ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.075      ; 0.597      ;
; 0.351 ; train:training_unit|train_state_machine:train_unit|state.DONE                                                                                                                      ; train:training_unit|train_state_machine:train_unit|state.DONE                                                                                                                          ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.075      ; 0.597      ;
; 0.352 ; train:training_unit|train_state_machine:train_unit|delay[0]                                                                                                                        ; train:training_unit|train_state_machine:train_unit|delay[0]                                                                                                                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; train:training_unit|train_state_machine:train_unit|delay[1]                                                                                                                        ; train:training_unit|train_state_machine:train_unit|delay[1]                                                                                                                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; train:training_unit|train_state_machine:train_unit|counter[7]                                                                                                                      ; train:training_unit|train_state_machine:train_unit|counter[7]                                                                                                                          ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; train:training_unit|train_state_machine:train_unit|counter[3]                                                                                                                      ; train:training_unit|train_state_machine:train_unit|counter[3]                                                                                                                          ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; train:training_unit|train_state_machine:train_unit|counter[2]                                                                                                                      ; train:training_unit|train_state_machine:train_unit|counter[2]                                                                                                                          ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; train:training_unit|train_state_machine:train_unit|counter[1]                                                                                                                      ; train:training_unit|train_state_machine:train_unit|counter[1]                                                                                                                          ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; train:training_unit|train_state_machine:train_unit|counter[0]                                                                                                                      ; train:training_unit|train_state_machine:train_unit|counter[0]                                                                                                                          ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; multiply:multiplication_unit|matmux10:multiply_unit|delay[1]                                                                                                                       ; multiply:multiplication_unit|matmux10:multiply_unit|delay[1]                                                                                                                           ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; multiply:multiplication_unit|matmux10:multiply_unit|delay[0]                                                                                                                       ; multiply:multiplication_unit|matmux10:multiply_unit|delay[0]                                                                                                                           ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; multiply:multiplication_unit|matmux10:multiply_unit|state.DONE                                                                                                                     ; multiply:multiplication_unit|matmux10:multiply_unit|state.DONE                                                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT                                                                                                                     ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT                                                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                          ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; train:training_unit|train_state_machine:train_unit|W_en                                                                                                                            ; train:training_unit|train_state_machine:train_unit|W_en                                                                                                                                ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[0]                                                                                                                     ; multiply:multiplication_unit|matmux10:multiply_unit|counter[0]                                                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[1]                                                                                                                     ; multiply:multiplication_unit|matmux10:multiply_unit|counter[1]                                                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[2]                                                                                                                     ; multiply:multiplication_unit|matmux10:multiply_unit|counter[2]                                                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[3]                                                                                                                     ; multiply:multiplication_unit|matmux10:multiply_unit|counter[3]                                                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[4]                                                                                                                     ; multiply:multiplication_unit|matmux10:multiply_unit|counter[4]                                                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[5]                                                                                                                     ; multiply:multiplication_unit|matmux10:multiply_unit|counter[5]                                                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[6]                                                                                                                     ; multiply:multiplication_unit|matmux10:multiply_unit|counter[6]                                                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[7]                                                                                                                     ; multiply:multiplication_unit|matmux10:multiply_unit|counter[7]                                                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[8]                                                                                                                     ; multiply:multiplication_unit|matmux10:multiply_unit|counter[8]                                                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[9]                                                                                                                     ; multiply:multiplication_unit|matmux10:multiply_unit|counter[9]                                                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; VGA_Controller:u1|H_counter[2]                                                                                                                                                     ; VGA_Controller:u1|H_counter[2]                                                                                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; VGA_Controller:u1|H_counter[1]                                                                                                                                                     ; VGA_Controller:u1|H_counter[1]                                                                                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; VGA_Controller:u1|H_counter[0]                                                                                                                                                     ; VGA_Controller:u1|H_counter[0]                                                                                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.597      ;
; 0.378 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.090      ; 0.639      ;
; 0.378 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.638      ;
; 0.379 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                    ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.623      ;
; 0.379 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.639      ;
; 0.379 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.639      ;
; 0.380 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.640      ;
; 0.380 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.640      ;
; 0.382 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.088      ; 0.641      ;
; 0.385 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.629      ;
; 0.391 ; VGA_Controller:u1|H_counter[1]                                                                                                                                                     ; VGA_Controller:u1|H_counter[2]                                                                                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.635      ;
; 0.392 ; multiply:multiplication_unit|matmux10:multiply_unit|delay[0]                                                                                                                       ; multiply:multiplication_unit|matmux10:multiply_unit|delay[1]                                                                                                                           ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.074      ; 0.637      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                                             ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.645      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.662      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.663      ;
; 0.406 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.666      ;
; 0.412 ; multiply:multiplication_unit|matmux10:multiply_unit|state.DONE                                                                                                                     ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT2                                                                                                                        ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.074      ; 0.657      ;
; 0.424 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.668      ;
; 0.426 ; multiply:multiplication_unit|matmux10:multiply_unit|state.DONE                                                                                                                     ; multiply:multiplication_unit|matmux10:multiply_unit|state.COMPARE                                                                                                                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.074      ; 0.671      ;
; 0.427 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.671      ;
; 0.427 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.671      ;
; 0.441 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                                             ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.685      ;
; 0.442 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT2                                                                                                                    ; multiply:multiplication_unit|matmux10:multiply_unit|state.MULTIPLY                                                                                                                     ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.074      ; 0.687      ;
; 0.446 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                                             ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.690      ;
; 0.494 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                    ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.738      ;
; 0.500 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.744      ;
; 0.529 ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT15 ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.373      ; 1.073      ;
; 0.531 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.791      ;
; 0.531 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.791      ;
; 0.532 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.088      ; 0.791      ;
; 0.532 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.792      ;
; 0.533 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.793      ;
; 0.534 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.794      ;
; 0.534 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.089      ; 0.794      ;
; 0.535 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.779      ;
; 0.537 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                                             ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.781      ;
; 0.540 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.784      ;
; 0.541 ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT6  ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.371      ; 1.083      ;
; 0.544 ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT6  ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.368      ; 1.083      ;
; 0.546 ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT4  ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.371      ; 1.088      ;
; 0.546 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.073      ; 0.790      ;
; 0.547 ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT11 ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[11] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.368      ; 1.086      ;
; 0.547 ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT5  ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.371      ; 1.089      ;
; 0.547 ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT9  ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[9]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.371      ; 1.089      ;
; 0.547 ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT11 ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[11] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.371      ; 1.089      ;
; 0.549 ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT4  ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.368      ; 1.088      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.353 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.358 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.397      ; 0.956      ;
; 0.361 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.388      ; 0.950      ;
; 0.365 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.388      ; 0.955      ;
; 0.377 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 0.974      ;
; 0.379 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.622      ;
; 0.380 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.623      ;
; 0.382 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.387      ; 0.970      ;
; 0.387 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.387      ; 0.975      ;
; 0.388 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.631      ;
; 0.389 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.387      ; 0.977      ;
; 0.395 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|command:command1|RAS_N                                                                                                                ; Sdram_Control_4Port:u6|RAS_N                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|command:command1|SA[4]                                                                                                                ; Sdram_Control_4Port:u6|SA[4]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|command:command1|SA[2]                                                                                                                ; Sdram_Control_4Port:u6|SA[2]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                ; Sdram_Control_4Port:u6|SA[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                ; Sdram_Control_4Port:u6|SA[8]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE                                                                                                  ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 0.995      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.648      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.073      ; 0.649      ;
; 0.408 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.651      ;
; 0.408 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 1.005      ;
; 0.408 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.388      ; 0.997      ;
; 0.410 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.396      ; 1.007      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.354 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.422 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.665      ;
; 0.507 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.750      ;
; 0.524 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.767      ;
; 0.544 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.787      ;
; 0.545 ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.787      ;
; 0.549 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.792      ;
; 0.579 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.822      ;
; 0.583 ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.468      ; 1.222      ;
; 0.589 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.832      ;
; 0.593 ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.468      ; 1.232      ;
; 0.603 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.845      ;
; 0.618 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.861      ;
; 0.619 ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.862      ;
; 0.620 ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.468      ; 1.259      ;
; 0.621 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.864      ;
; 0.622 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.865      ;
; 0.629 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.872      ;
; 0.629 ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.872      ;
; 0.636 ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.879      ;
; 0.638 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.881      ;
; 0.638 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.881      ;
; 0.641 ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.468      ; 1.280      ;
; 0.642 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.885      ;
; 0.644 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.887      ;
; 0.646 ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.889      ;
; 0.647 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.890      ;
; 0.649 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.892      ;
; 0.650 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.893      ;
; 0.679 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.922      ;
; 0.727 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.970      ;
; 0.732 ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 0.973      ;
; 0.798 ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.040      ;
; 0.805 ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.047      ;
; 0.812 ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.054      ;
; 0.816 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.058      ;
; 0.833 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.076      ;
; 0.834 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.077      ;
; 0.838 ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.080      ;
; 0.847 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.091      ;
; 0.848 ; I2C_CCD_Config:u7|mI2C_DATA[2]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.090      ;
; 0.869 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.112      ;
; 0.880 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.124      ;
; 0.881 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.125      ;
; 0.886 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.130      ;
; 0.888 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.132      ;
; 0.903 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.146      ;
; 0.903 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.146      ;
; 0.917 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.160      ;
; 0.917 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.160      ;
; 0.922 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.164      ;
; 0.923 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.166      ;
; 0.925 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.168      ;
; 0.927 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.170      ;
; 0.928 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.171      ;
; 0.928 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.171      ;
; 0.931 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.174      ;
; 0.932 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.175      ;
; 0.934 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.177      ;
; 0.938 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.181      ;
; 0.939 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.182      ;
; 0.940 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.183      ;
; 0.940 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.183      ;
; 0.941 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.184      ;
; 0.942 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.185      ;
; 0.943 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.186      ;
; 0.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.073      ; 1.188      ;
; 0.946 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.189      ;
; 0.951 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.194      ;
; 0.951 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.194      ;
; 0.951 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.194      ;
; 0.951 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.194      ;
; 0.960 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.203      ;
; 0.969 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.211      ;
; 0.974 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.217      ;
; 0.979 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.221      ;
; 0.981 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.223      ;
; 0.992 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.235      ;
; 1.013 ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 1.255      ;
; 1.021 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.264      ;
; 1.022 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.265      ;
; 1.023 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.266      ;
; 1.026 ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.267      ;
; 1.027 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.270      ;
; 1.033 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.276      ;
; 1.033 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.276      ;
; 1.038 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.281      ;
; 1.039 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.282      ;
; 1.042 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.285      ;
; 1.044 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.287      ;
; 1.050 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.293      ;
; 1.053 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.296      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'KEY[3]'                                                                                                   ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; VGA_Controller:u1|state[1] ; VGA_Controller:u1|state[1] ; KEY[3]       ; KEY[3]      ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; VGA_Controller:u1|state[0] ; VGA_Controller:u1|state[0] ; KEY[3]       ; KEY[3]      ; 0.000        ; 0.039      ; 0.597      ;
; 0.681 ; VGA_Controller:u1|state[0] ; VGA_Controller:u1|state[1] ; KEY[3]       ; KEY[3]      ; 0.000        ; 0.043      ; 0.895      ;
; 1.819 ; VGA_Controller:u1|state[1] ; VGA_Controller:u1|state[0] ; KEY[3]       ; KEY[3]      ; 0.000        ; 0.043      ; 2.033      ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CCD_MCLK'                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.246      ; 3.567      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.246      ; 3.567      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.246      ; 3.567      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.246      ; 3.567      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.246      ; 3.567      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.246      ; 3.567      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.246      ; 3.567      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.246      ; 3.567      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.246      ; 3.567      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.246      ; 3.567      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.246      ; 3.567      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.246      ; 3.567      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.246      ; 3.567      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.244      ; 3.565      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.244      ; 3.565      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.244      ; 3.565      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.244      ; 3.565      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.244      ; 3.565      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.244      ; 3.565      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.244      ; 3.565      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                                                                    ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.244      ; 3.565      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.244      ; 3.565      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.244      ; 3.565      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.244      ; 3.565      ;
; -2.400 ; Reset_Delay:u2|oRST_0                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                                                                   ; CLOCK_50     ; CCD_MCLK    ; 1.000        ; 0.244      ; 3.565      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4                           ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT15                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT14                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT13                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT12                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT11                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT10                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT9                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT8                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT7                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT6                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT5                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT4                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT3                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT2                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT1                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.035     ; 3.062      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4                           ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT15                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT14                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT13                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT12                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT11                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT10                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT9                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT8                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT7                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT6                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT5                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT4                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT3                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT2                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.306 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT1                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.010      ; 3.107      ;
; -2.304 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.039     ; 3.056      ;
; -2.304 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.039     ; 3.056      ;
; -2.304 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.039     ; 3.056      ;
; -2.304 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.039     ; 3.056      ;
; -2.304 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.039     ; 3.056      ;
; -2.304 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.039     ; 3.056      ;
; -2.304 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.039     ; 3.056      ;
; -2.304 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.039     ; 3.056      ;
; -2.304 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.039     ; 3.056      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'GPIO_1[10]'                                                                                                                                                                                                                         ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.448      ; 3.160      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.442      ; 3.154      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.441      ; 3.153      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.442      ; 3.154      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.441      ; 3.153      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.441      ; 3.153      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.441      ; 3.153      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.441      ; 3.153      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.441      ; 3.153      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.441      ; 3.153      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.441      ; 3.153      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.441      ; 3.153      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.442      ; 3.154      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.440      ; 3.152      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.440      ; 3.152      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.440      ; 3.152      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.440      ; 3.152      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.440      ; 3.152      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.440      ; 3.152      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.440      ; 3.152      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.440      ; 3.152      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.440      ; 3.152      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.440      ; 3.152      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.440      ; 3.152      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.441      ; 3.153      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.440      ; 3.152      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.440      ; 3.152      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.441      ; 3.153      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.440      ; 3.152      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.440      ; 3.152      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.448      ; 3.160      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.448      ; 3.160      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.448      ; 3.160      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.448      ; 3.160      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.448      ; 3.160      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.448      ; 3.160      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.448      ; 3.160      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.448      ; 3.160      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.448      ; 3.160      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.448      ; 3.160      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.448      ; 3.160      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.448      ; 3.160      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.448      ; 3.160      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.448      ; 3.160      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.733 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.447      ; 3.159      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.440      ; 3.151      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.438      ; 3.149      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.439      ; 3.150      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.439      ; 3.150      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.439      ; 3.150      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.439      ; 3.150      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.438      ; 3.149      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.438      ; 3.149      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.439      ; 3.150      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.438      ; 3.149      ;
; -0.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.805      ; 3.167      ;
; -0.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.804      ; 3.166      ;
; -0.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.804      ; 3.166      ;
; -0.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.804      ; 3.166      ;
; -0.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.804      ; 3.166      ;
; -0.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.805      ; 3.167      ;
; -0.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.805      ; 3.167      ;
; -0.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.805      ; 3.167      ;
; -0.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.805      ; 3.167      ;
; -0.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.804      ; 3.166      ;
; -0.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.804      ; 3.166      ;
; -0.380 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.770      ; 3.129      ;
; -0.377 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.449      ; 2.805      ;
; -0.377 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.449      ; 2.805      ;
; -0.377 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.449      ; 2.805      ;
; -0.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.818      ; 3.151      ;
; -0.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.818      ; 3.151      ;
; -0.354 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 1.818      ; 3.151      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.563      ;
; 3.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.563      ;
; 3.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.563      ;
; 3.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.563      ;
; 3.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.563      ;
; 3.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.563      ;
; 3.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.563      ;
; 3.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.563      ;
; 3.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.563      ;
; 3.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.563      ;
; 3.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.563      ;
; 3.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.563      ;
; 3.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.563      ;
; 3.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.563      ;
; 3.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.563      ;
; 3.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.614     ; 3.563      ;
; 3.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.628     ; 3.547      ;
; 3.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.628     ; 3.547      ;
; 3.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.628     ; 3.547      ;
; 3.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.628     ; 3.547      ;
; 3.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.628     ; 3.547      ;
; 3.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.628     ; 3.547      ;
; 3.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.628     ; 3.547      ;
; 3.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.628     ; 3.547      ;
; 3.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.628     ; 3.547      ;
; 3.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.628     ; 3.547      ;
; 3.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.628     ; 3.547      ;
; 3.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.628     ; 3.547      ;
; 3.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.628     ; 3.547      ;
; 3.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.628     ; 3.547      ;
; 3.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.628     ; 3.547      ;
; 3.706 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.628     ; 3.547      ;
; 3.808 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.609     ; 3.563      ;
; 3.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.623     ; 3.547      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 3.162      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 3.162      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 3.162      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 3.162      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 3.162      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 3.162      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 3.162      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 3.163      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.893 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 3.169      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 3.163      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 3.163      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 3.163      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 3.163      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 3.163      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 3.163      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 3.170      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 3.163      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 3.163      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 3.170      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.885     ; 3.170      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 3.163      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 3.163      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 3.163      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 3.163      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 3.163      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 3.163      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 3.166      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 3.166      ;
; 3.894 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 3.161      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'GPIO_1[10]'                                                                                                                                                                                                                         ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.238 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.721      ; 2.170      ;
; 0.238 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.721      ; 2.170      ;
; 0.238 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.721      ; 2.170      ;
; 0.238 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.721      ; 2.170      ;
; 0.238 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.721      ; 2.170      ;
; 0.238 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.721      ; 2.170      ;
; 0.284 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.215      ;
; 0.284 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.215      ;
; 0.284 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.215      ;
; 0.284 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.215      ;
; 0.284 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.215      ;
; 0.284 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.215      ;
; 0.284 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.215      ;
; 0.284 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.215      ;
; 0.284 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.215      ;
; 0.284 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.215      ;
; 0.291 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.721      ; 2.223      ;
; 0.291 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.721      ; 2.223      ;
; 0.291 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.721      ; 2.223      ;
; 0.291 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.721      ; 2.223      ;
; 0.294 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.722      ; 2.227      ;
; 0.294 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.722      ; 2.227      ;
; 0.294 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.722      ; 2.227      ;
; 0.294 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.722      ; 2.227      ;
; 0.294 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.722      ; 2.227      ;
; 0.294 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.722      ; 2.227      ;
; 0.294 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.722      ; 2.227      ;
; 0.294 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.722      ; 2.227      ;
; 0.294 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.722      ; 2.227      ;
; 0.294 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.722      ; 2.227      ;
; 0.294 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.722      ; 2.227      ;
; 0.297 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.228      ;
; 0.297 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.228      ;
; 0.297 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.228      ;
; 0.297 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.228      ;
; 0.297 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.228      ;
; 0.297 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.228      ;
; 0.297 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.228      ;
; 0.314 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|mCCD_DVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.731      ; 2.256      ;
; 0.328 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[1]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.259      ;
; 0.328 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[2]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.259      ;
; 0.328 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.259      ;
; 0.328 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.259      ;
; 0.328 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.259      ;
; 0.328 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.259      ;
; 0.328 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.259      ;
; 0.328 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.259      ;
; 0.328 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.259      ;
; 0.328 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                        ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.259      ;
; 0.328 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.259      ;
; 0.328 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.259      ;
; 0.328 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.259      ;
; 0.328 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.259      ;
; 0.328 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.259      ;
; 0.328 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.720      ; 2.259      ;
; 0.331 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.723      ; 2.265      ;
; 0.331 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.723      ; 2.265      ;
; 0.331 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.723      ; 2.265      ;
; 0.331 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.723      ; 2.265      ;
; 0.331 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.723      ; 2.265      ;
; 0.331 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.723      ; 2.265      ;
; 0.331 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.723      ; 2.265      ;
; 0.331 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.723      ; 2.265      ;
; 0.331 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.723      ; 2.265      ;
; 0.331 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.723      ; 2.265      ;
; 0.331 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.723      ; 2.265      ;
; 0.408 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.710      ; 2.329      ;
; 0.441 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.712      ; 2.364      ;
; 0.441 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.712      ; 2.364      ;
; 0.441 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[8]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.712      ; 2.364      ;
; 0.441 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[6]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.712      ; 2.364      ;
; 0.441 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.712      ; 2.364      ;
; 0.441 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.712      ; 2.364      ;
; 0.441 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[3]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.712      ; 2.364      ;
; 0.441 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.712      ; 2.364      ;
; 0.441 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[1]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.712      ; 2.364      ;
; 0.441 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[0]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.712      ; 2.364      ;
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[0]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.719      ; 2.487      ;
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.719      ; 2.487      ;
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.719      ; 2.487      ;
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[1]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.719      ; 2.487      ;
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.719      ; 2.487      ;
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.719      ; 2.487      ;
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.719      ; 2.487      ;
; 0.557 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.719      ; 2.487      ;
; 0.592 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.723      ; 2.526      ;
; 0.592 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.723      ; 2.526      ;
; 0.592 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.723      ; 2.526      ;
; 0.628 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.110      ; 2.949      ;
; 0.628 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.110      ; 2.949      ;
; 0.628 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.110      ; 2.949      ;
; 0.628 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.110      ; 2.949      ;
; 0.628 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.110      ; 2.949      ;
; 0.628 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.110      ; 2.949      ;
; 0.628 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.110      ; 2.949      ;
; 0.628 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.110      ; 2.949      ;
; 0.628 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.110      ; 2.949      ;
; 0.628 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.110      ; 2.949      ;
; 0.628 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.112      ; 2.951      ;
; 0.628 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 2.110      ; 2.949      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CCD_MCLK'                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.765 ; Reset_Delay:u2|oRST_2                                         ; sram_controller:SRAM_unit|state.WAIT                                                                                                                                                  ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.254      ; 1.220      ;
; 0.765 ; Reset_Delay:u2|oRST_2                                         ; sram_controller:SRAM_unit|state.WR_1                                                                                                                                                  ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.254      ; 1.220      ;
; 0.765 ; Reset_Delay:u2|oRST_2                                         ; sram_controller:SRAM_unit|state.WR_0                                                                                                                                                  ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.254      ; 1.220      ;
; 0.765 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_counter[3]                                                                                                                                                        ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.254      ; 1.220      ;
; 0.765 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_counter[2]                                                                                                                                                        ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.254      ; 1.220      ;
; 0.765 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_counter[1]                                                                                                                                                        ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.254      ; 1.220      ;
; 0.765 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_counter[0]                                                                                                                                                        ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.254      ; 1.220      ;
; 0.927 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                         ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.256      ; 1.384      ;
; 0.927 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.256      ; 1.384      ;
; 0.927 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.256      ; 1.384      ;
; 0.927 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.256      ; 1.384      ;
; 0.927 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.256      ; 1.384      ;
; 0.927 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.256      ; 1.384      ;
; 0.927 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.256      ; 1.384      ;
; 0.927 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.256      ; 1.384      ;
; 0.927 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.256      ; 1.384      ;
; 0.927 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.256      ; 1.384      ;
; 0.927 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.256      ; 1.384      ;
; 0.960 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                         ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.252      ; 1.413      ;
; 0.960 ; Reset_Delay:u2|oRST_2                                         ; sram_controller:SRAM_unit|state.GET_DATA                                                                                                                                              ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.252      ; 1.413      ;
; 0.960 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|oRequest                                                                                                                                                            ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.252      ; 1.413      ;
; 0.960 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.252      ; 1.413      ;
; 0.960 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.252      ; 1.413      ;
; 0.960 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.252      ; 1.413      ;
; 0.960 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.252      ; 1.413      ;
; 0.960 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.252      ; 1.413      ;
; 0.960 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.252      ; 1.413      ;
; 0.960 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.252      ; 1.413      ;
; 0.960 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.252      ; 1.413      ;
; 0.960 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.252      ; 1.413      ;
; 0.960 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.252      ; 1.413      ;
; 1.141 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_H_Cont[0]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.259      ; 1.601      ;
; 1.141 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_H_Cont[4]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.259      ; 1.601      ;
; 1.141 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_H_Cont[3]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.259      ; 1.601      ;
; 1.141 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_H_Cont[2]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.259      ; 1.601      ;
; 1.141 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_H_Cont[1]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.259      ; 1.601      ;
; 1.180 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_V_Cont[0]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.261      ; 1.642      ;
; 1.392 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_V_Cont[4]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.262      ; 1.855      ;
; 1.392 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_V_Cont[3]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.262      ; 1.855      ;
; 1.392 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_V_Cont[2]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.262      ; 1.855      ;
; 1.392 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_V_Cont[1]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.262      ; 1.855      ;
; 2.109 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.648      ; 2.958      ;
; 2.109 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.648      ; 2.958      ;
; 2.109 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.648      ; 2.958      ;
; 2.109 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.648      ; 2.958      ;
; 2.109 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.648      ; 2.958      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.626      ; 2.965      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.626      ; 2.965      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.626      ; 2.965      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.626      ; 2.965      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.626      ; 2.965      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.626      ; 2.965      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.626      ; 2.965      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.626      ; 2.965      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.626      ; 2.965      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.626      ; 2.965      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.626      ; 2.965      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.626      ; 2.965      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.617      ; 2.956      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.617      ; 2.956      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.617      ; 2.956      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.617      ; 2.956      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.617      ; 2.956      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.617      ; 2.956      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.617      ; 2.956      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.617      ; 2.956      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.625      ; 2.964      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.625      ; 2.964      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.625      ; 2.964      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.625      ; 2.964      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.625      ; 2.964      ;
; 2.138 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.625      ; 2.964      ;
; 2.142 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.620      ; 2.963      ;
; 2.142 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.620      ; 2.963      ;
; 2.142 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.620      ; 2.963      ;
; 2.142 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.620      ; 2.963      ;
; 2.142 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.620      ; 2.963      ;
; 2.142 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.620      ; 2.963      ;
; 2.142 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.620      ; 2.963      ;
; 2.142 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.461      ; 2.774      ;
; 2.142 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.461      ; 2.774      ;
; 2.142 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.461      ; 2.774      ;
; 2.142 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.461      ; 2.774      ;
; 2.142 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.461      ; 2.774      ;
; 2.142 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.461      ; 2.774      ;
; 2.142 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.461      ; 2.774      ;
; 2.142 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.461      ; 2.774      ;
; 2.142 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.461      ; 2.774      ;
; 2.142 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[9]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.461      ; 2.774      ;
; 2.142 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[11] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.461      ; 2.774      ;
; 2.142 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[12] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.461      ; 2.774      ;
; 2.150 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.502      ; 2.823      ;
; 2.150 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.502      ; 2.823      ;
; 2.150 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.502      ; 2.823      ;
; 2.150 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.502      ; 2.823      ;
; 2.150 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.502      ; 2.823      ;
; 2.150 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.502      ; 2.823      ;
; 2.153 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.451      ; 2.775      ;
; 2.153 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[11] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.451      ; 2.775      ;
; 2.153 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[12] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.451      ; 2.775      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                        ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 4.627 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.972     ; 2.926      ;
; 4.627 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.972     ; 2.926      ;
; 4.628 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.952     ; 2.947      ;
; 4.628 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.952     ; 2.947      ;
; 4.628 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.952     ; 2.947      ;
; 4.630 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.944     ; 2.957      ;
; 4.630 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.944     ; 2.957      ;
; 4.630 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.944     ; 2.957      ;
; 4.651 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.960     ; 2.962      ;
; 4.651 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.960     ; 2.962      ;
; 4.651 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.960     ; 2.962      ;
; 4.651 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.960     ; 2.962      ;
; 4.666 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.974     ; 2.963      ;
; 4.681 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.987     ; 2.965      ;
; 4.681 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.987     ; 2.965      ;
; 4.681 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.987     ; 2.965      ;
; 4.681 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.987     ; 2.965      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.329     ; 2.963      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.329     ; 2.963      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.329     ; 2.963      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.329     ; 2.963      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 2.964      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 2.964      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 2.964      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 2.964      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 2.964      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.327     ; 2.965      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 2.964      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 2.964      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 2.964      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 2.964      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 2.964      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 2.964      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 2.964      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.328     ; 2.964      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.329     ; 2.963      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.329     ; 2.963      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.329     ; 2.963      ;
; 5.021 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.329     ; 2.963      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.362     ; 2.932      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.362     ; 2.932      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.362     ; 2.932      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.362     ; 2.932      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.362     ; 2.932      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.362     ; 2.932      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.362     ; 2.932      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.362     ; 2.932      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.362     ; 2.932      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.362     ; 2.932      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.362     ; 2.932      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.360     ; 2.934      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.360     ; 2.934      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.360     ; 2.934      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.360     ; 2.934      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.360     ; 2.934      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.360     ; 2.934      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.360     ; 2.934      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.360     ; 2.934      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.360     ; 2.934      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.360     ; 2.934      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.360     ; 2.934      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.362     ; 2.932      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.362     ; 2.932      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.360     ; 2.934      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.360     ; 2.934      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.360     ; 2.934      ;
; 5.023 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.362     ; 2.932      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.338     ; 2.957      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.338     ; 2.957      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.365     ; 2.930      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.365     ; 2.930      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.365     ; 2.930      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.365     ; 2.930      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.365     ; 2.930      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.365     ; 2.930      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.365     ; 2.930      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.365     ; 2.930      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.369     ; 2.926      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.369     ; 2.926      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.365     ; 2.930      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.367     ; 2.928      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.369     ; 2.926      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.369     ; 2.926      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.367     ; 2.928      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.369     ; 2.926      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.367     ; 2.928      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.369     ; 2.926      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.367     ; 2.928      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.367     ; 2.928      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.369     ; 2.926      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.369     ; 2.926      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.367     ; 2.928      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.367     ; 2.928      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.369     ; 2.926      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.367     ; 2.928      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.369     ; 2.926      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.369     ; 2.926      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.367     ; 2.928      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.338     ; 2.957      ;
; 5.024 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.338     ; 2.957      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO_1[10]'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.210 ; 1.000        ; 4.210          ; Port Rate  ; GPIO_1[10] ; Rise       ; GPIO_1[10]                                                                                                                                                 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                                                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_datain_reg0                              ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_we_reg                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~portb_address_reg0                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_datain_reg0                              ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_we_reg                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~portb_address_reg0                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_address_reg0                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_datain_reg0                              ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_we_reg                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~portb_address_reg0                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                                                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_address_reg0                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_datain_reg0                              ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_we_reg                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~portb_address_reg0                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[0]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[10]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[19]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[1]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[6]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[8]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[9]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO_1[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|Pre_FVAL                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[0]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[10]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[1]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[2]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[3]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[4]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[5]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[6]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[7]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[8]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[9]                                                                                                                                   ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CCD_MCLK'                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                                                             ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; CCD_MCLK ; Rise       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ;
+--------+--------------+----------------+------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'KEY[3]'                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; KEY[3] ; Rise       ; KEY[3]                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[3] ; Fall       ; VGA_Controller:u1|state[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[3] ; Fall       ; VGA_Controller:u1|state[1] ;
; 0.118  ; 0.336        ; 0.218          ; High Pulse Width ; KEY[3] ; Fall       ; VGA_Controller:u1|state[0] ;
; 0.118  ; 0.336        ; 0.218          ; High Pulse Width ; KEY[3] ; Fall       ; VGA_Controller:u1|state[1] ;
; 0.308  ; 0.308        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; u1|state[0]|clk            ;
; 0.308  ; 0.308        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; u1|state[1]|clk            ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; KEY[3]~input|o             ;
; 0.477  ; 0.663        ; 0.186          ; Low Pulse Width  ; KEY[3] ; Fall       ; VGA_Controller:u1|state[0] ;
; 0.477  ; 0.663        ; 0.186          ; Low Pulse Width  ; KEY[3] ; Fall       ; VGA_Controller:u1|state[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; KEY[3]~input|i             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; KEY[3]~input|i             ;
; 0.672  ; 0.672        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; KEY[3]~input|o             ;
; 0.690  ; 0.690        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; u1|state[0]|clk            ;
; 0.690  ; 0.690        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; u1|state[1]|clk            ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                  ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]        ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]         ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]         ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]         ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                    ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ;
; 0.250  ; 0.468        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]         ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                         ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                  ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                  ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; 4.691 ; 4.909        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; 4.692 ; 4.910        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 4.693 ; 4.911        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[11]                                                                                                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[1]                                                                                                                ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[3]                                                                                                                ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[5]                                                                                                                ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[6]                                                                                                                ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|DQM[0]                                                                                                                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|SA[0]                                                                                                                                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|SA[11]                                                                                                                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|SA[1]                                                                                                                                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|SA[2]                                                                                                                                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|SA[3]                                                                                                                                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|SA[4]                                                                                                                                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|SA[5]                                                                                                                                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|SA[6]                                                                                                                                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|SA[7]                                                                                                                                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|SA[8]                                                                                                                                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|SA[9]                                                                                                                                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|WE_N                                                                                                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[2]                                                                                                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[4]                                                                                                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                              ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                     ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK                                            ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                   ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                   ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                   ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                   ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                   ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                   ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                   ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                   ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                   ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                   ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[0]                              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[10]                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[15]                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[16]                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[17]                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[18]                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[19]                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[1]                              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[20]                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[21]                             ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[2]                              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[3]                              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[4]                              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[5]                              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[6]                              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[7]                              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[8]                              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[9]                              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_0                               ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_1                               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2                               ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0]           ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1]           ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|observablevcoout ;
; 9.828 ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                    ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                      ;
; 9.834 ; 9.834        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                        ;
; 9.836 ; 9.836        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CTRL_CLK|clk                                ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK|clk                                        ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_1|clk                                       ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[0]|clk                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[10]|clk                             ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[11]|clk                             ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[12]|clk                             ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[13]|clk                             ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[14]|clk                             ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[15]|clk                             ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[1]|clk                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[2]|clk                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[3]|clk                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[4]|clk                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[5]|clk                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[6]|clk                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[7]|clk                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[8]|clk                              ;
; 9.837 ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[9]|clk                              ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[0]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[10]|clk                                     ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[11]|clk                                     ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[12]|clk                                     ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[13]|clk                                     ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[14]|clk                                     ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[15]|clk                                     ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[16]|clk                                     ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[17]|clk                                     ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[18]|clk                                     ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[19]|clk                                     ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[1]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[20]|clk                                     ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[21]|clk                                     ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[2]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[3]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[4]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[5]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[6]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[7]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[8]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[9]|clk                                      ;
; 9.838 ; 9.838        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_0|clk                                       ;
; 9.839 ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_2|clk                                       ;
; 9.843 ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|inclk[0]         ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]                             ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]                             ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]                             ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]                             ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[15]                             ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[16]                             ;
; 9.903 ; 10.121       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[17]                             ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; SW[*]        ; CCD_MCLK                        ; 7.874  ; 8.117  ; Rise       ; CCD_MCLK                                  ;
;  SW[13]      ; CCD_MCLK                        ; 7.147  ; 7.477  ; Rise       ; CCD_MCLK                                  ;
;  SW[14]      ; CCD_MCLK                        ; 7.361  ; 7.699  ; Rise       ; CCD_MCLK                                  ;
;  SW[15]      ; CCD_MCLK                        ; 7.874  ; 8.117  ; Rise       ; CCD_MCLK                                  ;
;  SW[16]      ; CCD_MCLK                        ; 7.452  ; 7.839  ; Rise       ; CCD_MCLK                                  ;
;  SW[17]      ; CCD_MCLK                        ; 4.058  ; 4.561  ; Rise       ; CCD_MCLK                                  ;
; GPIO_1[*]    ; GPIO_1[10]                      ; -3.168 ; -2.998 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[0]   ; GPIO_1[10]                      ; -3.204 ; -3.034 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[1]   ; GPIO_1[10]                      ; -3.204 ; -3.034 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[2]   ; GPIO_1[10]                      ; -3.205 ; -3.035 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[3]   ; GPIO_1[10]                      ; -3.182 ; -3.012 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[4]   ; GPIO_1[10]                      ; -3.186 ; -3.016 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[5]   ; GPIO_1[10]                      ; -3.172 ; -3.002 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[6]   ; GPIO_1[10]                      ; -3.176 ; -3.006 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[7]   ; GPIO_1[10]                      ; -3.168 ; -2.998 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[8]   ; GPIO_1[10]                      ; -3.204 ; -3.034 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[9]   ; GPIO_1[10]                      ; -3.184 ; -3.014 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[12]  ; GPIO_1[10]                      ; -3.170 ; -3.000 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[13]  ; GPIO_1[10]                      ; -3.174 ; -3.004 ; Rise       ; GPIO_1[10]                                ;
; KEY[*]       ; GPIO_1[10]                      ; 2.515  ; 2.793  ; Rise       ; GPIO_1[10]                                ;
;  KEY[2]      ; GPIO_1[10]                      ; 2.515  ; 2.793  ; Rise       ; GPIO_1[10]                                ;
;  KEY[3]      ; GPIO_1[10]                      ; 0.589  ; 0.731  ; Rise       ; GPIO_1[10]                                ;
; GPIO_1[*]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.334  ; 3.653  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[15]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.334  ; 3.653  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.877  ; 4.110  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.877  ; 4.110  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.690  ; 4.021  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.021  ; 3.213  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.690  ; 4.021  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.857  ; 3.112  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.674  ; 3.843  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.455  ; 3.724  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.648  ; 3.013  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.857  ; 3.119  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.529  ; 2.824  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.838  ; 3.149  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.796  ; 3.083  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.734  ; 3.113  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.560  ; 2.849  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.083  ; 3.365  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 6.821  ; 7.037  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; 6.109  ; 6.347  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; 6.821  ; 7.037  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; 4.329  ; 4.662  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; 6.242  ; 6.434  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 6.315  ; 6.523  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 6.097  ; 6.341  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 6.763  ; 6.979  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 4.721  ; 4.961  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; 6.253  ; 6.476  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 4.511  ; 4.796  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 6.709  ; 6.927  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 6.536  ; 6.723  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 4.735  ; 4.981  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; SW[*]        ; CCD_MCLK                        ; -2.600 ; -3.067 ; Rise       ; CCD_MCLK                                  ;
;  SW[13]      ; CCD_MCLK                        ; -3.241 ; -3.607 ; Rise       ; CCD_MCLK                                  ;
;  SW[14]      ; CCD_MCLK                        ; -3.472 ; -3.809 ; Rise       ; CCD_MCLK                                  ;
;  SW[15]      ; CCD_MCLK                        ; -3.965 ; -4.273 ; Rise       ; CCD_MCLK                                  ;
;  SW[16]      ; CCD_MCLK                        ; -3.572 ; -3.998 ; Rise       ; CCD_MCLK                                  ;
;  SW[17]      ; CCD_MCLK                        ; -2.600 ; -3.067 ; Rise       ; CCD_MCLK                                  ;
; GPIO_1[*]    ; GPIO_1[10]                      ; 3.511  ; 3.341  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[0]   ; GPIO_1[10]                      ; 3.509  ; 3.339  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[1]   ; GPIO_1[10]                      ; 3.510  ; 3.340  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[2]   ; GPIO_1[10]                      ; 3.511  ; 3.341  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[3]   ; GPIO_1[10]                      ; 3.487  ; 3.317  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[4]   ; GPIO_1[10]                      ; 3.492  ; 3.322  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[5]   ; GPIO_1[10]                      ; 3.477  ; 3.307  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[6]   ; GPIO_1[10]                      ; 3.482  ; 3.312  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[7]   ; GPIO_1[10]                      ; 3.473  ; 3.303  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[8]   ; GPIO_1[10]                      ; 3.510  ; 3.340  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[9]   ; GPIO_1[10]                      ; 3.490  ; 3.320  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[12]  ; GPIO_1[10]                      ; 3.475  ; 3.305  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[13]  ; GPIO_1[10]                      ; 3.480  ; 3.310  ; Rise       ; GPIO_1[10]                                ;
; KEY[*]       ; GPIO_1[10]                      ; 0.020  ; -0.150 ; Rise       ; GPIO_1[10]                                ;
;  KEY[2]      ; GPIO_1[10]                      ; -1.790 ; -2.019 ; Rise       ; GPIO_1[10]                                ;
;  KEY[3]      ; GPIO_1[10]                      ; 0.020  ; -0.150 ; Rise       ; GPIO_1[10]                                ;
; GPIO_1[*]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.594 ; -2.893 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[15]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.594 ; -2.893 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.877 ; -2.963 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.877 ; -2.963 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.043 ; -2.312 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.524 ; -2.702 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -3.165 ; -3.479 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.367 ; -2.605 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -3.151 ; -3.307 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.936 ; -3.190 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.165 ; -2.511 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.367 ; -2.613 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.051 ; -2.329 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.309 ; -2.600 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.286 ; -2.531 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.208 ; -2.563 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.043 ; -2.312 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -2.560 ; -2.820 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -3.598 ; -3.920 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; -5.292 ; -5.515 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; -5.990 ; -6.199 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; -3.598 ; -3.920 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; -5.420 ; -5.599 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -5.505 ; -5.706 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -5.295 ; -5.530 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -5.934 ; -6.143 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -3.961 ; -4.186 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; -5.431 ; -5.640 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -3.757 ; -4.024 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -5.883 ; -6.093 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -5.703 ; -5.877 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -3.974 ; -4.204 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO_1[*]      ; CCD_MCLK                        ; 6.623  ;        ; Rise       ; CCD_MCLK                                  ;
;  GPIO_1[11]    ; CCD_MCLK                        ; 6.623  ;        ; Rise       ; CCD_MCLK                                  ;
; HEX0[*]        ; CCD_MCLK                        ; 13.425 ; 12.695 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[0]       ; CCD_MCLK                        ; 12.231 ; 11.801 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[1]       ; CCD_MCLK                        ; 13.425 ; 12.695 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[2]       ; CCD_MCLK                        ; 11.480 ; 11.172 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[3]       ; CCD_MCLK                        ; 9.909  ; 9.591  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[4]       ; CCD_MCLK                        ; 9.074  ; 8.845  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[5]       ; CCD_MCLK                        ; 12.772 ; 12.021 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[6]       ; CCD_MCLK                        ; 10.464 ; 10.746 ; Rise       ; CCD_MCLK                                  ;
; SRAM_DQ[*]     ; CCD_MCLK                        ; 6.837  ; 6.694  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[0]    ; CCD_MCLK                        ; 6.498  ; 6.334  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[1]    ; CCD_MCLK                        ; 6.656  ; 6.464  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[2]    ; CCD_MCLK                        ; 6.255  ; 6.130  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[3]    ; CCD_MCLK                        ; 6.253  ; 6.127  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[4]    ; CCD_MCLK                        ; 6.455  ; 6.299  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[5]    ; CCD_MCLK                        ; 6.235  ; 6.111  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[6]    ; CCD_MCLK                        ; 6.238  ; 6.110  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[7]    ; CCD_MCLK                        ; 6.837  ; 6.694  ; Rise       ; CCD_MCLK                                  ;
; SRAM_WE_N      ; CCD_MCLK                        ; 9.272  ; 9.073  ; Rise       ; CCD_MCLK                                  ;
; VGA_B[*]       ; CCD_MCLK                        ; 8.806  ; 8.475  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[0]      ; CCD_MCLK                        ; 8.029  ; 7.727  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[1]      ; CCD_MCLK                        ; 7.199  ; 7.071  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[2]      ; CCD_MCLK                        ; 6.808  ; 6.657  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[3]      ; CCD_MCLK                        ; 6.851  ; 6.727  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[4]      ; CCD_MCLK                        ; 8.113  ; 7.861  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[5]      ; CCD_MCLK                        ; 7.675  ; 7.487  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[6]      ; CCD_MCLK                        ; 6.771  ; 6.615  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[7]      ; CCD_MCLK                        ; 8.806  ; 8.475  ; Rise       ; CCD_MCLK                                  ;
; VGA_BLANK      ; CCD_MCLK                        ; 10.289 ; 9.929  ; Rise       ; CCD_MCLK                                  ;
; VGA_CLK        ; CCD_MCLK                        ;        ; 3.647  ; Rise       ; CCD_MCLK                                  ;
; VGA_G[*]       ; CCD_MCLK                        ; 7.068  ; 6.897  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[0]      ; CCD_MCLK                        ; 7.012  ; 6.836  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[1]      ; CCD_MCLK                        ; 6.982  ; 6.788  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[2]      ; CCD_MCLK                        ; 7.068  ; 6.897  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[3]      ; CCD_MCLK                        ; 6.617  ; 6.433  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[4]      ; CCD_MCLK                        ; 6.764  ; 6.607  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[5]      ; CCD_MCLK                        ; 6.762  ; 6.602  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[6]      ; CCD_MCLK                        ; 6.518  ; 6.395  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[7]      ; CCD_MCLK                        ; 7.017  ; 6.823  ; Rise       ; CCD_MCLK                                  ;
; VGA_HS         ; CCD_MCLK                        ; 7.741  ; 7.591  ; Rise       ; CCD_MCLK                                  ;
; VGA_R[*]       ; CCD_MCLK                        ; 7.656  ; 7.395  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[0]      ; CCD_MCLK                        ; 7.656  ; 7.373  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[1]      ; CCD_MCLK                        ; 7.200  ; 6.986  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[2]      ; CCD_MCLK                        ; 7.460  ; 7.318  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[3]      ; CCD_MCLK                        ; 7.097  ; 6.850  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[4]      ; CCD_MCLK                        ; 6.759  ; 6.596  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[5]      ; CCD_MCLK                        ; 7.591  ; 7.395  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[6]      ; CCD_MCLK                        ; 7.030  ; 6.853  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[7]      ; CCD_MCLK                        ; 6.730  ; 6.574  ; Rise       ; CCD_MCLK                                  ;
; VGA_VS         ; CCD_MCLK                        ; 10.447 ; 10.152 ; Rise       ; CCD_MCLK                                  ;
; GPIO_1[*]      ; CCD_MCLK                        ;        ; 6.420  ; Fall       ; CCD_MCLK                                  ;
;  GPIO_1[11]    ; CCD_MCLK                        ;        ; 6.420  ; Fall       ; CCD_MCLK                                  ;
; VGA_CLK        ; CCD_MCLK                        ; 3.476  ;        ; Fall       ; CCD_MCLK                                  ;
; GPIO_1[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 11.482 ; 11.247 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[14]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 11.482 ; 11.247 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 8.193  ; 8.349  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO_1[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 7.256  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[14]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 7.256  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 5.883  ; 5.685  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 5.613  ; 5.422  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 4.089  ; 3.962  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 4.284  ; 4.176  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 5.883  ; 5.685  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 4.106  ; 3.985  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 3.752  ; 3.642  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 3.699  ; 3.616  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 3.370  ; 3.298  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 3.763  ; 3.653  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 3.802  ; 3.691  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 5.248  ; 5.102  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 3.680  ; 3.523  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50                        ; 3.964  ; 3.871  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50                        ; 5.370  ; 5.136  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 3.755  ; 3.641  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 4.976  ; 4.806  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 12.248 ; 11.614 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 9.306  ; 9.228  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 10.829 ; 10.394 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 11.857 ; 11.259 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 12.248 ; 11.596 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 12.192 ; 11.614 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 11.444 ; 10.841 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 9.678  ; 9.480  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 10.894 ; 10.498 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 10.839 ; 10.352 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 10.925 ; 10.433 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 11.769 ; 11.355 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 10.298 ; 9.886  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 10.678 ; 10.392 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 10.627 ; 10.182 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 9.769  ; 9.520  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 10.028 ; 9.696  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50                        ; 5.240  ; 5.036  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 4.845  ; 4.633  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50                        ; 4.834  ; 4.614  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 4.100  ; 3.971  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.277 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.352 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO_1[*]      ; CCD_MCLK                        ; 6.362  ;        ; Rise       ; CCD_MCLK                                  ;
;  GPIO_1[11]    ; CCD_MCLK                        ; 6.362  ;        ; Rise       ; CCD_MCLK                                  ;
; HEX0[*]        ; CCD_MCLK                        ; 8.196  ; 7.882  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[0]       ; CCD_MCLK                        ; 11.168 ; 10.724 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[1]       ; CCD_MCLK                        ; 12.383 ; 11.638 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[2]       ; CCD_MCLK                        ; 10.444 ; 10.114 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[3]       ; CCD_MCLK                        ; 8.931  ; 8.594  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[4]       ; CCD_MCLK                        ; 8.196  ; 7.882  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[5]       ; CCD_MCLK                        ; 11.759 ; 10.991 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[6]       ; CCD_MCLK                        ; 9.436  ; 9.737  ; Rise       ; CCD_MCLK                                  ;
; SRAM_DQ[*]     ; CCD_MCLK                        ; 5.982  ; 5.858  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[0]    ; CCD_MCLK                        ; 6.235  ; 6.074  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[1]    ; CCD_MCLK                        ; 6.386  ; 6.198  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[2]    ; CCD_MCLK                        ; 6.002  ; 5.878  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[3]    ; CCD_MCLK                        ; 6.000  ; 5.875  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[4]    ; CCD_MCLK                        ; 6.193  ; 6.039  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[5]    ; CCD_MCLK                        ; 5.982  ; 5.859  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[6]    ; CCD_MCLK                        ; 5.985  ; 5.858  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[7]    ; CCD_MCLK                        ; 6.559  ; 6.418  ; Rise       ; CCD_MCLK                                  ;
; SRAM_WE_N      ; CCD_MCLK                        ; 8.518  ; 8.264  ; Rise       ; CCD_MCLK                                  ;
; VGA_B[*]       ; CCD_MCLK                        ; 6.494  ; 6.340  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[0]      ; CCD_MCLK                        ; 7.703  ; 7.409  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[1]      ; CCD_MCLK                        ; 6.907  ; 6.780  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[2]      ; CCD_MCLK                        ; 6.530  ; 6.382  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[3]      ; CCD_MCLK                        ; 6.573  ; 6.451  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[4]      ; CCD_MCLK                        ; 7.784  ; 7.538  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[5]      ; CCD_MCLK                        ; 7.363  ; 7.178  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[6]      ; CCD_MCLK                        ; 6.494  ; 6.340  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[7]      ; CCD_MCLK                        ; 8.448  ; 8.126  ; Rise       ; CCD_MCLK                                  ;
; VGA_BLANK      ; CCD_MCLK                        ; 8.238  ; 7.990  ; Rise       ; CCD_MCLK                                  ;
; VGA_CLK        ; CCD_MCLK                        ;        ; 3.506  ; Rise       ; CCD_MCLK                                  ;
; VGA_G[*]       ; CCD_MCLK                        ; 6.251  ; 6.128  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[0]      ; CCD_MCLK                        ; 6.726  ; 6.553  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[1]      ; CCD_MCLK                        ; 6.696  ; 6.506  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[2]      ; CCD_MCLK                        ; 6.780  ; 6.611  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[3]      ; CCD_MCLK                        ; 6.346  ; 6.166  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[4]      ; CCD_MCLK                        ; 6.488  ; 6.334  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[5]      ; CCD_MCLK                        ; 6.487  ; 6.329  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[6]      ; CCD_MCLK                        ; 6.251  ; 6.128  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[7]      ; CCD_MCLK                        ; 6.731  ; 6.541  ; Rise       ; CCD_MCLK                                  ;
; VGA_HS         ; CCD_MCLK                        ; 7.425  ; 7.277  ; Rise       ; CCD_MCLK                                  ;
; VGA_R[*]       ; CCD_MCLK                        ; 6.454  ; 6.301  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[0]      ; CCD_MCLK                        ; 7.343  ; 7.067  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[1]      ; CCD_MCLK                        ; 6.906  ; 6.697  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[2]      ; CCD_MCLK                        ; 7.156  ; 7.016  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[3]      ; CCD_MCLK                        ; 6.807  ; 6.566  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[4]      ; CCD_MCLK                        ; 6.482  ; 6.322  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[5]      ; CCD_MCLK                        ; 7.282  ; 7.089  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[6]      ; CCD_MCLK                        ; 6.743  ; 6.569  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[7]      ; CCD_MCLK                        ; 6.454  ; 6.301  ; Rise       ; CCD_MCLK                                  ;
; VGA_VS         ; CCD_MCLK                        ; 10.025 ; 9.737  ; Rise       ; CCD_MCLK                                  ;
; GPIO_1[*]      ; CCD_MCLK                        ;        ; 6.164  ; Fall       ; CCD_MCLK                                  ;
;  GPIO_1[11]    ; CCD_MCLK                        ;        ; 6.164  ; Fall       ; CCD_MCLK                                  ;
; VGA_CLK        ; CCD_MCLK                        ; 3.338  ;        ; Fall       ; CCD_MCLK                                  ;
; GPIO_1[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 7.858  ; 6.664  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[14]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 9.874  ; 6.664  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 7.858  ; 8.011  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO_1[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 6.972  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[14]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 6.972  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 2.828  ; 2.756  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 4.984  ; 4.796  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 3.521  ; 3.394  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 3.705  ; 3.598  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 5.245  ; 5.050  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 3.538  ; 3.418  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 3.197  ; 3.088  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 3.144  ; 3.061  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 2.828  ; 2.756  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 3.209  ; 3.098  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 3.246  ; 3.135  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 4.630  ; 4.487  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 3.130  ; 2.974  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50                        ; 3.398  ; 3.305  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50                        ; 4.751  ; 4.522  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 3.201  ; 3.087  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 4.373  ; 4.205  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 6.656  ; 6.463  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 6.656  ; 6.463  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 8.196  ; 7.739  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 9.083  ; 8.499  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 9.552  ; 8.895  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 9.265  ; 8.563  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 9.504  ; 8.785  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 7.587  ; 7.339  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 8.718  ; 8.259  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 8.639  ; 8.060  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 8.748  ; 8.166  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 8.703  ; 8.333  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 8.093  ; 7.631  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 7.764  ; 7.471  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 8.450  ; 7.917  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 7.607  ; 7.260  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 7.879  ; 7.453  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50                        ; 4.627  ; 4.427  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 4.247  ; 4.039  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50                        ; 4.238  ; 4.022  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 3.532  ; 3.404  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.702 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.778 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 10.670 ;    ;    ; 10.708 ;
; SW[1]      ; LEDR[1]     ; 8.182  ;    ;    ; 8.399  ;
; SW[2]      ; LEDR[2]     ; 9.404  ;    ;    ; 9.505  ;
; SW[3]      ; LEDR[3]     ; 9.688  ;    ;    ; 9.746  ;
; SW[4]      ; LEDR[4]     ; 7.897  ;    ;    ; 8.100  ;
; SW[5]      ; LEDR[5]     ; 9.443  ;    ;    ; 9.554  ;
; SW[6]      ; LEDR[6]     ; 8.484  ;    ;    ; 8.760  ;
; SW[7]      ; LEDR[7]     ; 8.206  ;    ;    ; 8.521  ;
; SW[8]      ; LEDR[8]     ; 9.577  ;    ;    ; 9.763  ;
; SW[9]      ; LEDR[9]     ; 10.876 ;    ;    ; 10.737 ;
; SW[10]     ; LEDR[10]    ; 8.894  ;    ;    ; 9.216  ;
; SW[11]     ; LEDR[11]    ; 10.719 ;    ;    ; 10.714 ;
; SW[12]     ; LEDR[12]    ; 9.169  ;    ;    ; 9.464  ;
; SW[13]     ; LEDR[13]    ; 10.683 ;    ;    ; 10.754 ;
; SW[14]     ; LEDR[14]    ; 8.390  ;    ;    ; 8.765  ;
; SW[15]     ; LEDR[15]    ; 10.328 ;    ;    ; 10.299 ;
; SW[16]     ; LEDR[16]    ; 9.848  ;    ;    ; 10.009 ;
; SW[17]     ; LEDR[17]    ; 9.319  ;    ;    ; 9.668  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 10.272 ;    ;    ; 10.307 ;
; SW[1]      ; LEDR[1]     ; 7.882  ;    ;    ; 8.088  ;
; SW[2]      ; LEDR[2]     ; 9.054  ;    ;    ; 9.149  ;
; SW[3]      ; LEDR[3]     ; 9.327  ;    ;    ; 9.381  ;
; SW[4]      ; LEDR[4]     ; 7.607  ;    ;    ; 7.800  ;
; SW[5]      ; LEDR[5]     ; 9.092  ;    ;    ; 9.197  ;
; SW[6]      ; LEDR[6]     ; 8.173  ;    ;    ; 8.436  ;
; SW[7]      ; LEDR[7]     ; 7.905  ;    ;    ; 8.206  ;
; SW[8]      ; LEDR[8]     ; 9.219  ;    ;    ; 9.396  ;
; SW[9]      ; LEDR[9]     ; 10.541 ;    ;    ; 10.391 ;
; SW[10]     ; LEDR[10]    ; 8.564  ;    ;    ; 8.870  ;
; SW[11]     ; LEDR[11]    ; 10.315 ;    ;    ; 10.309 ;
; SW[12]     ; LEDR[12]    ; 8.828  ;    ;    ; 9.110  ;
; SW[13]     ; LEDR[13]    ; 10.281 ;    ;    ; 10.347 ;
; SW[14]     ; LEDR[14]    ; 8.079  ;    ;    ; 8.437  ;
; SW[15]     ; LEDR[15]    ; 10.013 ;    ;    ; 9.969  ;
; SW[16]     ; LEDR[16]    ; 9.479  ;    ;    ; 9.631  ;
; SW[17]     ; LEDR[17]    ; 8.971  ;    ;    ; 9.304  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.492 ; 3.327 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.492 ; 3.327 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.558 ; 4.393 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.377 ; 4.212 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.543 ; 4.378 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.377 ; 4.212 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.546 ; 4.381 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.546 ; 4.381 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.515 ; 4.350 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.513 ; 4.348 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.513 ; 4.348 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.534 ; 4.369 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.483 ; 4.318 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.534 ; 4.369 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.549 ; 4.384 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.267 ; 4.137 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.513 ; 4.348 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.970 ; 2.805 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.970 ; 2.805 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.993 ; 3.828 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.819 ; 3.654 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.979 ; 3.814 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.819 ; 3.654 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.982 ; 3.817 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.982 ; 3.817 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.952 ; 3.787 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.950 ; 3.785 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.950 ; 3.785 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.970 ; 3.805 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.921 ; 3.756 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.970 ; 3.805 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.985 ; 3.820 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.710 ; 3.580 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.950 ; 3.785 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.348     ; 3.513     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.348     ; 3.513     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.411     ; 4.576     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.190     ; 4.355     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.398     ; 4.563     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.190     ; 4.355     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.402     ; 4.567     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.402     ; 4.567     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.366     ; 4.531     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.365     ; 4.530     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.365     ; 4.530     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.388     ; 4.553     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.331     ; 4.496     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.388     ; 4.553     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.403     ; 4.568     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.114     ; 4.244     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.365     ; 4.530     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.825     ; 2.990     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.825     ; 2.990     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.845     ; 4.010     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.633     ; 3.798     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.833     ; 3.998     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.633     ; 3.798     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.836     ; 4.001     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.836     ; 4.001     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.802     ; 3.967     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.802     ; 3.967     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.802     ; 3.967     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.823     ; 3.988     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.769     ; 3.934     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.823     ; 3.988     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.838     ; 4.003     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.558     ; 3.688     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.802     ; 3.967     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                  ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; CCD_MCLK                                  ; -12.338 ; -438926.662   ;
; GPIO_1[10]                                ; -1.076  ; -94.293       ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -0.673  ; -16.812       ;
; KEY[3]                                    ; -0.342  ; -0.683        ;
; CLOCK_50                                  ; -0.142  ; -0.142        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 5.706   ; 0.000         ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO_1[10]                                ; -0.141 ; -0.141        ;
; CLOCK_50                                  ; 0.041  ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.141  ; 0.000         ;
; CCD_MCLK                                  ; 0.172  ; 0.000         ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 0.181  ; 0.000         ;
; KEY[3]                                    ; 0.199  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CCD_MCLK                                  ; -0.949 ; -934.343      ;
; GPIO_1[10]                                ; -0.173 ; -14.167       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 6.194  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; GPIO_1[10]                                ; 0.145 ; 0.000         ;
; CCD_MCLK                                  ; 0.347 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 2.805 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO_1[10]                                ; -3.000 ; -461.963      ;
; KEY[3]                                    ; -3.000 ; -6.850        ;
; CCD_MCLK                                  ; -1.000 ; -63853.000    ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.000 ; -50.000       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.751  ; 0.000         ;
; CLOCK_50                                  ; 9.263  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CCD_MCLK'                                                                                                                                                                                                                                                                                                       ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                             ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.338 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.477     ;
; -12.274 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.413     ;
; -12.270 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.409     ;
; -12.187 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.326     ;
; -12.183 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.322     ;
; -12.156 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.295     ;
; -12.155 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 13.093     ;
; -12.122 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 13.060     ;
; -12.106 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.050     ; 13.043     ;
; -12.092 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.231     ;
; -12.091 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 13.029     ;
; -12.090 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[10] ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 13.028     ;
; -12.088 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[5][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.055     ; 13.020     ;
; -12.088 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.227     ;
; -12.087 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 13.025     ;
; -12.081 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 13.019     ;
; -12.069 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 13.007     ;
; -12.058 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.996     ;
; -12.054 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.992     ;
; -12.038 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.177     ;
; -12.026 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[10] ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.964     ;
; -12.024 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[5][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.055     ; 12.956     ;
; -12.024 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.163     ;
; -12.022 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[10] ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.960     ;
; -12.020 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[5][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.055     ; 12.952     ;
; -12.019 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.148      ; 13.154     ;
; -12.017 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.955     ;
; -12.016 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.155     ;
; -12.013 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.951     ;
; -12.009 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.051     ; 12.945     ;
; -12.005 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.144     ;
; -12.005 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.943     ;
; -12.004 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.942     ;
; -12.003 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.142     ;
; -12.001 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.140     ;
; -12.001 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.939     ;
; -12.000 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.938     ;
; -11.996 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.135     ;
; -11.996 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.135     ;
; -11.992 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.051     ; 12.928     ;
; -11.986 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.040     ; 12.933     ;
; -11.974 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.113     ;
; -11.972 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[9]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.910     ;
; -11.971 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.909     ;
; -11.970 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.109     ;
; -11.967 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.905     ;
; -11.962 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.051     ; 12.898     ;
; -11.960 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.099     ;
; -11.960 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.051     ; 12.896     ;
; -11.958 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.050     ; 12.895     ;
; -11.956 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.095     ;
; -11.954 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.050     ; 12.891     ;
; -11.953 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[5][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.055     ; 12.885     ;
; -11.952 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.091     ;
; -11.950 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][2] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.089     ;
; -11.949 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[5][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.055     ; 12.881     ;
; -11.948 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.087     ;
; -11.947 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[5][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.066     ; 12.868     ;
; -11.947 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[5][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.066     ; 12.868     ;
; -11.946 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.054     ; 12.879     ;
; -11.945 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.051     ; 12.881     ;
; -11.943 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.054     ; 12.876     ;
; -11.941 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.051     ; 12.877     ;
; -11.939 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.078     ;
; -11.939 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[10] ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.877     ;
; -11.935 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.074     ;
; -11.935 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[10] ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.873     ;
; -11.930 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.868     ;
; -11.928 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.051     ; 12.864     ;
; -11.926 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.864     ;
; -11.924 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.051     ; 12.860     ;
; -11.922 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[7][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.040     ; 12.869     ;
; -11.921 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.051     ; 12.857     ;
; -11.918 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.856     ;
; -11.918 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[7][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.040     ; 12.865     ;
; -11.914 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.852     ;
; -11.908 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[9]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.846     ;
; -11.904 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[9]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.049     ; 12.842     ;
; -11.898 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.051     ; 12.834     ;
; -11.896 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[2][1] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.035     ;
; -11.896 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.051     ; 12.832     ;
; -11.894 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.051     ; 12.830     ;
; -11.892 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.051     ; 12.828     ;
; -11.891 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[4][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.050     ; 12.828     ;
; -11.890 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.050     ; 12.827     ;
; -11.888 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[3][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.022     ; 12.853     ;
; -11.887 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.026     ;
; -11.886 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[6][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.050     ; 12.823     ;
; -11.886 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[3][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.022     ; 12.851     ;
; -11.883 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[5][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.066     ; 12.804     ;
; -11.883 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[5][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.066     ; 12.804     ;
; -11.883 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.022     ;
; -11.883 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.040     ; 12.830     ;
; -11.879 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; train:training_unit|train_state_machine:train_unit|new_weights[5][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.066     ; 12.800     ;
; -11.879 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; train:training_unit|train_state_machine:train_unit|new_weights[5][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.066     ; 12.800     ;
; -11.873 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][4] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.012     ;
; -11.871 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[6][6] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.148      ; 13.006     ;
; -11.870 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[7][7] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.051     ; 12.806     ;
; -11.869 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; train:training_unit|train_state_machine:train_unit|new_weights[2][3] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.152      ; 13.008     ;
; -11.867 ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[15] ; train:training_unit|train_state_machine:train_unit|new_weights[6][5] ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.148      ; 13.002     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO_1[10]'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.076 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.846      ;
; -1.053 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.823      ;
; -1.021 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.791      ;
; -1.012 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.782      ;
; -1.008 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.778      ;
; -0.989 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.759      ;
; -0.985 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.755      ;
; -0.981 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.751      ;
; -0.978 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.748      ;
; -0.957 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.727      ;
; -0.953 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.723      ;
; -0.947 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.717      ;
; -0.945 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.715      ;
; -0.944 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.714      ;
; -0.941 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.213     ; 1.715      ;
; -0.940 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[6]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.710      ;
; -0.921 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.691      ;
; -0.919 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.213     ; 1.693      ;
; -0.917 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.687      ;
; -0.917 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[6]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.687      ;
; -0.914 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.684      ;
; -0.913 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.683      ;
; -0.913 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.043     ; 1.857      ;
; -0.910 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.680      ;
; -0.905 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.675      ;
; -0.891 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[9]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.216     ; 1.662      ;
; -0.890 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.044     ; 1.833      ;
; -0.889 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.659      ;
; -0.885 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                            ; RAW2RGB:u4|mCCD_G[6]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.655      ;
; -0.883 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.653      ;
; -0.881 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                             ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.651      ;
; -0.879 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.649      ;
; -0.878 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.213     ; 1.652      ;
; -0.877 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                             ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.647      ;
; -0.877 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.213     ; 1.651      ;
; -0.876 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[5]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.646      ;
; -0.873 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.213     ; 1.647      ;
; -0.872 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[4]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.642      ;
; -0.863 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.214     ; 1.636      ;
; -0.855 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.213     ; 1.629      ;
; -0.853 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[5]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.623      ;
; -0.851 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.213     ; 1.625      ;
; -0.849 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.619      ;
; -0.849 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[4]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.619      ;
; -0.849 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.043     ; 1.793      ;
; -0.846 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.616      ;
; -0.845 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|mCCD_G[6]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.615      ;
; -0.845 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.043     ; 1.789      ;
; -0.842 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|mCCD_G[6]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.612      ;
; -0.841 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.611      ;
; -0.837 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.607      ;
; -0.826 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.044     ; 1.769      ;
; -0.822 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.044     ; 1.765      ;
; -0.820 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.241     ; 1.566      ;
; -0.818 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[1]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.214     ; 1.591      ;
; -0.817 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.214     ; 1.590      ;
; -0.815 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.585      ;
; -0.815 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[19]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.216     ; 1.586      ;
; -0.814 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]                             ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.213     ; 1.588      ;
; -0.813 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                             ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.583      ;
; -0.813 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.042     ; 1.758      ;
; -0.813 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.042     ; 1.758      ;
; -0.813 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.042     ; 1.758      ;
; -0.813 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.042     ; 1.758      ;
; -0.813 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.042     ; 1.758      ;
; -0.813 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.042     ; 1.758      ;
; -0.813 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.042     ; 1.758      ;
; -0.813 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.042     ; 1.758      ;
; -0.813 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]               ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.042     ; 1.758      ;
; -0.812 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.241     ; 1.558      ;
; -0.811 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                            ; RAW2RGB:u4|mCCD_G[6]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.581      ;
; -0.810 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]                             ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.213     ; 1.584      ;
; -0.810 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.216     ; 1.581      ;
; -0.809 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                             ; RAW2RGB:u4|mCCD_G[6]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.579      ;
; -0.808 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[6]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.213     ; 1.582      ;
; -0.799 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.214     ; 1.572      ;
; -0.795 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.214     ; 1.568      ;
; -0.795 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.243     ; 1.539      ;
; -0.795 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.243     ; 1.539      ;
; -0.794 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.039     ; 1.742      ;
; -0.793 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.243     ; 1.537      ;
; -0.787 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.213     ; 1.561      ;
; -0.786 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.039     ; 1.734      ;
; -0.785 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                             ; RAW2RGB:u4|mCCD_G[3]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.555      ;
; -0.784 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.214     ; 1.557      ;
; -0.781 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|mCCD_G[5]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.551      ;
; -0.781 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.043     ; 1.725      ;
; -0.781 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.243     ; 1.525      ;
; -0.781 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.243     ; 1.525      ;
; -0.781 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.243     ; 1.525      ;
; -0.781 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.243     ; 1.525      ;
; -0.781 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.243     ; 1.525      ;
; -0.781 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.243     ; 1.525      ;
; -0.781 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; RAW2RGB:u4|mCCD_G[10]                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.045     ; 1.723      ;
; -0.780 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                   ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.245     ; 1.522      ;
; -0.779 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.039     ; 1.727      ;
; -0.778 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                            ; RAW2RGB:u4|mCCD_G[5]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.548      ;
; -0.777 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                             ; RAW2RGB:u4|mCCD_G[4]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.547      ;
; -0.777 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[6]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.043     ; 1.721      ;
; -0.773 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                             ; RAW2RGB:u4|mCCD_G[7]                                                                                                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 1.000        ; -0.217     ; 1.543      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.673 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.618      ;
; -0.593 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.538      ;
; -0.541 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.486      ;
; -0.534 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.479      ;
; -0.534 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.479      ;
; -0.534 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.479      ;
; -0.534 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.479      ;
; -0.534 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.479      ;
; -0.534 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.479      ;
; -0.534 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.479      ;
; -0.534 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.479      ;
; -0.534 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.479      ;
; -0.534 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.479      ;
; -0.521 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.466      ;
; -0.504 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.449      ;
; -0.504 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.449      ;
; -0.504 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.449      ;
; -0.504 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.449      ;
; -0.504 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.449      ;
; -0.504 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.449      ;
; -0.504 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.449      ;
; -0.504 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.449      ;
; -0.504 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.449      ;
; -0.504 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.449      ;
; -0.487 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.432      ;
; -0.487 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.432      ;
; -0.487 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.432      ;
; -0.487 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.432      ;
; -0.487 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.432      ;
; -0.487 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.432      ;
; -0.487 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.432      ;
; -0.487 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.432      ;
; -0.487 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.432      ;
; -0.487 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.432      ;
; -0.474 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.419      ;
; -0.467 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.412      ;
; -0.445 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.245     ; 1.187      ;
; -0.433 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.378      ;
; -0.411 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.356      ;
; -0.410 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.245     ; 1.152      ;
; -0.381 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.245     ; 1.123      ;
; -0.373 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.319      ;
; -0.360 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.305      ;
; -0.358 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.303      ;
; -0.351 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.296      ;
; -0.349 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.294      ;
; -0.349 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.294      ;
; -0.349 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.294      ;
; -0.349 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.294      ;
; -0.349 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.294      ;
; -0.349 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.294      ;
; -0.349 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.294      ;
; -0.349 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.294      ;
; -0.349 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.294      ;
; -0.349 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.294      ;
; -0.349 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.294      ;
; -0.329 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.274      ;
; -0.317 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.262      ;
; -0.317 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[2]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.262      ;
; -0.317 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.262      ;
; -0.317 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.262      ;
; -0.317 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.262      ;
; -0.317 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.262      ;
; -0.317 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.262      ;
; -0.317 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.262      ;
; -0.317 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.262      ;
; -0.317 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.262      ;
; -0.317 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.262      ;
; -0.313 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.153      ; 1.453      ;
; -0.313 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.153      ; 1.453      ;
; -0.313 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.153      ; 1.453      ;
; -0.313 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; 0.153      ; 1.453      ;
; -0.313 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.258      ;
; -0.311 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.256      ;
; -0.311 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[2]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.256      ;
; -0.311 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.256      ;
; -0.311 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.256      ;
; -0.311 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.256      ;
; -0.311 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.256      ;
; -0.311 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.256      ;
; -0.311 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.256      ;
; -0.311 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.256      ;
; -0.311 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.256      ;
; -0.308 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.253      ;
; -0.307 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.252      ;
; -0.307 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.252      ;
; -0.307 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.252      ;
; -0.307 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.252      ;
; -0.307 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.252      ;
; -0.307 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.252      ;
; -0.307 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.252      ;
; -0.307 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.252      ;
; -0.307 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.252      ;
; -0.307 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.252      ;
; -0.299 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.042     ; 1.244      ;
; -0.295 ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.239      ;
; -0.295 ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.239      ;
; -0.295 ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.239      ;
; -0.295 ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.239      ;
; -0.295 ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.239      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'KEY[3]'                                                                                                   ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -0.342 ; VGA_Controller:u1|state[1] ; VGA_Controller:u1|state[0] ; KEY[3]       ; KEY[3]      ; 1.000        ; -0.027     ; 1.322      ;
; -0.341 ; VGA_Controller:u1|state[1] ; VGA_Controller:u1|state[1] ; KEY[3]       ; KEY[3]      ; 1.000        ; -0.024     ; 1.324      ;
; -0.284 ; VGA_Controller:u1|state[0] ; VGA_Controller:u1|state[1] ; KEY[3]       ; KEY[3]      ; 1.000        ; -0.027     ; 1.264      ;
; -0.279 ; VGA_Controller:u1|state[0] ; VGA_Controller:u1|state[0] ; KEY[3]       ; KEY[3]      ; 1.000        ; -0.024     ; 1.262      ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                 ;
+--------+------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                         ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -0.142 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.500        ; 1.500      ; 2.224      ;
; 0.162  ; CCD_MCLK                           ; CCD_MCLK                        ; CCD_MCLK                        ; CLOCK_50    ; 0.500        ; 1.503      ; 1.923      ;
; 0.506  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 1.000        ; 1.500      ; 2.076      ;
; 0.676  ; CCD_MCLK                           ; CCD_MCLK                        ; CCD_MCLK                        ; CLOCK_50    ; 1.000        ; 1.503      ; 1.909      ;
; 16.358 ; Reset_Delay:u2|oRST_2              ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.055     ; 3.574      ;
; 16.545 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.095     ; 3.347      ;
; 16.549 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.095     ; 3.343      ;
; 16.610 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.095     ; 3.282      ;
; 16.683 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.095     ; 3.209      ;
; 16.844 ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.095     ; 3.048      ;
; 16.848 ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.095     ; 3.044      ;
; 16.884 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.056     ; 3.047      ;
; 16.888 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.056     ; 3.043      ;
; 16.892 ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.095     ; 3.000      ;
; 16.910 ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.095     ; 2.982      ;
; 16.949 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.056     ; 2.982      ;
; 16.981 ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.095     ; 2.911      ;
; 16.985 ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.100     ; 2.902      ;
; 17.022 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.056     ; 2.909      ;
; 17.058 ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.100     ; 2.829      ;
; 17.073 ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.100     ; 2.814      ;
; 17.152 ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.100     ; 2.735      ;
; 17.156 ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.100     ; 2.731      ;
; 17.183 ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.056     ; 2.748      ;
; 17.187 ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.056     ; 2.744      ;
; 17.217 ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.100     ; 2.670      ;
; 17.228 ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.100     ; 2.659      ;
; 17.231 ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.056     ; 2.700      ;
; 17.231 ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.100     ; 2.656      ;
; 17.249 ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.056     ; 2.682      ;
; 17.291 ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.100     ; 2.596      ;
; 17.293 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.100     ; 2.594      ;
; 17.300 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.041     ; 2.646      ;
; 17.306 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.041     ; 2.640      ;
; 17.320 ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.056     ; 2.611      ;
; 17.324 ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.061     ; 2.602      ;
; 17.365 ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|oRST_2           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.100     ; 2.522      ;
; 17.387 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.041     ; 2.559      ;
; 17.397 ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.061     ; 2.529      ;
; 17.412 ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.061     ; 2.514      ;
; 17.441 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.041     ; 2.505      ;
; 17.491 ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.061     ; 2.435      ;
; 17.495 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.455      ;
; 17.495 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.455      ;
; 17.495 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.455      ;
; 17.495 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.455      ;
; 17.495 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.455      ;
; 17.495 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.455      ;
; 17.495 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.455      ;
; 17.495 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.455      ;
; 17.495 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.455      ;
; 17.495 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.455      ;
; 17.495 ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.061     ; 2.431      ;
; 17.499 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.451      ;
; 17.499 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.451      ;
; 17.499 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.451      ;
; 17.499 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.451      ;
; 17.499 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.451      ;
; 17.499 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.451      ;
; 17.499 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.451      ;
; 17.499 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.451      ;
; 17.499 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.451      ;
; 17.499 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.451      ;
; 17.534 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.041     ; 2.412      ;
; 17.556 ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.061     ; 2.370      ;
; 17.560 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.390      ;
; 17.560 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.390      ;
; 17.560 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.390      ;
; 17.560 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.390      ;
; 17.560 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.390      ;
; 17.560 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.390      ;
; 17.560 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.390      ;
; 17.560 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.390      ;
; 17.560 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.390      ;
; 17.560 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.390      ;
; 17.567 ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.061     ; 2.359      ;
; 17.570 ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.061     ; 2.356      ;
; 17.583 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.041     ; 2.363      ;
; 17.630 ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.061     ; 2.296      ;
; 17.632 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.061     ; 2.294      ;
; 17.633 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[3]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.317      ;
; 17.633 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[4]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.317      ;
; 17.633 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[5]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.317      ;
; 17.633 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[6]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.317      ;
; 17.633 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[7]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.317      ;
; 17.633 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[8]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.317      ;
; 17.633 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[9]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.317      ;
; 17.633 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[10]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.317      ;
; 17.633 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[1]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.317      ;
; 17.633 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[2]          ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.037     ; 2.317      ;
; 17.637 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.041     ; 2.309      ;
; 17.651 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.041     ; 2.295      ;
; 17.661 ; Reset_Delay:u2|oRST_1              ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.042     ; 2.284      ;
; 17.666 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.041     ; 2.280      ;
; 17.704 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.041     ; 2.242      ;
; 17.704 ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|oRST_1           ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.061     ; 2.222      ;
; 17.712 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[21]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.042     ; 2.233      ;
; 17.712 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[20]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.042     ; 2.233      ;
; 17.712 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[11]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.042     ; 2.233      ;
; 17.712 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[12]         ; CLOCK_50                        ; CLOCK_50    ; 20.000       ; -0.042     ; 2.233      ;
+--------+------------------------------------+---------------------------------+---------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 5.706 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|RD_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.810     ; 2.421      ;
; 5.706 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mRD           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.810     ; 2.421      ;
; 5.706 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|RD_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.810     ; 2.421      ;
; 5.729 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|WR_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.810     ; 2.398      ;
; 5.729 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mWR           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.810     ; 2.398      ;
; 5.729 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|WR_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.810     ; 2.398      ;
; 5.790 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[8]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.339      ;
; 5.790 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[11]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.339      ;
; 5.790 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[12]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.339      ;
; 5.790 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[13]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.339      ;
; 5.790 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[14]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.339      ;
; 5.790 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[15]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.339      ;
; 5.793 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[9]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.335      ;
; 5.793 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[10]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.335      ;
; 5.793 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[16]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.335      ;
; 5.793 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[17]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.335      ;
; 5.793 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[18]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.335      ;
; 5.799 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[19]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.810     ; 2.328      ;
; 5.799 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[22]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.810     ; 2.328      ;
; 5.799 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[20]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.810     ; 2.328      ;
; 5.799 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|mADDR[21]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.810     ; 2.328      ;
; 5.808 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.321      ;
; 5.808 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.321      ;
; 5.808 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.321      ;
; 5.808 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.321      ;
; 5.808 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.321      ;
; 5.808 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.321      ;
; 5.808 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.321      ;
; 5.808 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.321      ;
; 5.808 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.321      ;
; 5.808 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.321      ;
; 5.808 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.321      ;
; 5.808 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.321      ;
; 5.808 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.321      ;
; 5.808 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.321      ;
; 5.808 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.808     ; 2.321      ;
; 5.873 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.811     ; 2.253      ;
; 5.873 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.811     ; 2.253      ;
; 5.873 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.811     ; 2.253      ;
; 5.873 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.811     ; 2.253      ;
; 5.873 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.811     ; 2.253      ;
; 5.873 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.811     ; 2.253      ;
; 5.873 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.811     ; 2.253      ;
; 5.873 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.811     ; 2.253      ;
; 5.873 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.811     ; 2.253      ;
; 5.873 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.811     ; 2.253      ;
; 5.873 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.811     ; 2.253      ;
; 5.873 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.811     ; 2.253      ;
; 5.873 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.811     ; 2.253      ;
; 5.873 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.811     ; 2.253      ;
; 5.873 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.811     ; 2.253      ;
; 5.875 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 4.065      ;
; 5.883 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 4.057      ;
; 5.890 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 4.050      ;
; 5.919 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.209      ;
; 5.919 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.209      ;
; 5.919 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.209      ;
; 5.919 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.209      ;
; 5.919 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.209      ;
; 5.919 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.209      ;
; 5.919 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.209      ;
; 5.919 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.209      ;
; 5.919 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.209      ;
; 5.919 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.209      ;
; 5.919 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.209      ;
; 5.919 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.209      ;
; 5.919 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.209      ;
; 5.919 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.209      ;
; 5.919 ; Reset_Delay:u2|oRST_0                                                                                                         ; Sdram_Control_4Port:u6|rWR1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.809     ; 2.209      ;
; 5.934 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 4.006      ;
; 5.958 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.982      ;
; 5.961 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.979      ;
; 5.964 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.976      ;
; 5.969 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.971      ;
; 5.977 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.963      ;
; 5.984 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.956      ;
; 5.995 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.945      ;
; 6.003 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.937      ;
; 6.017 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.923      ;
; 6.023 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.917      ;
; 6.028 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.912      ;
; 6.039 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.901      ;
; 6.042 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.898      ;
; 6.044 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.049     ; 3.894      ;
; 6.047 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.893      ;
; 6.049 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.891      ;
; 6.050 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.890      ;
; 6.052 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.888      ;
; 6.052 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.049     ; 3.886      ;
; 6.054 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[12]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.886      ;
; 6.055 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.885      ;
; 6.057 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[14]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.883      ;
; 6.057 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.883      ;
; 6.058 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.882      ;
; 6.059 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.049     ; 3.879      ;
; 6.064 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; Sdram_Control_4Port:u6|mADDR[15]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.876      ;
; 6.083 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.857      ;
; 6.089 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; Sdram_Control_4Port:u6|mADDR[8]      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.851      ;
; 6.091 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.047     ; 3.849      ;
; 6.097 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7] ; Sdram_Control_4Port:u6|mADDR[13]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.048     ; 3.842      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO_1[10]'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.141 ; KEY[3]                                                                                                                                                       ; CCD_Capture:u3|mSTART                                                                                                                                        ; KEY[3]       ; GPIO_1[10]  ; 0.000        ; 2.378      ; 2.351      ;
; 0.133  ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.232      ; 0.469      ;
; 0.137  ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.233      ; 0.474      ;
; 0.138  ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.232      ; 0.474      ;
; 0.144  ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.232      ; 0.480      ;
; 0.146  ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.230      ; 0.480      ;
; 0.148  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.227      ; 0.479      ;
; 0.153  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.233      ; 0.490      ;
; 0.154  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.231      ; 0.489      ;
; 0.155  ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.228      ; 0.487      ;
; 0.155  ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.235      ; 0.494      ;
; 0.155  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.220      ; 0.479      ;
; 0.157  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.233      ; 0.494      ;
; 0.158  ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.234      ; 0.496      ;
; 0.158  ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_datain_reg0     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.232      ; 0.494      ;
; 0.160  ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.235      ; 0.499      ;
; 0.160  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.233      ; 0.497      ;
; 0.161  ; Mirror_Col:u8|Z_Cont[3]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.235      ; 0.500      ;
; 0.161  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.231      ; 0.496      ;
; 0.161  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.231      ; 0.496      ;
; 0.162  ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.234      ; 0.500      ;
; 0.162  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a2~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.232      ; 0.498      ;
; 0.162  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.229      ; 0.495      ;
; 0.162  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.227      ; 0.493      ;
; 0.163  ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.234      ; 0.501      ;
; 0.165  ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.234      ; 0.503      ;
; 0.168  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.232      ; 0.504      ;
; 0.169  ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.233      ; 0.506      ;
; 0.171  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a4~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.234      ; 0.509      ;
; 0.171  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.227      ; 0.502      ;
; 0.172  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.220      ; 0.496      ;
; 0.173  ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.235      ; 0.512      ;
; 0.173  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.050      ; 0.307      ;
; 0.174  ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.233      ; 0.511      ;
; 0.174  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.233      ; 0.511      ;
; 0.174  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.233      ; 0.511      ;
; 0.174  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.233      ; 0.511      ;
; 0.175  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.231      ; 0.510      ;
; 0.175  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.231      ; 0.510      ;
; 0.175  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.231      ; 0.510      ;
; 0.175  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a8~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.231      ; 0.510      ;
; 0.176  ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.233      ; 0.513      ;
; 0.176  ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.231      ; 0.511      ;
; 0.177  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.229      ; 0.510      ;
; 0.177  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.220      ; 0.501      ;
; 0.179  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.050      ; 0.313      ;
; 0.180  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.230      ; 0.514      ;
; 0.180  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.050      ; 0.314      ;
; 0.180  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.050      ; 0.314      ;
; 0.181  ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.233      ; 0.518      ;
; 0.181  ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.231      ; 0.516      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.231      ; 0.517      ;
; 0.182  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.041      ; 0.307      ;
; 0.183  ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.231      ; 0.518      ;
; 0.188  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.231      ; 0.523      ;
; 0.188  ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.314      ;
; 0.189  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.315      ;
; 0.189  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.315      ;
; 0.190  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.221      ; 0.515      ;
; 0.191  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a6~porta_address_reg0    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.228      ; 0.523      ;
; 0.191  ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.317      ;
; 0.193  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.319      ;
; 0.194  ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.320      ;
; 0.194  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.320      ;
; 0.195  ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.321      ;
; 0.196  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.322      ;
; 0.200  ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.041      ; 0.325      ;
; 0.201  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.327      ;
; 0.204  ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.330      ;
; 0.204  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.330      ;
; 0.207  ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~portb_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.193      ; 0.504      ;
; 0.216  ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~portb_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.194      ; 0.514      ;
; 0.227  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.235      ; 0.546      ;
; 0.234  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.235      ; 0.553      ;
; 0.243  ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~portb_address_reg0                               ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.194      ; 0.541      ;
; 0.249  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.375      ;
; 0.255  ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.381      ;
; 0.257  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.219      ; 0.580      ;
; 0.259  ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.385      ;
; 0.261  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.387      ;
; 0.262  ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                       ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                         ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.388      ;
; 0.262  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; GPIO_1[10]   ; GPIO_1[10]  ; 0.000        ; 0.042      ; 0.388      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                    ;
+-------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; 0.041 ; CCD_MCLK                           ; CCD_MCLK                           ; CCD_MCLK                        ; CLOCK_50    ; 0.000        ; 1.565      ; 1.825      ;
; 0.115 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 1.562      ; 1.896      ;
; 0.181 ; Reset_Delay:u2|oRST_0              ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[0]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.212 ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.338      ;
; 0.213 ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.339      ;
; 0.288 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.414      ;
; 0.290 ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.416      ;
; 0.291 ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.298 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.313 ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.439      ;
; 0.321 ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.447      ;
; 0.437 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.563      ;
; 0.440 ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.566      ;
; 0.440 ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.566      ;
; 0.441 ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.443 ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.569      ;
; 0.444 ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.565      ;
; 0.446 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.572      ;
; 0.448 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.451 ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.582      ;
; 0.456 ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.582      ;
; 0.458 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.500 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.626      ;
; 0.503 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.629      ;
+-------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.141 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.234      ; 0.479      ;
; 0.156 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.222      ; 0.482      ;
; 0.157 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.232      ; 0.493      ;
; 0.160 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.232      ; 0.496      ;
; 0.160 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.222      ; 0.486      ;
; 0.164 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.166 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.168 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.232      ; 0.504      ;
; 0.168 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.171 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.232      ; 0.507      ;
; 0.178 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.222      ; 0.504      ;
; 0.180 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 0.483      ;
; 0.181 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.197      ; 0.482      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|command:command1|RAS_N                                                                                                                ; Sdram_Control_4Port:u6|RAS_N                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|SA[4]                                                                                                                ; Sdram_Control_4Port:u6|SA[4]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|SA[2]                                                                                                                ; Sdram_Control_4Port:u6|SA[2]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                ; Sdram_Control_4Port:u6|SA[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                     ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                ; Sdram_Control_4Port:u6|SA[8]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE                                                                                                  ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.193 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.195 ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.197      ; 0.497      ;
; 0.199 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 0.502      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CCD_MCLK'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.172 ; train:training_unit|train_state_machine:train_unit|state.MULTIPLY_3                                                                                         ; train:training_unit|train_state_machine:train_unit|state.MULTIPLY_3                                                                                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; train:training_unit|train_state_machine:train_unit|state.WAIT_IM                                                                                            ; train:training_unit|train_state_machine:train_unit|state.WAIT_IM                                                                                            ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.051      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.313      ;
; 0.180 ; train:training_unit|train_state_machine:train_unit|delay[0]                                                                                                 ; train:training_unit|train_state_machine:train_unit|delay[0]                                                                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; train:training_unit|train_state_machine:train_unit|delay[1]                                                                                                 ; train:training_unit|train_state_machine:train_unit|delay[1]                                                                                                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; train:training_unit|train_state_machine:train_unit|counter[7]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[7]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; train:training_unit|train_state_machine:train_unit|counter[3]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[3]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; train:training_unit|train_state_machine:train_unit|counter[2]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[2]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; train:training_unit|train_state_machine:train_unit|counter[1]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[1]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; train:training_unit|train_state_machine:train_unit|counter[0]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[0]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; train:training_unit|train_state_machine:train_unit|counter[8]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[8]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; train:training_unit|train_state_machine:train_unit|counter[6]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[6]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; train:training_unit|train_state_machine:train_unit|counter[5]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[5]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; train:training_unit|train_state_machine:train_unit|counter[4]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[4]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; train:training_unit|train_state_machine:train_unit|counter[9]                                                                                               ; train:training_unit|train_state_machine:train_unit|counter[9]                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; train:training_unit|train_state_machine:train_unit|state.DONE                                                                                               ; train:training_unit|train_state_machine:train_unit|state.DONE                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; multiply:multiplication_unit|matmux10:multiply_unit|delay[1]                                                                                                ; multiply:multiplication_unit|matmux10:multiply_unit|delay[1]                                                                                                ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; multiply:multiplication_unit|matmux10:multiply_unit|delay[0]                                                                                                ; multiply:multiplication_unit|matmux10:multiply_unit|delay[0]                                                                                                ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; multiply:multiplication_unit|matmux10:multiply_unit|state.DONE                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|state.DONE                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_Controller:u1|H_counter[2]                                                                                                                              ; VGA_Controller:u1|H_counter[2]                                                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_Controller:u1|H_counter[1]                                                                                                                              ; VGA_Controller:u1|H_counter[1]                                                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; VGA_Controller:u1|H_counter[0]                                                                                                                              ; VGA_Controller:u1|H_counter[0]                                                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.315      ;
; 0.182 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; train:training_unit|train_state_machine:train_unit|W_en                                                                                                     ; train:training_unit|train_state_machine:train_unit|W_en                                                                                                     ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[0]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[0]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[1]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[1]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[2]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[2]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[3]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[3]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[4]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[4]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[5]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[5]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[6]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[6]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[7]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[7]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[8]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[8]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; multiply:multiplication_unit|matmux10:multiply_unit|counter[9]                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|counter[9]                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.049      ; 0.315      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.318      ;
; 0.195 ; VGA_Controller:u1|H_counter[1]                                                                                                                              ; VGA_Controller:u1|H_counter[2]                                                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.321      ;
; 0.198 ; multiply:multiplication_unit|matmux10:multiply_unit|delay[0]                                                                                                ; multiply:multiplication_unit|matmux10:multiply_unit|delay[1]                                                                                                ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.324      ;
; 0.202 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.336      ;
; 0.204 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.338      ;
; 0.207 ; multiply:multiplication_unit|matmux10:multiply_unit|state.DONE                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|state.COMPARE                                                                                           ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.333      ;
; 0.207 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.341      ;
; 0.212 ; multiply:multiplication_unit|matmux10:multiply_unit|state.DONE                                                                                              ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT2                                                                                             ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.338      ;
; 0.214 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.340      ;
; 0.215 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.341      ;
; 0.216 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT2                                                                                             ; multiply:multiplication_unit|matmux10:multiply_unit|state.MULTIPLY                                                                                          ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.342      ;
; 0.217 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.343      ;
; 0.217 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.343      ;
; 0.218 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.344      ;
; 0.249 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.375      ;
; 0.253 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.387      ;
; 0.253 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.387      ;
; 0.253 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.379      ;
; 0.254 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.049      ; 0.387      ;
; 0.255 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.049      ; 0.388      ;
; 0.255 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.389      ;
; 0.256 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.050      ; 0.390      ;
; 0.257 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.049      ; 0.390      ;
; 0.262 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.388      ;
; 0.265 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.391      ;
; 0.268 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.394      ;
; 0.272 ; VGA_Controller:u1|H_counter[0]                                                                                                                              ; VGA_Controller:u1|H_counter[1]                                                                                                                              ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.398      ;
; 0.275 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.401      ;
; 0.276 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.041      ; 0.401      ;
; 0.276 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.402      ;
; 0.277 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.403      ;
; 0.277 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.403      ;
; 0.278 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.404      ;
; 0.279 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.405      ;
; 0.281 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.407      ;
; 0.283 ; multiply:multiplication_unit|matmux10:multiply_unit|state.COMPARE                                                                                           ; multiply:multiplication_unit|matmux10:multiply_unit|state.MULTIPLY_DELAY                                                                                    ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.042      ; 0.409      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                               ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.181 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.307      ;
; 0.212 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.338      ;
; 0.255 ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.380      ;
; 0.257 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.383      ;
; 0.257 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.383      ;
; 0.267 ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.244      ; 0.595      ;
; 0.274 ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.244      ; 0.602      ;
; 0.277 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.403      ;
; 0.282 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.408      ;
; 0.284 ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.244      ; 0.612      ;
; 0.284 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.410      ;
; 0.287 ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.244      ; 0.615      ;
; 0.292 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.418      ;
; 0.295 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.421      ;
; 0.310 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.436      ;
; 0.310 ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.436      ;
; 0.312 ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.438      ;
; 0.313 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.439      ;
; 0.313 ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.439      ;
; 0.319 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.445      ;
; 0.319 ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.445      ;
; 0.322 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.448      ;
; 0.323 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.449      ;
; 0.325 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.451      ;
; 0.325 ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.451      ;
; 0.326 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.452      ;
; 0.329 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.455      ;
; 0.330 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.456      ;
; 0.330 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.456      ;
; 0.347 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.473      ;
; 0.358 ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.483      ;
; 0.375 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.501      ;
; 0.394 ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.519      ;
; 0.394 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.520      ;
; 0.397 ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.522      ;
; 0.400 ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.525      ;
; 0.411 ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.536      ;
; 0.411 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.537      ;
; 0.411 ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.537      ;
; 0.412 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.538      ;
; 0.416 ; I2C_CCD_Config:u7|mI2C_DATA[2]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.541      ;
; 0.433 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.560      ;
; 0.437 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.563      ;
; 0.438 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0001                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.565      ;
; 0.438 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.565      ;
; 0.440 ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mI2C_GO                         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.567      ;
; 0.444 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.570      ;
; 0.444 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.570      ;
; 0.455 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.582      ;
; 0.458 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.586      ;
; 0.462 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.588      ;
; 0.464 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.590      ;
; 0.471 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.597      ;
; 0.474 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.600      ;
; 0.475 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.601      ;
; 0.477 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.603      ;
; 0.478 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.604      ;
; 0.478 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.604      ;
; 0.479 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.605      ;
; 0.480 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.606      ;
; 0.480 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.606      ;
; 0.482 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.608      ;
; 0.483 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.609      ;
; 0.484 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.610      ;
; 0.485 ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.610      ;
; 0.485 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.611      ;
; 0.486 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.612      ;
; 0.488 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.614      ;
; 0.489 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.615      ;
; 0.491 ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.616      ;
; 0.492 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.618      ;
; 0.494 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.620      ;
; 0.499 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mSetup_ST.0010                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.625      ;
; 0.499 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.625      ;
; 0.500 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ; I2C_CCD_Config:u7|mSetup_ST.0000                  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.626      ;
; 0.504 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.630      ;
; 0.504 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.630      ;
; 0.505 ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.631      ;
; 0.518 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.644      ;
; 0.521 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.647      ;
; 0.534 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.660      ;
; 0.537 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.663      ;
; 0.541 ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.667      ;
; 0.541 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.667      ;
; 0.542 ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ; I2C_CCD_Config:u7|mI2C_DATA[2]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.668      ;
; 0.542 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.668      ;
; 0.544 ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.670      ;
; 0.545 ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.042      ; 0.671      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'KEY[3]'                                                                                                   ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 0.199 ; VGA_Controller:u1|state[1] ; VGA_Controller:u1|state[1] ; KEY[3]       ; KEY[3]      ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; VGA_Controller:u1|state[0] ; VGA_Controller:u1|state[0] ; KEY[3]       ; KEY[3]      ; 0.000        ; 0.024      ; 0.307      ;
; 0.346 ; VGA_Controller:u1|state[0] ; VGA_Controller:u1|state[1] ; KEY[3]       ; KEY[3]      ; 0.000        ; 0.027      ; 0.457      ;
; 0.956 ; VGA_Controller:u1|state[1] ; VGA_Controller:u1|state[0] ; KEY[3]       ; KEY[3]      ; 0.000        ; 0.027      ; 1.067      ;
+-------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CCD_MCLK'                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4                           ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT15                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT14                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT13                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT12                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT11                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT10                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT9                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT8                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT7                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT6                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT5                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT4                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT3                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT2                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT1                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.011     ; 1.810      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4                           ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT15                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT14                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT13                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT12                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT11                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT10                 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT9                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT8                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT7                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT6                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT5                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT4                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT3                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT2                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.949 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT1                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.839      ;
; -0.948 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.017     ; 1.803      ;
; -0.948 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.017     ; 1.803      ;
; -0.948 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.017     ; 1.803      ;
; -0.948 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.017     ; 1.803      ;
; -0.948 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.017     ; 1.803      ;
; -0.948 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10 ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.017     ; 1.803      ;
; -0.948 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.017     ; 1.803      ;
; -0.948 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.017     ; 1.803      ;
; -0.948 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.017     ; 1.803      ;
; -0.948 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.017     ; 1.803      ;
; -0.948 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.017     ; 1.803      ;
; -0.948 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.017     ; 1.803      ;
; -0.948 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.017     ; 1.803      ;
; -0.948 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.017     ; 1.803      ;
; -0.948 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.017     ; 1.803      ;
; -0.948 ; multiply:multiplication_unit|matmux10:multiply_unit|state.WAIT ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; -0.017     ; 1.803      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAB_REGOUT0   ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT15  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT14  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT13  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT12  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT11  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT10  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT9   ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT8   ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT7   ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT6   ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT5   ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT4   ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT3   ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT2   ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT1   ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_mult3~OBSERVABLEDATAA_REGOUT0   ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
; -0.948 ; train:training_unit|train_state_machine:train_unit|state.WAIT  ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|mac_out4~DATAOUT14                  ; CCD_MCLK     ; CCD_MCLK    ; 1.000        ; 0.018      ; 1.838      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'GPIO_1[10]'                                                                                                                                                                                                                         ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.714      ; 1.854      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.714      ; 1.854      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.714      ; 1.854      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.714      ; 1.854      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.714      ; 1.854      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.855      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.714      ; 1.854      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.705      ; 1.845      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.705      ; 1.845      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.705      ; 1.845      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.705      ; 1.845      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.705      ; 1.845      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.705      ; 1.845      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.705      ; 1.845      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.705      ; 1.845      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.705      ; 1.845      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.704      ; 1.844      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.704      ; 1.844      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.704      ; 1.844      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.704      ; 1.844      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.704      ; 1.844      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.704      ; 1.844      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.704      ; 1.844      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.704      ; 1.844      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.703      ; 1.843      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.704      ; 1.844      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.704      ; 1.844      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.704      ; 1.844      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.705      ; 1.845      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.704      ; 1.844      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.700      ; 1.840      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.704      ; 1.844      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.701      ; 1.841      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.705      ; 1.845      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.701      ; 1.841      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.701      ; 1.841      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.701      ; 1.841      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.700      ; 1.840      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.700      ; 1.840      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.704      ; 1.844      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.704      ; 1.844      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.701      ; 1.841      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.700      ; 1.840      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.855      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.714      ; 1.854      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.855      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.855      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.855      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.855      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.855      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.855      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.855      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.855      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.855      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.855      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.855      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.855      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.855      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.714      ; 1.854      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.714      ; 1.854      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.714      ; 1.854      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.714      ; 1.854      ;
; -0.173 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.714      ; 1.854      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.854      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.854      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.854      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.854      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.854      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.854      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.854      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.854      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.854      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.707      ; 1.846      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.707      ; 1.846      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.707      ; 1.846      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.854      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.854      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.854      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.854      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.854      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.854      ;
; -0.172 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.715      ; 1.854      ;
; 0.009  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.900      ; 1.858      ;
; 0.009  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.900      ; 1.858      ;
; 0.009  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.900      ; 1.858      ;
; 0.009  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.900      ; 1.858      ;
; 0.009  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.900      ; 1.858      ;
; 0.009  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.900      ; 1.858      ;
; 0.010  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.901      ; 1.858      ;
; 0.010  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.901      ; 1.858      ;
; 0.010  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.901      ; 1.858      ;
; 0.010  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.901      ; 1.858      ;
; 0.010  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.901      ; 1.858      ;
; 0.011  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.864      ; 1.820      ;
; 0.022  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.898      ; 1.843      ;
; 0.022  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.898      ; 1.843      ;
; 0.022  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.898      ; 1.843      ;
; 0.022  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.898      ; 1.843      ;
; 0.022  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.898      ; 1.843      ;
; 0.022  ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; GPIO_1[10]  ; 1.000        ; 0.898      ; 1.843      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 6.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.048      ;
; 6.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.048      ;
; 6.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.048      ;
; 6.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.048      ;
; 6.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.048      ;
; 6.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.048      ;
; 6.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.048      ;
; 6.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.048      ;
; 6.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.048      ;
; 6.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.048      ;
; 6.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.048      ;
; 6.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.048      ;
; 6.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.048      ;
; 6.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.048      ;
; 6.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.048      ;
; 6.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.048      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.030      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.030      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.030      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.030      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.030      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.030      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.030      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.030      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.030      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.030      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.030      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.030      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.030      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.030      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.030      ;
; 6.197 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.030      ;
; 6.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 2.066      ;
; 6.233 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.678     ; 2.048      ;
; 6.258 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.860      ;
; 6.258 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.860      ;
; 6.258 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.860      ;
; 6.258 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.860      ;
; 6.258 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.860      ;
; 6.258 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.860      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.817     ; 1.861      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.817     ; 1.861      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.817     ; 1.861      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.858      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.858      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.858      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.858      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.817     ; 1.861      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.817     ; 1.861      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.858      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.858      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.858      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.858      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.858      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.859      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.858      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.860      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.860      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.860      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.860      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.860      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.860      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.860      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.860      ;
; 6.259 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.860      ;
; 6.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.851      ;
; 6.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.851      ;
; 6.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.851      ;
; 6.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.851      ;
; 6.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.827     ; 1.850      ;
; 6.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.851      ;
; 6.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.859      ;
; 6.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.851      ;
; 6.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.829     ; 1.848      ;
; 6.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.851      ;
; 6.260 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.826     ; 1.851      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'GPIO_1[10]'                                                                                                                                                                                                                         ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.145 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.146      ;
; 0.145 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.146      ;
; 0.145 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.146      ;
; 0.145 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.146      ;
; 0.145 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.146      ;
; 0.145 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.146      ;
; 0.168 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.168      ;
; 0.168 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.168      ;
; 0.168 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.168      ;
; 0.168 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.168      ;
; 0.168 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.168      ;
; 0.168 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.168      ;
; 0.168 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.168      ;
; 0.168 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.168      ;
; 0.168 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.168      ;
; 0.168 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.168      ;
; 0.169 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.878      ; 1.171      ;
; 0.169 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.878      ; 1.171      ;
; 0.169 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.878      ; 1.171      ;
; 0.169 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.878      ; 1.171      ;
; 0.169 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.878      ; 1.171      ;
; 0.169 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.878      ; 1.171      ;
; 0.169 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.878      ; 1.171      ;
; 0.169 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.878      ; 1.171      ;
; 0.169 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.878      ; 1.171      ;
; 0.169 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.878      ; 1.171      ;
; 0.169 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.878      ; 1.171      ;
; 0.172 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.173      ;
; 0.172 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.173      ;
; 0.172 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.173      ;
; 0.172 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.173      ;
; 0.178 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.179      ;
; 0.178 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.179      ;
; 0.178 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.179      ;
; 0.178 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.179      ;
; 0.178 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.179      ;
; 0.178 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.179      ;
; 0.178 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.877      ; 1.179      ;
; 0.187 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.879      ; 1.190      ;
; 0.187 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.879      ; 1.190      ;
; 0.187 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.879      ; 1.190      ;
; 0.187 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.879      ; 1.190      ;
; 0.187 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.879      ; 1.190      ;
; 0.187 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.879      ; 1.190      ;
; 0.187 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.879      ; 1.190      ;
; 0.187 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.879      ; 1.190      ;
; 0.187 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.879      ; 1.190      ;
; 0.187 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.879      ; 1.190      ;
; 0.187 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.879      ; 1.190      ;
; 0.188 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|mCCD_DVAL                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.882      ; 1.194      ;
; 0.191 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[1]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.191      ;
; 0.191 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[2]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.191      ;
; 0.191 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.191      ;
; 0.191 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.191      ;
; 0.191 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.191      ;
; 0.191 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.191      ;
; 0.191 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.191      ;
; 0.191 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.191      ;
; 0.191 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.191      ;
; 0.191 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                        ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.191      ;
; 0.191 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.191      ;
; 0.191 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.191      ;
; 0.191 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.191      ;
; 0.191 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.191      ;
; 0.191 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.191      ;
; 0.191 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.876      ; 1.191      ;
; 0.241 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.862      ; 1.227      ;
; 0.249 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.864      ; 1.237      ;
; 0.249 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.864      ; 1.237      ;
; 0.249 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[8]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.864      ; 1.237      ;
; 0.249 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[6]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.864      ; 1.237      ;
; 0.249 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.864      ; 1.237      ;
; 0.249 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.864      ; 1.237      ;
; 0.249 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[3]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.864      ; 1.237      ;
; 0.249 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.864      ; 1.237      ;
; 0.249 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[1]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.864      ; 1.237      ;
; 0.249 ; Reset_Delay:u2|oRST_1 ; Mirror_Col:u8|Z_Cont[0]                                                                                                                                      ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.864      ; 1.237      ;
; 0.314 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[0]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.875      ; 1.313      ;
; 0.314 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.875      ; 1.313      ;
; 0.314 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.875      ; 1.313      ;
; 0.314 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[1]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.875      ; 1.313      ;
; 0.314 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.875      ; 1.313      ;
; 0.314 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                         ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.875      ; 1.313      ;
; 0.314 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.875      ; 1.313      ;
; 0.314 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                       ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.875      ; 1.313      ;
; 0.344 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.880      ; 1.348      ;
; 0.344 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.880      ; 1.348      ;
; 0.344 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 0.880      ; 1.348      ;
; 0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.069      ; 1.695      ;
; 0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.069      ; 1.695      ;
; 0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.069      ; 1.695      ;
; 0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.069      ; 1.695      ;
; 0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.069      ; 1.695      ;
; 0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.069      ; 1.695      ;
; 0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.069      ; 1.695      ;
; 0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.069      ; 1.695      ;
; 0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.069      ; 1.695      ;
; 0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.069      ; 1.695      ;
; 0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.069      ; 1.695      ;
; 0.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; GPIO_1[10]  ; 0.000        ; 1.069      ; 1.695      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CCD_MCLK'                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.347 ; Reset_Delay:u2|oRST_2                                         ; sram_controller:SRAM_unit|state.WAIT                                                                                                                                                  ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.173      ; 0.634      ;
; 0.347 ; Reset_Delay:u2|oRST_2                                         ; sram_controller:SRAM_unit|state.WR_1                                                                                                                                                  ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.173      ; 0.634      ;
; 0.347 ; Reset_Delay:u2|oRST_2                                         ; sram_controller:SRAM_unit|state.WR_0                                                                                                                                                  ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.173      ; 0.634      ;
; 0.347 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_counter[3]                                                                                                                                                        ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.173      ; 0.634      ;
; 0.347 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_counter[2]                                                                                                                                                        ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.173      ; 0.634      ;
; 0.347 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_counter[1]                                                                                                                                                        ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.173      ; 0.634      ;
; 0.347 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_counter[0]                                                                                                                                                        ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.173      ; 0.634      ;
; 0.419 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                         ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.174      ; 0.707      ;
; 0.419 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.174      ; 0.707      ;
; 0.419 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.174      ; 0.707      ;
; 0.419 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.174      ; 0.707      ;
; 0.419 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.174      ; 0.707      ;
; 0.419 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.174      ; 0.707      ;
; 0.419 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.174      ; 0.707      ;
; 0.419 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.174      ; 0.707      ;
; 0.419 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.174      ; 0.707      ;
; 0.419 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.174      ; 0.707      ;
; 0.419 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.174      ; 0.707      ;
; 0.433 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                         ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.171      ; 0.718      ;
; 0.433 ; Reset_Delay:u2|oRST_2                                         ; sram_controller:SRAM_unit|state.GET_DATA                                                                                                                                              ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.171      ; 0.718      ;
; 0.433 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|oRequest                                                                                                                                                            ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.171      ; 0.718      ;
; 0.433 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.171      ; 0.718      ;
; 0.433 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.171      ; 0.718      ;
; 0.433 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.171      ; 0.718      ;
; 0.433 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.171      ; 0.718      ;
; 0.433 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.171      ; 0.718      ;
; 0.433 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.171      ; 0.718      ;
; 0.433 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.171      ; 0.718      ;
; 0.433 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.171      ; 0.718      ;
; 0.433 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.171      ; 0.718      ;
; 0.433 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.171      ; 0.718      ;
; 0.546 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_H_Cont[0]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.182      ; 0.842      ;
; 0.546 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_H_Cont[4]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.182      ; 0.842      ;
; 0.546 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_H_Cont[3]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.182      ; 0.842      ;
; 0.546 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_H_Cont[2]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.182      ; 0.842      ;
; 0.546 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_H_Cont[1]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.182      ; 0.842      ;
; 0.565 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_V_Cont[0]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.183      ; 0.862      ;
; 0.672 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_V_Cont[4]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.185      ; 0.971      ;
; 0.672 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_V_Cont[3]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.185      ; 0.971      ;
; 0.672 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_V_Cont[2]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.185      ; 0.971      ;
; 0.672 ; Reset_Delay:u2|oRST_2                                         ; VGA_Controller:u1|Sample_V_Cont[1]                                                                                                                                                    ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.185      ; 0.971      ;
; 1.226 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.364      ; 1.704      ;
; 1.226 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.364      ; 1.704      ;
; 1.226 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.364      ; 1.704      ;
; 1.226 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.364      ; 1.704      ;
; 1.226 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.364      ; 1.704      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.237 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.362      ; 1.713      ;
; 1.238 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.351      ; 1.703      ;
; 1.238 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.351      ; 1.703      ;
; 1.238 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.351      ; 1.703      ;
; 1.238 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.351      ; 1.703      ;
; 1.238 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.351      ; 1.703      ;
; 1.238 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.351      ; 1.703      ;
; 1.238 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.351      ; 1.703      ;
; 1.238 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.351      ; 1.703      ;
; 1.240 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                                                ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.358      ; 1.712      ;
; 1.240 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.358      ; 1.712      ;
; 1.240 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.358      ; 1.712      ;
; 1.240 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.358      ; 1.712      ;
; 1.240 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                                                ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.358      ; 1.712      ;
; 1.240 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                                                ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.358      ; 1.712      ;
; 1.240 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                                                ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.358      ; 1.712      ;
; 1.250 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.350      ; 1.714      ;
; 1.250 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.350      ; 1.714      ;
; 1.250 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.350      ; 1.714      ;
; 1.250 ; Reset_Delay:u2|oRST_0                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                           ; CLOCK_50     ; CCD_MCLK    ; 0.000        ; 0.350      ; 1.714      ;
; 1.309 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.218      ; 1.611      ;
; 1.309 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.218      ; 1.611      ;
; 1.309 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.218      ; 1.611      ;
; 1.309 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.218      ; 1.611      ;
; 1.309 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.218      ; 1.611      ;
; 1.309 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[7]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.218      ; 1.611      ;
; 1.309 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[8]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.218      ; 1.611      ;
; 1.309 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[5]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.218      ; 1.611      ;
; 1.309 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[6]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.218      ; 1.611      ;
; 1.309 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[9]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.218      ; 1.611      ;
; 1.309 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[11] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.218      ; 1.611      ;
; 1.309 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[12] ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.218      ; 1.611      ;
; 1.312 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[2]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.262      ; 1.658      ;
; 1.312 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[0]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.262      ; 1.658      ;
; 1.312 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[1]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.262      ; 1.658      ;
; 1.312 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[4]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.262      ; 1.658      ;
; 1.312 ; train:training_unit|train_state_machine:train_unit|state.WAIT ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[3]  ; CCD_MCLK     ; CCD_MCLK    ; 0.000        ; 0.262      ; 1.658      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                        ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.805 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.296     ; 1.693      ;
; 2.805 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.296     ; 1.693      ;
; 2.805 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.296     ; 1.693      ;
; 2.807 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.284     ; 1.707      ;
; 2.807 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.284     ; 1.707      ;
; 2.807 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.284     ; 1.707      ;
; 2.808 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.319     ; 1.673      ;
; 2.808 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.319     ; 1.673      ;
; 2.823 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.297     ; 1.710      ;
; 2.823 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.297     ; 1.710      ;
; 2.823 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.297     ; 1.710      ;
; 2.823 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.297     ; 1.710      ;
; 2.823 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.297     ; 1.710      ;
; 2.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.308     ; 1.713      ;
; 2.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.308     ; 1.713      ;
; 2.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.308     ; 1.713      ;
; 2.837 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.308     ; 1.713      ;
; 3.006 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.480     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.007 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.481     ; 1.710      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.710      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.710      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.710      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.484     ; 1.710      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.487     ; 1.707      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.487     ; 1.707      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.517     ; 1.677      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.517     ; 1.677      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.517     ; 1.677      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.517     ; 1.677      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.515     ; 1.679      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.517     ; 1.677      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.515     ; 1.679      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.515     ; 1.679      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.515     ; 1.679      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.517     ; 1.677      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.517     ; 1.677      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.515     ; 1.679      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.515     ; 1.679      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.515     ; 1.679      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.515     ; 1.679      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.517     ; 1.677      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.515     ; 1.679      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.515     ; 1.679      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.515     ; 1.679      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.521     ; 1.673      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.521     ; 1.673      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.513     ; 1.681      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.513     ; 1.681      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.513     ; 1.681      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.513     ; 1.681      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.513     ; 1.681      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.513     ; 1.681      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.513     ; 1.681      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.513     ; 1.681      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.513     ; 1.681      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.513     ; 1.681      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.513     ; 1.681      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.515     ; 1.679      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.517     ; 1.677      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.515     ; 1.679      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.513     ; 1.681      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.513     ; 1.681      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.513     ; 1.681      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.515     ; 1.679      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.519     ; 1.675      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.521     ; 1.673      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.521     ; 1.673      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.519     ; 1.675      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.521     ; 1.673      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.519     ; 1.675      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.521     ; 1.673      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.519     ; 1.675      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.519     ; 1.675      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.521     ; 1.673      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.521     ; 1.673      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.519     ; 1.675      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.519     ; 1.675      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.521     ; 1.673      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.519     ; 1.675      ;
; 3.010 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.521     ; 1.673      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO_1[10]'                                                                                                                                                            ;
+--------+--------------+----------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; GPIO_1[10] ; Rise       ; GPIO_1[10]                                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|Pre_FVAL                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[0]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[10]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[1]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[2]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[3]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[4]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[5]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[6]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[7]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[8]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|X_Cont[9]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|Y_Cont[0]                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|mCCD_FVAL                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|mCCD_LVAL                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; CCD_Capture:u3|mSTART                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_datain_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~porta_we_reg          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_datain_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~porta_we_reg          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_datain_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~porta_we_reg          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[8]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|q_b[9]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_datain_reg0     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~porta_we_reg          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3~portb_address_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Z_Cont[0]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Z_Cont[1]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Z_Cont[2]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Z_Cont[3]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Z_Cont[4]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Z_Cont[5]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Z_Cont[6]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Z_Cont[7]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Z_Cont[8]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|Z_Cont[9]                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; Mirror_Col:u8|mCCD_DVAL                                                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO_1[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]  ;
+--------+--------------+----------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'KEY[3]'                                                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; KEY[3] ; Rise       ; KEY[3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[3] ; Fall       ; VGA_Controller:u1|state[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; KEY[3] ; Fall       ; VGA_Controller:u1|state[1] ;
; -0.560 ; -0.344       ; 0.216          ; High Pulse Width ; KEY[3] ; Fall       ; VGA_Controller:u1|state[0] ;
; -0.560 ; -0.344       ; 0.216          ; High Pulse Width ; KEY[3] ; Fall       ; VGA_Controller:u1|state[1] ;
; -0.339 ; -0.339       ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; u1|state[0]|clk            ;
; -0.339 ; -0.339       ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; u1|state[1]|clk            ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; KEY[3]~input|o             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; KEY[3]~input|i             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[3] ; Rise       ; KEY[3]~input|i             ;
; 1.052  ; 1.052        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; KEY[3]~input|o             ;
; 1.152  ; 1.336        ; 0.184          ; Low Pulse Width  ; KEY[3] ; Fall       ; VGA_Controller:u1|state[0] ;
; 1.152  ; 1.336        ; 0.184          ; Low Pulse Width  ; KEY[3] ; Fall       ; VGA_Controller:u1|state[1] ;
; 1.330  ; 1.330        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; u1|state[0]|clk            ;
; 1.330  ; 1.330        ; 0.000          ; High Pulse Width ; KEY[3] ; Rise       ; u1|state[1]|clk            ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CCD_MCLK'                                                                                                                                                                                      ;
+--------+--------------+----------------+------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
+--------+--------------+----------------+------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                 ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+---------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]        ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]         ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]         ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]         ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1          ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2          ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3          ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END           ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK          ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                    ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                         ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                  ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                  ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                  ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO           ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]         ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]        ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]        ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]        ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]         ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]         ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]         ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]         ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]         ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]         ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5] ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                    ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                    ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                    ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                    ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                    ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                    ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                   ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                   ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                   ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                   ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                    ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[2]                    ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                    ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                    ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                    ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                    ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                    ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                    ;
; 0.265  ; 0.449        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                    ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_we_reg          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_we_reg          ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ;
; 4.757 ; 4.987        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 4.777 ; 5.007        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ;
; 4.777 ; 5.007        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; 4.777 ; 5.007        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; 4.777 ; 5.007        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; 4.777 ; 5.007        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; 4.777 ; 5.007        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; 4.777 ; 5.007        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ;
; 4.777 ; 5.007        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ;
; 4.777 ; 5.007        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; 4.777 ; 5.007        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; 4.777 ; 5.007        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; 4.777 ; 5.007        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; 4.777 ; 5.007        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; 4.777 ; 5.007        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; 4.777 ; 5.007        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ;
; 4.777 ; 5.007        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                            ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[0]                              ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[10]                             ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[1]                              ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[2]                              ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[3]                              ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[4]                              ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[5]                              ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[6]                              ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[7]                              ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[8]                              ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[9]                              ;
; 9.263  ; 9.447        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_1                               ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK                                            ;
; 9.266  ; 9.450        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                     ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                   ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[15]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[16]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[17]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[18]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[19]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[20]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[21]                             ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_0                               ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2                               ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|observablevcoout ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[0]|clk                                      ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[10]|clk                                     ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[1]|clk                                      ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[2]|clk                                      ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[3]|clk                                      ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[4]|clk                                      ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[5]|clk                                      ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[6]|clk                                      ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[7]|clk                                      ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[8]|clk                                      ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[9]|clk                                      ;
; 9.443  ; 9.443        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_1|clk                                       ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CCD_MCLK|clk                                        ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[0]|clk                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[10]|clk                             ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[11]|clk                             ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[12]|clk                             ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[13]|clk                             ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[14]|clk                             ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[15]|clk                             ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[1]|clk                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[2]|clk                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[3]|clk                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[4]|clk                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[5]|clk                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[6]|clk                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[7]|clk                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[8]|clk                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CLK_DIV[9]|clk                              ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u7|mI2C_CTRL_CLK|clk                                ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[11]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[12]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[13]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[14]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[15]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[16]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[17]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[18]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[19]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[20]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[21]|clk                                     ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_0|clk                                       ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                    ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|oRST_2|clk                                       ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u6|sdram_pll1|altpll_component|pll|inclk[0]         ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                      ;
; 9.461  ; 9.461        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                    ;
; 10.330 ; 10.546       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2                               ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]                             ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]                             ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; SW[*]        ; CCD_MCLK                        ; 4.369  ; 5.281  ; Rise       ; CCD_MCLK                                  ;
;  SW[13]      ; CCD_MCLK                        ; 3.973  ; 4.883  ; Rise       ; CCD_MCLK                                  ;
;  SW[14]      ; CCD_MCLK                        ; 4.159  ; 4.937  ; Rise       ; CCD_MCLK                                  ;
;  SW[15]      ; CCD_MCLK                        ; 4.369  ; 5.281  ; Rise       ; CCD_MCLK                                  ;
;  SW[16]      ; CCD_MCLK                        ; 4.171  ; 4.715  ; Rise       ; CCD_MCLK                                  ;
;  SW[17]      ; CCD_MCLK                        ; 2.186  ; 3.175  ; Rise       ; CCD_MCLK                                  ;
; GPIO_1[*]    ; GPIO_1[10]                      ; -1.830 ; -1.281 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[0]   ; GPIO_1[10]                      ; -1.864 ; -1.315 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[1]   ; GPIO_1[10]                      ; -1.864 ; -1.315 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[2]   ; GPIO_1[10]                      ; -1.865 ; -1.316 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[3]   ; GPIO_1[10]                      ; -1.847 ; -1.298 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[4]   ; GPIO_1[10]                      ; -1.850 ; -1.301 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[5]   ; GPIO_1[10]                      ; -1.837 ; -1.288 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[6]   ; GPIO_1[10]                      ; -1.840 ; -1.291 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[7]   ; GPIO_1[10]                      ; -1.830 ; -1.281 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[8]   ; GPIO_1[10]                      ; -1.864 ; -1.315 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[9]   ; GPIO_1[10]                      ; -1.844 ; -1.295 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[12]  ; GPIO_1[10]                      ; -1.836 ; -1.287 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[13]  ; GPIO_1[10]                      ; -1.834 ; -1.285 ; Rise       ; GPIO_1[10]                                ;
; KEY[*]       ; GPIO_1[10]                      ; 1.320  ; 2.317  ; Rise       ; GPIO_1[10]                                ;
;  KEY[2]      ; GPIO_1[10]                      ; 1.320  ; 2.317  ; Rise       ; GPIO_1[10]                                ;
;  KEY[3]      ; GPIO_1[10]                      ; 0.226  ; 0.814  ; Rise       ; GPIO_1[10]                                ;
; GPIO_1[*]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.714  ; 2.646  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[15]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.714  ; 2.646  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.915  ; 2.800  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.915  ; 2.800  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.881  ; 2.850  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.471  ; 2.341  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.881  ; 2.850  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.416  ; 2.295  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.836  ; 2.742  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.699  ; 2.609  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.334  ; 2.215  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.416  ; 2.307  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.246  ; 2.111  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.422  ; 2.322  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.379  ; 2.260  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.401  ; 2.315  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.240  ; 2.119  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.520  ; 2.432  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 3.949  ; 4.884  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; 3.590  ; 4.507  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; 3.949  ; 4.884  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; 2.607  ; 3.384  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; 3.627  ; 4.535  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 3.663  ; 4.549  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 3.549  ; 4.440  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 3.906  ; 4.838  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 2.799  ; 3.581  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; 3.662  ; 4.582  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 2.669  ; 3.475  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 3.877  ; 4.810  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 3.800  ; 4.732  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 2.797  ; 3.596  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; SW[*]        ; CCD_MCLK                        ; -1.390 ; -2.408 ; Rise       ; CCD_MCLK                                  ;
;  SW[13]      ; CCD_MCLK                        ; -1.720 ; -2.553 ; Rise       ; CCD_MCLK                                  ;
;  SW[14]      ; CCD_MCLK                        ; -1.838 ; -2.639 ; Rise       ; CCD_MCLK                                  ;
;  SW[15]      ; CCD_MCLK                        ; -2.094 ; -2.946 ; Rise       ; CCD_MCLK                                  ;
;  SW[16]      ; CCD_MCLK                        ; -1.901 ; -2.707 ; Rise       ; CCD_MCLK                                  ;
;  SW[17]      ; CCD_MCLK                        ; -1.390 ; -2.408 ; Rise       ; CCD_MCLK                                  ;
; GPIO_1[*]    ; GPIO_1[10]                      ; 2.027  ; 1.478  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[0]   ; GPIO_1[10]                      ; 2.026  ; 1.477  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[1]   ; GPIO_1[10]                      ; 2.026  ; 1.477  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[2]   ; GPIO_1[10]                      ; 2.027  ; 1.478  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[3]   ; GPIO_1[10]                      ; 2.009  ; 1.460  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[4]   ; GPIO_1[10]                      ; 2.012  ; 1.463  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[5]   ; GPIO_1[10]                      ; 1.999  ; 1.450  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[6]   ; GPIO_1[10]                      ; 2.002  ; 1.453  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[7]   ; GPIO_1[10]                      ; 1.992  ; 1.443  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[8]   ; GPIO_1[10]                      ; 2.026  ; 1.477  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[9]   ; GPIO_1[10]                      ; 2.006  ; 1.457  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[12]  ; GPIO_1[10]                      ; 1.998  ; 1.449  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[13]  ; GPIO_1[10]                      ; 1.996  ; 1.447  ; Rise       ; GPIO_1[10]                                ;
; KEY[*]       ; GPIO_1[10]                      ; 0.111  ; -0.501 ; Rise       ; GPIO_1[10]                                ;
;  KEY[2]      ; GPIO_1[10]                      ; -0.928 ; -1.874 ; Rise       ; GPIO_1[10]                                ;
;  KEY[3]      ; GPIO_1[10]                      ; 0.111  ; -0.501 ; Rise       ; GPIO_1[10]                                ;
; GPIO_1[*]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.318 ; -2.223 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[15]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.318 ; -2.223 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.360 ; -2.202 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.360 ; -2.202 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.955 ; -1.817 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.199 ; -2.052 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.593 ; -2.540 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.146 ; -2.006 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.550 ; -2.437 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.419 ; -2.309 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.068 ; -1.929 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.146 ; -2.019 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.982 ; -1.830 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.130 ; -2.013 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.104 ; -1.947 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.109 ; -2.005 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.955 ; -1.817 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.238 ; -2.118 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -2.180 ; -2.949 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; -3.119 ; -4.016 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; -3.469 ; -4.390 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; -2.180 ; -2.949 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; -3.155 ; -4.044 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -3.195 ; -4.069 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -3.084 ; -3.963 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -3.427 ; -4.345 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -2.360 ; -3.128 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; -3.189 ; -4.089 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -2.234 ; -3.025 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -3.400 ; -4.319 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -3.322 ; -4.234 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -2.359 ; -3.142 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO_1[*]      ; CCD_MCLK                        ; 3.835  ;        ; Rise       ; CCD_MCLK                                  ;
;  GPIO_1[11]    ; CCD_MCLK                        ; 3.835  ;        ; Rise       ; CCD_MCLK                                  ;
; HEX0[*]        ; CCD_MCLK                        ; 8.044  ; 8.154  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[0]       ; CCD_MCLK                        ; 6.885  ; 7.247  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[1]       ; CCD_MCLK                        ; 8.044  ; 8.154  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[2]       ; CCD_MCLK                        ; 6.514  ; 6.834  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[3]       ; CCD_MCLK                        ; 5.647  ; 5.813  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[4]       ; CCD_MCLK                        ; 5.203  ; 5.340  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[5]       ; CCD_MCLK                        ; 7.672  ; 7.683  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[6]       ; CCD_MCLK                        ; 6.377  ; 6.122  ; Rise       ; CCD_MCLK                                  ;
; SRAM_DQ[*]     ; CCD_MCLK                        ; 4.034  ; 4.063  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[0]    ; CCD_MCLK                        ; 3.853  ; 3.848  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[1]    ; CCD_MCLK                        ; 3.920  ; 3.920  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[2]    ; CCD_MCLK                        ; 3.737  ; 3.721  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[3]    ; CCD_MCLK                        ; 3.736  ; 3.720  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[4]    ; CCD_MCLK                        ; 3.826  ; 3.819  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[5]    ; CCD_MCLK                        ; 3.723  ; 3.707  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[6]    ; CCD_MCLK                        ; 3.721  ; 3.705  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[7]    ; CCD_MCLK                        ; 4.034  ; 4.063  ; Rise       ; CCD_MCLK                                  ;
; SRAM_WE_N      ; CCD_MCLK                        ; 5.375  ; 5.373  ; Rise       ; CCD_MCLK                                  ;
; VGA_B[*]       ; CCD_MCLK                        ; 5.014  ; 5.118  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[0]      ; CCD_MCLK                        ; 4.614  ; 4.666  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[1]      ; CCD_MCLK                        ; 4.228  ; 4.264  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[2]      ; CCD_MCLK                        ; 3.995  ; 3.991  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[3]      ; CCD_MCLK                        ; 4.049  ; 4.091  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[4]      ; CCD_MCLK                        ; 4.665  ; 4.742  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[5]      ; CCD_MCLK                        ; 4.456  ; 4.516  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[6]      ; CCD_MCLK                        ; 3.962  ; 3.956  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[7]      ; CCD_MCLK                        ; 5.014  ; 5.118  ; Rise       ; CCD_MCLK                                  ;
; VGA_BLANK      ; CCD_MCLK                        ; 5.820  ; 6.070  ; Rise       ; CCD_MCLK                                  ;
; VGA_CLK        ; CCD_MCLK                        ;        ; 2.209  ; Rise       ; CCD_MCLK                                  ;
; VGA_G[*]       ; CCD_MCLK                        ; 4.123  ; 4.140  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[0]      ; CCD_MCLK                        ; 4.090  ; 4.099  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[1]      ; CCD_MCLK                        ; 4.053  ; 4.055  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[2]      ; CCD_MCLK                        ; 4.123  ; 4.140  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[3]      ; CCD_MCLK                        ; 3.869  ; 3.873  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[4]      ; CCD_MCLK                        ; 3.969  ; 3.959  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[5]      ; CCD_MCLK                        ; 3.972  ; 3.963  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[6]      ; CCD_MCLK                        ; 3.833  ; 3.817  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[7]      ; CCD_MCLK                        ; 4.094  ; 4.093  ; Rise       ; CCD_MCLK                                  ;
; VGA_HS         ; CCD_MCLK                        ; 4.489  ; 4.590  ; Rise       ; CCD_MCLK                                  ;
; VGA_R[*]       ; CCD_MCLK                        ; 4.390  ; 4.438  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[0]      ; CCD_MCLK                        ; 4.390  ; 4.423  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[1]      ; CCD_MCLK                        ; 4.175  ; 4.187  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[2]      ; CCD_MCLK                        ; 4.349  ; 4.405  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[3]      ; CCD_MCLK                        ; 4.108  ; 4.133  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[4]      ; CCD_MCLK                        ; 3.946  ; 3.938  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[5]      ; CCD_MCLK                        ; 4.387  ; 4.438  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[6]      ; CCD_MCLK                        ; 4.097  ; 4.110  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[7]      ; CCD_MCLK                        ; 3.937  ; 3.928  ; Rise       ; CCD_MCLK                                  ;
; VGA_VS         ; CCD_MCLK                        ; 5.955  ; 6.241  ; Rise       ; CCD_MCLK                                  ;
; GPIO_1[*]      ; CCD_MCLK                        ;        ; 4.102  ; Fall       ; CCD_MCLK                                  ;
;  GPIO_1[11]    ; CCD_MCLK                        ;        ; 4.102  ; Fall       ; CCD_MCLK                                  ;
; VGA_CLK        ; CCD_MCLK                        ; 2.231  ;        ; Fall       ; CCD_MCLK                                  ;
; GPIO_1[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 6.498  ; 6.872  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[14]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 6.498  ; 6.872  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.058  ; 4.886  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO_1[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.202  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[14]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.202  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 3.320  ; 3.454  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 3.126  ; 3.247  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.297  ; 2.316  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.373  ; 2.431  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 3.320  ; 3.454  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 2.312  ; 2.337  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 2.113  ; 2.112  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 2.063  ; 2.083  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 1.887  ; 1.882  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 2.126  ; 2.125  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 2.146  ; 2.151  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.904  ; 3.028  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 2.057  ; 2.035  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50                        ; 2.198  ; 2.238  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50                        ; 2.964  ; 3.057  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 2.119  ; 2.115  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.764  ; 2.850  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 6.738  ; 7.032  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 5.345  ; 5.529  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 6.076  ; 6.297  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 6.492  ; 6.809  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 6.738  ; 7.032  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 6.708  ; 6.948  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 6.298  ; 6.598  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 5.518  ; 5.762  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 6.098  ; 6.371  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 6.012  ; 6.301  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 6.068  ; 6.360  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 6.550  ; 6.906  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 5.769  ; 6.000  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 6.062  ; 6.304  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 5.918  ; 6.200  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 5.492  ; 5.763  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 5.623  ; 5.878  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50                        ; 2.912  ; 3.012  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.676  ; 2.734  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50                        ; 2.679  ; 2.739  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 2.309  ; 2.331  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.647 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.700 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO_1[*]      ; CCD_MCLK                        ; 3.703  ;        ; Rise       ; CCD_MCLK                                  ;
;  GPIO_1[11]    ; CCD_MCLK                        ; 3.703  ;        ; Rise       ; CCD_MCLK                                  ;
; HEX0[*]        ; CCD_MCLK                        ; 4.709  ; 4.779  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[0]       ; CCD_MCLK                        ; 6.279  ; 6.611  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[1]       ; CCD_MCLK                        ; 7.517  ; 7.527  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[2]       ; CCD_MCLK                        ; 5.916  ; 6.208  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[3]       ; CCD_MCLK                        ; 5.086  ; 5.230  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[4]       ; CCD_MCLK                        ; 4.709  ; 4.779  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[5]       ; CCD_MCLK                        ; 7.093  ; 7.080  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[6]       ; CCD_MCLK                        ; 5.773  ; 5.544  ; Rise       ; CCD_MCLK                                  ;
; SRAM_DQ[*]     ; CCD_MCLK                        ; 3.589  ; 3.571  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[0]    ; CCD_MCLK                        ; 3.716  ; 3.709  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[1]    ; CCD_MCLK                        ; 3.779  ; 3.778  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[2]    ; CCD_MCLK                        ; 3.605  ; 3.588  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[3]    ; CCD_MCLK                        ; 3.603  ; 3.586  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[4]    ; CCD_MCLK                        ; 3.690  ; 3.681  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[5]    ; CCD_MCLK                        ; 3.591  ; 3.573  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[6]    ; CCD_MCLK                        ; 3.589  ; 3.571  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[7]    ; CCD_MCLK                        ; 3.889  ; 3.915  ; Rise       ; CCD_MCLK                                  ;
; SRAM_WE_N      ; CCD_MCLK                        ; 4.872  ; 5.025  ; Rise       ; CCD_MCLK                                  ;
; VGA_B[*]       ; CCD_MCLK                        ; 3.818  ; 3.810  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[0]      ; CCD_MCLK                        ; 4.446  ; 4.494  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[1]      ; CCD_MCLK                        ; 4.075  ; 4.107  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[2]      ; CCD_MCLK                        ; 3.850  ; 3.845  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[3]      ; CCD_MCLK                        ; 3.903  ; 3.942  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[4]      ; CCD_MCLK                        ; 4.495  ; 4.566  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[5]      ; CCD_MCLK                        ; 4.293  ; 4.348  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[6]      ; CCD_MCLK                        ; 3.818  ; 3.810  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[7]      ; CCD_MCLK                        ; 4.829  ; 4.927  ; Rise       ; CCD_MCLK                                  ;
; VGA_BLANK      ; CCD_MCLK                        ; 4.690  ; 4.818  ; Rise       ; CCD_MCLK                                  ;
; VGA_CLK        ; CCD_MCLK                        ;        ; 2.142  ; Rise       ; CCD_MCLK                                  ;
; VGA_G[*]       ; CCD_MCLK                        ; 3.694  ; 3.676  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[0]      ; CCD_MCLK                        ; 3.941  ; 3.948  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[1]      ; CCD_MCLK                        ; 3.905  ; 3.905  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[2]      ; CCD_MCLK                        ; 3.973  ; 3.987  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[3]      ; CCD_MCLK                        ; 3.728  ; 3.730  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[4]      ; CCD_MCLK                        ; 3.826  ; 3.814  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[5]      ; CCD_MCLK                        ; 3.829  ; 3.818  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[6]      ; CCD_MCLK                        ; 3.694  ; 3.676  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[7]      ; CCD_MCLK                        ; 3.946  ; 3.943  ; Rise       ; CCD_MCLK                                  ;
; VGA_HS         ; CCD_MCLK                        ; 4.323  ; 4.418  ; Rise       ; CCD_MCLK                                  ;
; VGA_R[*]       ; CCD_MCLK                        ; 3.793  ; 3.782  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[0]      ; CCD_MCLK                        ; 4.228  ; 4.258  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[1]      ; CCD_MCLK                        ; 4.022  ; 4.032  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[2]      ; CCD_MCLK                        ; 4.190  ; 4.242  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[3]      ; CCD_MCLK                        ; 3.958  ; 3.980  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[4]      ; CCD_MCLK                        ; 3.802  ; 3.793  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[5]      ; CCD_MCLK                        ; 4.226  ; 4.272  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[6]      ; CCD_MCLK                        ; 3.948  ; 3.957  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[7]      ; CCD_MCLK                        ; 3.793  ; 3.782  ; Rise       ; CCD_MCLK                                  ;
; VGA_VS         ; CCD_MCLK                        ; 5.733  ; 6.005  ; Rise       ; CCD_MCLK                                  ;
; GPIO_1[*]      ; CCD_MCLK                        ;        ; 3.957  ; Fall       ; CCD_MCLK                                  ;
;  GPIO_1[11]    ; CCD_MCLK                        ;        ; 3.957  ; Fall       ; CCD_MCLK                                  ;
; VGA_CLK        ; CCD_MCLK                        ; 2.161  ;        ; Fall       ; CCD_MCLK                                  ;
; GPIO_1[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.868  ; 4.249  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[14]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.719  ; 4.249  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.868  ; 4.705  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO_1[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.056  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[14]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.056  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.580  ; 1.573  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.771  ; 2.885  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 1.976  ; 1.991  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.045  ; 2.099  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.960  ; 3.085  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 1.991  ; 2.012  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 1.799  ; 1.795  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 1.748  ; 1.765  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 1.580  ; 1.573  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 1.812  ; 1.808  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 1.831  ; 1.833  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.555  ; 2.671  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.746  ; 1.722  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50                        ; 1.877  ; 1.914  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50                        ; 2.614  ; 2.702  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 1.804  ; 1.798  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.423  ; 2.503  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 3.686  ; 3.918  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 3.686  ; 3.918  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 4.425  ; 4.704  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 4.826  ; 5.161  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 5.069  ; 5.411  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 4.889  ; 5.229  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 5.047  ; 5.375  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 4.180  ; 4.472  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 4.691  ; 5.027  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 4.618  ; 4.925  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 4.686  ; 4.998  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 4.730  ; 5.093  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 4.369  ; 4.630  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 4.264  ; 4.543  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 4.541  ; 4.841  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 4.120  ; 4.409  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 4.263  ; 4.541  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50                        ; 2.568  ; 2.660  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.339  ; 2.392  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50                        ; 2.341  ; 2.396  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 1.988  ; 2.006  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.887 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.941 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 6.101 ;    ;    ; 7.131 ;
; SW[1]      ; LEDR[1]     ; 4.758 ;    ;    ; 5.621 ;
; SW[2]      ; LEDR[2]     ; 5.400 ;    ;    ; 6.348 ;
; SW[3]      ; LEDR[3]     ; 5.558 ;    ;    ; 6.498 ;
; SW[4]      ; LEDR[4]     ; 4.583 ;    ;    ; 5.433 ;
; SW[5]      ; LEDR[5]     ; 5.427 ;    ;    ; 6.379 ;
; SW[6]      ; LEDR[6]     ; 4.963 ;    ;    ; 5.873 ;
; SW[7]      ; LEDR[7]     ; 4.812 ;    ;    ; 5.714 ;
; SW[8]      ; LEDR[8]     ; 5.502 ;    ;    ; 6.487 ;
; SW[9]      ; LEDR[9]     ; 6.778 ;    ;    ; 7.491 ;
; SW[10]     ; LEDR[10]    ; 5.160 ;    ;    ; 6.130 ;
; SW[11]     ; LEDR[11]    ; 6.024 ;    ;    ; 7.072 ;
; SW[12]     ; LEDR[12]    ; 5.306 ;    ;    ; 6.295 ;
; SW[13]     ; LEDR[13]    ; 6.081 ;    ;    ; 7.134 ;
; SW[14]     ; LEDR[14]    ; 4.911 ;    ;    ; 5.848 ;
; SW[15]     ; LEDR[15]    ; 6.469 ;    ;    ; 7.156 ;
; SW[16]     ; LEDR[16]    ; 5.662 ;    ;    ; 6.650 ;
; SW[17]     ; LEDR[17]    ; 5.420 ;    ;    ; 6.429 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.884 ;    ;    ; 6.894 ;
; SW[1]      ; LEDR[1]     ; 4.593 ;    ;    ; 5.443 ;
; SW[2]      ; LEDR[2]     ; 5.209 ;    ;    ; 6.140 ;
; SW[3]      ; LEDR[3]     ; 5.360 ;    ;    ; 6.285 ;
; SW[4]      ; LEDR[4]     ; 4.425 ;    ;    ; 5.262 ;
; SW[5]      ; LEDR[5]     ; 5.235 ;    ;    ; 6.170 ;
; SW[6]      ; LEDR[6]     ; 4.790 ;    ;    ; 5.686 ;
; SW[7]      ; LEDR[7]     ; 4.644 ;    ;    ; 5.532 ;
; SW[8]      ; LEDR[8]     ; 5.305 ;    ;    ; 6.272 ;
; SW[9]      ; LEDR[9]     ; 6.592 ;    ;    ; 7.289 ;
; SW[10]     ; LEDR[10]    ; 4.978 ;    ;    ; 5.930 ;
; SW[11]     ; LEDR[11]    ; 5.806 ;    ;    ; 6.834 ;
; SW[12]     ; LEDR[12]    ; 5.118 ;    ;    ; 6.089 ;
; SW[13]     ; LEDR[13]    ; 5.862 ;    ;    ; 6.894 ;
; SW[14]     ; LEDR[14]    ; 4.738 ;    ;    ; 5.659 ;
; SW[15]     ; LEDR[15]    ; 6.294 ;    ;    ; 6.966 ;
; SW[16]     ; LEDR[16]    ; 5.458 ;    ;    ; 6.428 ;
; SW[17]     ; LEDR[17]    ; 5.226 ;    ;    ; 6.216 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.007 ; 1.914 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.007 ; 1.914 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.595 ; 2.502 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.464 ; 2.371 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.587 ; 2.494 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.464 ; 2.371 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.577 ; 2.484 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.577 ; 2.484 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.568 ; 2.475 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.566 ; 2.473 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.566 ; 2.473 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.578 ; 2.485 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.540 ; 2.447 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.578 ; 2.485 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.586 ; 2.493 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.365 ; 2.300 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.566 ; 2.473 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.704 ; 1.611 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.704 ; 1.611 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.269 ; 2.176 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.143 ; 2.050 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.261 ; 2.168 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.143 ; 2.050 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.251 ; 2.158 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.251 ; 2.158 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.243 ; 2.150 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.240 ; 2.147 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.240 ; 2.147 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.253 ; 2.160 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.216 ; 2.123 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.253 ; 2.160 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.260 ; 2.167 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.045 ; 1.980 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.240 ; 2.147 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.957     ; 2.050     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.957     ; 2.050     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.638     ; 2.731     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.483     ; 2.576     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.631     ; 2.724     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.483     ; 2.576     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.623     ; 2.716     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.623     ; 2.716     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.606     ; 2.699     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.607     ; 2.700     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.607     ; 2.700     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.621     ; 2.714     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.573     ; 2.666     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.621     ; 2.714     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.632     ; 2.725     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.411     ; 2.476     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.607     ; 2.700     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.652     ; 1.745     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.652     ; 1.745     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.306     ; 2.399     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.157     ; 2.250     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.300     ; 2.393     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.157     ; 2.250     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.292     ; 2.385     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.292     ; 2.385     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.276     ; 2.369     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.276     ; 2.369     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.276     ; 2.369     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.290     ; 2.383     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.244     ; 2.337     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.290     ; 2.383     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.301     ; 2.394     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.086     ; 2.151     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.276     ; 2.369     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+--------------------------------------------+-------------+--------+-----------+---------+---------------------+
; Clock                                      ; Setup       ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+-------------+--------+-----------+---------+---------------------+
; Worst-case Slack                           ; -26.347     ; -0.141 ; -2.761    ; 0.145   ; -3.210              ;
;  CCD_MCLK                                  ; -26.347     ; 0.172  ; -2.761    ; 0.347   ; -3.000              ;
;  CLOCK_50                                  ; -0.600      ; 0.041  ; N/A       ; N/A     ; 9.263               ;
;  GPIO_1[10]                                ; -3.035      ; -0.141 ; -0.983    ; 0.145   ; -3.210              ;
;  I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -2.457      ; 0.181  ; N/A       ; N/A     ; -1.285              ;
;  KEY[3]                                    ; -1.813      ; 0.199  ; N/A       ; N/A     ; -3.000              ;
;  u6|sdram_pll1|altpll_component|pll|clk[0] ; 1.788       ; 0.141  ; 2.916     ; 2.805   ; 4.686               ;
; Design-wide TNS                            ; -907730.512 ; -0.141 ; -2845.942 ; 0.0     ; -83261.107          ;
;  CCD_MCLK                                  ; -907169.553 ; 0.000  ; -2732.251 ; 0.000   ; -82672.221          ;
;  CLOCK_50                                  ; -0.842      ; 0.000  ; N/A       ; N/A     ; 0.000               ;
;  GPIO_1[10]                                ; -468.900    ; -0.141 ; -113.691  ; 0.000   ; -518.916            ;
;  I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -87.594     ; 0.000  ; N/A       ; N/A     ; -64.250             ;
;  KEY[3]                                    ; -3.623      ; 0.000  ; N/A       ; N/A     ; -6.850              ;
;  u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000       ; 0.000  ; 0.000     ; 0.000   ; 0.000               ;
+--------------------------------------------+-------------+--------+-----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; SW[*]        ; CCD_MCLK                        ; 8.667  ; 9.128  ; Rise       ; CCD_MCLK                                  ;
;  SW[13]      ; CCD_MCLK                        ; 7.832  ; 8.415  ; Rise       ; CCD_MCLK                                  ;
;  SW[14]      ; CCD_MCLK                        ; 8.188  ; 8.555  ; Rise       ; CCD_MCLK                                  ;
;  SW[15]      ; CCD_MCLK                        ; 8.667  ; 9.128  ; Rise       ; CCD_MCLK                                  ;
;  SW[16]      ; CCD_MCLK                        ; 8.263  ; 8.639  ; Rise       ; CCD_MCLK                                  ;
;  SW[17]      ; CCD_MCLK                        ; 4.478  ; 5.176  ; Rise       ; CCD_MCLK                                  ;
; GPIO_1[*]    ; GPIO_1[10]                      ; -1.830 ; -1.281 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[0]   ; GPIO_1[10]                      ; -1.864 ; -1.315 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[1]   ; GPIO_1[10]                      ; -1.864 ; -1.315 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[2]   ; GPIO_1[10]                      ; -1.865 ; -1.316 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[3]   ; GPIO_1[10]                      ; -1.847 ; -1.298 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[4]   ; GPIO_1[10]                      ; -1.850 ; -1.301 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[5]   ; GPIO_1[10]                      ; -1.837 ; -1.288 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[6]   ; GPIO_1[10]                      ; -1.840 ; -1.291 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[7]   ; GPIO_1[10]                      ; -1.830 ; -1.281 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[8]   ; GPIO_1[10]                      ; -1.864 ; -1.315 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[9]   ; GPIO_1[10]                      ; -1.844 ; -1.295 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[12]  ; GPIO_1[10]                      ; -1.836 ; -1.287 ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[13]  ; GPIO_1[10]                      ; -1.834 ; -1.285 ; Rise       ; GPIO_1[10]                                ;
; KEY[*]       ; GPIO_1[10]                      ; 2.818  ; 3.334  ; Rise       ; GPIO_1[10]                                ;
;  KEY[2]      ; GPIO_1[10]                      ; 2.818  ; 3.334  ; Rise       ; GPIO_1[10]                                ;
;  KEY[3]      ; GPIO_1[10]                      ; 0.597  ; 0.814  ; Rise       ; GPIO_1[10]                                ;
; GPIO_1[*]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.671  ; 4.180  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[15]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.671  ; 4.180  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.249  ; 4.665  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.249  ; 4.665  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.028  ; 4.596  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.314  ; 3.693  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.028  ; 4.596  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.133  ; 3.594  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.019  ; 4.391  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.793  ; 4.254  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.929  ; 3.466  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.139  ; 3.589  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.792  ; 3.265  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.126  ; 3.621  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.071  ; 3.548  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.025  ; 3.573  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.826  ; 3.297  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.382  ; 3.868  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 7.631  ; 8.003  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; 6.855  ; 7.247  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; 7.631  ; 8.003  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; 4.955  ; 5.376  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; 6.992  ; 7.352  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 7.076  ; 7.439  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 6.849  ; 7.235  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 7.566  ; 7.940  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 5.364  ; 5.744  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; 7.003  ; 7.392  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 5.145  ; 5.551  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 7.502  ; 7.882  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 7.308  ; 7.672  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 5.378  ; 5.769  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; SW[*]        ; CCD_MCLK                        ; -1.390 ; -2.408 ; Rise       ; CCD_MCLK                                  ;
;  SW[13]      ; CCD_MCLK                        ; -1.720 ; -2.553 ; Rise       ; CCD_MCLK                                  ;
;  SW[14]      ; CCD_MCLK                        ; -1.838 ; -2.639 ; Rise       ; CCD_MCLK                                  ;
;  SW[15]      ; CCD_MCLK                        ; -2.094 ; -2.946 ; Rise       ; CCD_MCLK                                  ;
;  SW[16]      ; CCD_MCLK                        ; -1.901 ; -2.707 ; Rise       ; CCD_MCLK                                  ;
;  SW[17]      ; CCD_MCLK                        ; -1.390 ; -2.408 ; Rise       ; CCD_MCLK                                  ;
; GPIO_1[*]    ; GPIO_1[10]                      ; 3.874  ; 3.696  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[0]   ; GPIO_1[10]                      ; 3.873  ; 3.695  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[1]   ; GPIO_1[10]                      ; 3.873  ; 3.695  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[2]   ; GPIO_1[10]                      ; 3.874  ; 3.696  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[3]   ; GPIO_1[10]                      ; 3.851  ; 3.673  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[4]   ; GPIO_1[10]                      ; 3.855  ; 3.677  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[5]   ; GPIO_1[10]                      ; 3.841  ; 3.663  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[6]   ; GPIO_1[10]                      ; 3.845  ; 3.667  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[7]   ; GPIO_1[10]                      ; 3.836  ; 3.658  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[8]   ; GPIO_1[10]                      ; 3.873  ; 3.695  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[9]   ; GPIO_1[10]                      ; 3.853  ; 3.675  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[12]  ; GPIO_1[10]                      ; 3.839  ; 3.661  ; Rise       ; GPIO_1[10]                                ;
;  GPIO_1[13]  ; GPIO_1[10]                      ; 3.843  ; 3.665  ; Rise       ; GPIO_1[10]                                ;
; KEY[*]       ; GPIO_1[10]                      ; 0.111  ; -0.150 ; Rise       ; GPIO_1[10]                                ;
;  KEY[2]      ; GPIO_1[10]                      ; -0.928 ; -1.874 ; Rise       ; GPIO_1[10]                                ;
;  KEY[3]      ; GPIO_1[10]                      ; 0.111  ; -0.150 ; Rise       ; GPIO_1[10]                                ;
; GPIO_1[*]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.318 ; -2.223 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[15]  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.318 ; -2.223 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.360 ; -2.202 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.360 ; -2.202 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; SW[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.955 ; -1.817 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[0]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.199 ; -2.052 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[1]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.593 ; -2.540 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[2]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.146 ; -2.006 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[3]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.550 ; -2.437 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[4]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.419 ; -2.309 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[5]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.068 ; -1.929 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[6]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.146 ; -2.019 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[7]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.982 ; -1.830 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[8]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.130 ; -2.013 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[9]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.104 ; -1.947 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[10]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.109 ; -2.005 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[11]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.955 ; -1.817 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  SW[12]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.238 ; -2.118 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -2.180 ; -2.949 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; -3.119 ; -4.016 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; -3.469 ; -4.390 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; -2.180 ; -2.949 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; -3.155 ; -4.044 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -3.195 ; -4.069 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -3.084 ; -3.963 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -3.427 ; -4.345 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -2.360 ; -3.128 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; -3.189 ; -4.089 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -2.234 ; -3.025 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -3.400 ; -4.319 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -3.322 ; -4.234 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -2.359 ; -3.142 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO_1[*]      ; CCD_MCLK                        ; 7.202  ;        ; Rise       ; CCD_MCLK                                  ;
;  GPIO_1[11]    ; CCD_MCLK                        ; 7.202  ;        ; Rise       ; CCD_MCLK                                  ;
; HEX0[*]        ; CCD_MCLK                        ; 14.742 ; 14.238 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[0]       ; CCD_MCLK                        ; 13.331 ; 13.133 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[1]       ; CCD_MCLK                        ; 14.742 ; 14.238 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[2]       ; CCD_MCLK                        ; 12.560 ; 12.423 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[3]       ; CCD_MCLK                        ; 10.862 ; 10.676 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[4]       ; CCD_MCLK                        ; 9.977  ; 9.862  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[5]       ; CCD_MCLK                        ; 14.063 ; 13.519 ; Rise       ; CCD_MCLK                                  ;
;  HEX0[6]       ; CCD_MCLK                        ; 11.645 ; 11.772 ; Rise       ; CCD_MCLK                                  ;
; SRAM_DQ[*]     ; CCD_MCLK                        ; 7.535  ; 7.447  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[0]    ; CCD_MCLK                        ; 7.162  ; 7.040  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[1]    ; CCD_MCLK                        ; 7.324  ; 7.190  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[2]    ; CCD_MCLK                        ; 6.912  ; 6.812  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[3]    ; CCD_MCLK                        ; 6.909  ; 6.809  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[4]    ; CCD_MCLK                        ; 7.122  ; 7.004  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[5]    ; CCD_MCLK                        ; 6.893  ; 6.790  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[6]    ; CCD_MCLK                        ; 6.893  ; 6.788  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[7]    ; CCD_MCLK                        ; 7.535  ; 7.447  ; Rise       ; CCD_MCLK                                  ;
; SRAM_WE_N      ; CCD_MCLK                        ; 10.204 ; 10.040 ; Rise       ; CCD_MCLK                                  ;
; VGA_B[*]       ; CCD_MCLK                        ; 9.660  ; 9.428  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[0]      ; CCD_MCLK                        ; 8.825  ; 8.595  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[1]      ; CCD_MCLK                        ; 7.935  ; 7.852  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[2]      ; CCD_MCLK                        ; 7.523  ; 7.398  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[3]      ; CCD_MCLK                        ; 7.559  ; 7.481  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[4]      ; CCD_MCLK                        ; 8.915  ; 8.741  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[5]      ; CCD_MCLK                        ; 8.442  ; 8.320  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[6]      ; CCD_MCLK                        ; 7.482  ; 7.352  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[7]      ; CCD_MCLK                        ; 9.660  ; 9.428  ; Rise       ; CCD_MCLK                                  ;
; VGA_BLANK      ; CCD_MCLK                        ; 11.233 ; 11.038 ; Rise       ; CCD_MCLK                                  ;
; VGA_CLK        ; CCD_MCLK                        ;        ; 4.002  ; Rise       ; CCD_MCLK                                  ;
; VGA_G[*]       ; CCD_MCLK                        ; 7.786  ; 7.667  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[0]      ; CCD_MCLK                        ; 7.723  ; 7.602  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[1]      ; CCD_MCLK                        ; 7.706  ; 7.550  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[2]      ; CCD_MCLK                        ; 7.786  ; 7.667  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[3]      ; CCD_MCLK                        ; 7.310  ; 7.163  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[4]      ; CCD_MCLK                        ; 7.469  ; 7.347  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[5]      ; CCD_MCLK                        ; 7.456  ; 7.337  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[6]      ; CCD_MCLK                        ; 7.211  ; 7.109  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[7]      ; CCD_MCLK                        ; 7.736  ; 7.586  ; Rise       ; CCD_MCLK                                  ;
; VGA_HS         ; CCD_MCLK                        ; 8.515  ; 8.456  ; Rise       ; CCD_MCLK                                  ;
; VGA_R[*]       ; CCD_MCLK                        ; 8.422  ; 8.226  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[0]      ; CCD_MCLK                        ; 8.422  ; 8.207  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[1]      ; CCD_MCLK                        ; 7.936  ; 7.769  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[2]      ; CCD_MCLK                        ; 8.221  ; 8.137  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[3]      ; CCD_MCLK                        ; 7.820  ; 7.624  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[4]      ; CCD_MCLK                        ; 7.466  ; 7.335  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[5]      ; CCD_MCLK                        ; 8.358  ; 8.226  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[6]      ; CCD_MCLK                        ; 7.741  ; 7.623  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[7]      ; CCD_MCLK                        ; 7.435  ; 7.311  ; Rise       ; CCD_MCLK                                  ;
; VGA_VS         ; CCD_MCLK                        ; 11.415 ; 11.291 ; Rise       ; CCD_MCLK                                  ;
; GPIO_1[*]      ; CCD_MCLK                        ;        ; 7.156  ; Fall       ; CCD_MCLK                                  ;
;  GPIO_1[11]    ; CCD_MCLK                        ;        ; 7.156  ; Fall       ; CCD_MCLK                                  ;
; VGA_CLK        ; CCD_MCLK                        ; 3.883  ;        ; Fall       ; CCD_MCLK                                  ;
; GPIO_1[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 12.531 ; 12.507 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[14]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 12.531 ; 12.507 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 9.127  ; 9.153  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO_1[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 7.892  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[14]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 7.892  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 6.361  ; 6.270  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 6.080  ; 5.990  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 4.445  ; 4.381  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 4.610  ; 4.547  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 6.361  ; 6.270  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 4.467  ; 4.402  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 4.085  ; 4.026  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 3.982  ; 3.926  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 3.628  ; 3.574  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 4.095  ; 4.036  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 4.137  ; 4.079  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 5.642  ; 5.569  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 3.989  ; 3.894  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50                        ; 4.268  ; 4.210  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50                        ; 5.801  ; 5.685  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 4.089  ; 4.027  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 5.384  ; 5.319  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 13.088 ; 12.808 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 10.136 ; 10.124 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 11.619 ; 11.446 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 12.659 ; 12.469 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 13.072 ; 12.808 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 13.088 ; 12.787 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 12.265 ; 12.034 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 10.447 ; 10.491 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 11.666 ; 11.634 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 11.651 ; 11.468 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 11.737 ; 11.560 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 12.609 ; 12.551 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 11.069 ; 10.961 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 11.497 ; 11.435 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 11.422 ; 11.284 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 10.496 ; 10.466 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 10.807 ; 10.735 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50                        ; 5.655  ; 5.576  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 5.238  ; 5.126  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50                        ; 5.221  ; 5.105  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 4.454  ; 4.389  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.277 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.352 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; GPIO_1[*]      ; CCD_MCLK                        ; 3.703  ;        ; Rise       ; CCD_MCLK                                  ;
;  GPIO_1[11]    ; CCD_MCLK                        ; 3.703  ;        ; Rise       ; CCD_MCLK                                  ;
; HEX0[*]        ; CCD_MCLK                        ; 4.709  ; 4.779  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[0]       ; CCD_MCLK                        ; 6.279  ; 6.611  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[1]       ; CCD_MCLK                        ; 7.517  ; 7.527  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[2]       ; CCD_MCLK                        ; 5.916  ; 6.208  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[3]       ; CCD_MCLK                        ; 5.086  ; 5.230  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[4]       ; CCD_MCLK                        ; 4.709  ; 4.779  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[5]       ; CCD_MCLK                        ; 7.093  ; 7.080  ; Rise       ; CCD_MCLK                                  ;
;  HEX0[6]       ; CCD_MCLK                        ; 5.773  ; 5.544  ; Rise       ; CCD_MCLK                                  ;
; SRAM_DQ[*]     ; CCD_MCLK                        ; 3.589  ; 3.571  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[0]    ; CCD_MCLK                        ; 3.716  ; 3.709  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[1]    ; CCD_MCLK                        ; 3.779  ; 3.778  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[2]    ; CCD_MCLK                        ; 3.605  ; 3.588  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[3]    ; CCD_MCLK                        ; 3.603  ; 3.586  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[4]    ; CCD_MCLK                        ; 3.690  ; 3.681  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[5]    ; CCD_MCLK                        ; 3.591  ; 3.573  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[6]    ; CCD_MCLK                        ; 3.589  ; 3.571  ; Rise       ; CCD_MCLK                                  ;
;  SRAM_DQ[7]    ; CCD_MCLK                        ; 3.889  ; 3.915  ; Rise       ; CCD_MCLK                                  ;
; SRAM_WE_N      ; CCD_MCLK                        ; 4.872  ; 5.025  ; Rise       ; CCD_MCLK                                  ;
; VGA_B[*]       ; CCD_MCLK                        ; 3.818  ; 3.810  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[0]      ; CCD_MCLK                        ; 4.446  ; 4.494  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[1]      ; CCD_MCLK                        ; 4.075  ; 4.107  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[2]      ; CCD_MCLK                        ; 3.850  ; 3.845  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[3]      ; CCD_MCLK                        ; 3.903  ; 3.942  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[4]      ; CCD_MCLK                        ; 4.495  ; 4.566  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[5]      ; CCD_MCLK                        ; 4.293  ; 4.348  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[6]      ; CCD_MCLK                        ; 3.818  ; 3.810  ; Rise       ; CCD_MCLK                                  ;
;  VGA_B[7]      ; CCD_MCLK                        ; 4.829  ; 4.927  ; Rise       ; CCD_MCLK                                  ;
; VGA_BLANK      ; CCD_MCLK                        ; 4.690  ; 4.818  ; Rise       ; CCD_MCLK                                  ;
; VGA_CLK        ; CCD_MCLK                        ;        ; 2.142  ; Rise       ; CCD_MCLK                                  ;
; VGA_G[*]       ; CCD_MCLK                        ; 3.694  ; 3.676  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[0]      ; CCD_MCLK                        ; 3.941  ; 3.948  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[1]      ; CCD_MCLK                        ; 3.905  ; 3.905  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[2]      ; CCD_MCLK                        ; 3.973  ; 3.987  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[3]      ; CCD_MCLK                        ; 3.728  ; 3.730  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[4]      ; CCD_MCLK                        ; 3.826  ; 3.814  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[5]      ; CCD_MCLK                        ; 3.829  ; 3.818  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[6]      ; CCD_MCLK                        ; 3.694  ; 3.676  ; Rise       ; CCD_MCLK                                  ;
;  VGA_G[7]      ; CCD_MCLK                        ; 3.946  ; 3.943  ; Rise       ; CCD_MCLK                                  ;
; VGA_HS         ; CCD_MCLK                        ; 4.323  ; 4.418  ; Rise       ; CCD_MCLK                                  ;
; VGA_R[*]       ; CCD_MCLK                        ; 3.793  ; 3.782  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[0]      ; CCD_MCLK                        ; 4.228  ; 4.258  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[1]      ; CCD_MCLK                        ; 4.022  ; 4.032  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[2]      ; CCD_MCLK                        ; 4.190  ; 4.242  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[3]      ; CCD_MCLK                        ; 3.958  ; 3.980  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[4]      ; CCD_MCLK                        ; 3.802  ; 3.793  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[5]      ; CCD_MCLK                        ; 4.226  ; 4.272  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[6]      ; CCD_MCLK                        ; 3.948  ; 3.957  ; Rise       ; CCD_MCLK                                  ;
;  VGA_R[7]      ; CCD_MCLK                        ; 3.793  ; 3.782  ; Rise       ; CCD_MCLK                                  ;
; VGA_VS         ; CCD_MCLK                        ; 5.733  ; 6.005  ; Rise       ; CCD_MCLK                                  ;
; GPIO_1[*]      ; CCD_MCLK                        ;        ; 3.957  ; Fall       ; CCD_MCLK                                  ;
;  GPIO_1[11]    ; CCD_MCLK                        ;        ; 3.957  ; Fall       ; CCD_MCLK                                  ;
; VGA_CLK        ; CCD_MCLK                        ; 2.161  ;        ; Fall       ; CCD_MCLK                                  ;
; GPIO_1[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.868  ; 4.249  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[14]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.719  ; 4.249  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.868  ; 4.705  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO_1[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.056  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO_1[14]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.056  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.580  ; 1.573  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.771  ; 2.885  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 1.976  ; 1.991  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.045  ; 2.099  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.960  ; 3.085  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 1.991  ; 2.012  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 1.799  ; 1.795  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 1.748  ; 1.765  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 1.580  ; 1.573  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 1.812  ; 1.808  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 1.831  ; 1.833  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.555  ; 2.671  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.746  ; 1.722  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_0      ; CLOCK_50                        ; 1.877  ; 1.914  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA_1      ; CLOCK_50                        ; 2.614  ; 2.702  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 1.804  ; 1.798  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.423  ; 2.503  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 3.686  ; 3.918  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 3.686  ; 3.918  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 4.425  ; 4.704  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 4.826  ; 5.161  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 5.069  ; 5.411  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 4.889  ; 5.229  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 5.047  ; 5.375  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 4.180  ; 4.472  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 4.691  ; 5.027  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 4.618  ; 4.925  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 4.686  ; 4.998  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 4.730  ; 5.093  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 4.369  ; 4.630  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 4.264  ; 4.543  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 4.541  ; 4.841  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 4.120  ; 4.409  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 4.263  ; 4.541  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_LDQM      ; CLOCK_50                        ; 2.568  ; 2.660  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.339  ; 2.392  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_UDQM      ; CLOCK_50                        ; 2.341  ; 2.396  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 1.988  ; 2.006  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.887 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.941 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 11.702 ;    ;    ; 12.015 ;
; SW[1]      ; LEDR[1]     ; 9.062  ;    ;    ; 9.467  ;
; SW[2]      ; LEDR[2]     ; 10.361 ;    ;    ; 10.682 ;
; SW[3]      ; LEDR[3]     ; 10.678 ;    ;    ; 10.949 ;
; SW[4]      ; LEDR[4]     ; 8.742  ;    ;    ; 9.138  ;
; SW[5]      ; LEDR[5]     ; 10.406 ;    ;    ; 10.736 ;
; SW[6]      ; LEDR[6]     ; 9.389  ;    ;    ; 9.864  ;
; SW[7]      ; LEDR[7]     ; 9.093  ;    ;    ; 9.602  ;
; SW[8]      ; LEDR[8]     ; 10.543 ;    ;    ; 10.987 ;
; SW[9]      ; LEDR[9]     ; 12.080 ;    ;    ; 12.189 ;
; SW[10]     ; LEDR[10]    ; 9.829  ;    ;    ; 10.376 ;
; SW[11]     ; LEDR[11]    ; 11.740 ;    ;    ; 12.049 ;
; SW[12]     ; LEDR[12]    ; 10.117 ;    ;    ; 10.654 ;
; SW[13]     ; LEDR[13]    ; 11.741 ;    ;    ; 12.064 ;
; SW[14]     ; LEDR[14]    ; 9.291  ;    ;    ; 9.870  ;
; SW[15]     ; LEDR[15]    ; 11.505 ;    ;    ; 11.714 ;
; SW[16]     ; LEDR[16]    ; 10.845 ;    ;    ; 11.247 ;
; SW[17]     ; LEDR[17]    ; 10.290 ;    ;    ; 10.864 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.884 ;    ;    ; 6.894 ;
; SW[1]      ; LEDR[1]     ; 4.593 ;    ;    ; 5.443 ;
; SW[2]      ; LEDR[2]     ; 5.209 ;    ;    ; 6.140 ;
; SW[3]      ; LEDR[3]     ; 5.360 ;    ;    ; 6.285 ;
; SW[4]      ; LEDR[4]     ; 4.425 ;    ;    ; 5.262 ;
; SW[5]      ; LEDR[5]     ; 5.235 ;    ;    ; 6.170 ;
; SW[6]      ; LEDR[6]     ; 4.790 ;    ;    ; 5.686 ;
; SW[7]      ; LEDR[7]     ; 4.644 ;    ;    ; 5.532 ;
; SW[8]      ; LEDR[8]     ; 5.305 ;    ;    ; 6.272 ;
; SW[9]      ; LEDR[9]     ; 6.592 ;    ;    ; 7.289 ;
; SW[10]     ; LEDR[10]    ; 4.978 ;    ;    ; 5.930 ;
; SW[11]     ; LEDR[11]    ; 5.806 ;    ;    ; 6.834 ;
; SW[12]     ; LEDR[12]    ; 5.118 ;    ;    ; 6.089 ;
; SW[13]     ; LEDR[13]    ; 5.862 ;    ;    ; 6.894 ;
; SW[14]     ; LEDR[14]    ; 4.738 ;    ;    ; 5.659 ;
; SW[15]     ; LEDR[15]    ; 6.294 ;    ;    ; 6.966 ;
; SW[16]     ; LEDR[16]    ; 5.458 ;    ;    ; 6.428 ;
; SW[17]     ; LEDR[17]    ; 5.226 ;    ;    ; 6.216 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IRDA_TXD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_LDQM     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_0     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_1     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK0_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK1_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_CMD      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_WR_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_RD_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_RST_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[34]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[35]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[20]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[21]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[22]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[23]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[24]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[25]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[26]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[27]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[28]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[29]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[30]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[31]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[32]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[33]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[34]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[35]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DATA[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DATA[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DATA[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DATA[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DATA[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DATA[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DATA[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DATA[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DATA[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DATA[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DATA[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DATA[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DATA[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DATA[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DATA[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DATA[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EXT_CLOCK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT0                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT1                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ0               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ1               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TDI                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TCK                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TCS                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_INT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT3                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[34]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[35]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[16]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[17]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[18]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[19]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[20]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[21]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[22]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[23]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[24]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[25]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[26]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[27]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[28]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[29]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[30]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[31]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[32]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[33]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[34]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[35]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DATA[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DATA[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DATA[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DATA[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DATA[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DATA[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DATA[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DATA[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DATA[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DATA[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DATA[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DATA[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DATA[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DATA[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DATA[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DATA[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[10]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[11]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[12]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[13]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[14]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[15]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX0[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX0[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; LEDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; LEDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; IRDA_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_LDQM     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_UDQM     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA_0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA_1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WR_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK0_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK1_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ENET_CMD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ENET_WR_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ENET_RD_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET_RST_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; TD_RESET      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[20]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[23]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[24]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[25]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[26]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[29]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[30]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[32]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[33]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[34]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_0[35]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[20]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[21]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[22]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[23]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[24]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[25]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[26]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[27]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[28]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[29]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[30]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[31]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[32]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[33]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[34]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[35]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SD_DAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET_DATA[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; ENET_DATA[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET_DATA[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET_DATA[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ENET_DATA[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ENET_DATA[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ENET_DATA[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ENET_DATA[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET_DATA[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ENET_DATA[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ENET_DATA[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET_DATA[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ENET_DATA[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ENET_DATA[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ENET_DATA[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ENET_DATA[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO_1[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX0[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; IRDA_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_LDQM     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_UDQM     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA_0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA_1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WR_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK0_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK1_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; TDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ENET_CMD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ENET_WR_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ENET_RD_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET_RST_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; TD_RESET      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[20]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[23]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[25]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[26]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[27]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[28]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[29]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[30]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[31]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[32]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[33]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[34]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[35]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[20]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[21]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[22]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[23]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[24]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[25]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[26]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[27]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[28]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[29]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[30]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[31]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[32]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[33]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[34]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[35]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SD_DAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DATA[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; ENET_DATA[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DATA[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DATA[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ENET_DATA[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ENET_DATA[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ENET_DATA[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ENET_DATA[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DATA[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ENET_DATA[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ENET_DATA[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DATA[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ENET_DATA[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ENET_DATA[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ENET_DATA[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ENET_DATA[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX0[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX0[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LEDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LEDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; IRDA_TXD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_LDQM     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_UDQM     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA_0     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA_1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_CE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WR_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_FSPEED    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK0_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK1_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_CMD      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_WR_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_RD_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_RST_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TD_RESET      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[20]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[21]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[22]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[23]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[24]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[25]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[26]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[27]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[28]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[29]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[30]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[31]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[32]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_0[33]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[34]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_0[35]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[20]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[21]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[22]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[23]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[24]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[25]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[26]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[27]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[28]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[29]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[30]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[31]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[32]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[33]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[34]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[35]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_DAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DATA[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ENET_DATA[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DATA[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DATA[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ENET_DATA[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DATA[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DATA[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DATA[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DATA[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DATA[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DATA[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DATA[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DATA[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DATA[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DATA[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DATA[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO_1[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO_1[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+-------------------------------------------+-------------------------------------------+--------------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+--------------+----------+----------+----------+
; CCD_MCLK                                  ; CCD_MCLK                                  ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; CCD_MCLK                                  ; 15           ; 0        ; 0        ; 0        ;
; KEY[3]                                    ; CCD_MCLK                                  ; 0            ; 96       ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; CCD_MCLK                                  ; 20           ; 0        ; 0        ; 0        ;
; CCD_MCLK                                  ; CLOCK_50                                  ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                                  ; CLOCK_50                                  ; 1180         ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; CLOCK_50                                  ; 1            ; 1        ; 0        ; 0        ;
; GPIO_1[10]                                ; GPIO_1[10]                                ; 3182         ; 0        ; 0        ; 0        ;
; KEY[3]                                    ; GPIO_1[10]                                ; 1            ; 1        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; GPIO_1[10]                                ; 20           ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 607          ; 0        ; 0        ; 0        ;
; KEY[3]                                    ; KEY[3]                                    ; 0            ; 0        ; 0        ; 16       ;
; CCD_MCLK                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20           ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 141          ; 0        ; 0        ; 0        ;
; GPIO_1[10]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20           ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 11743        ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+-------------------------------------------+-------------------------------------------+--------------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+--------------+----------+----------+----------+
; CCD_MCLK                                  ; CCD_MCLK                                  ; > 2147483647 ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; CCD_MCLK                                  ; 15           ; 0        ; 0        ; 0        ;
; KEY[3]                                    ; CCD_MCLK                                  ; 0            ; 96       ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; CCD_MCLK                                  ; 20           ; 0        ; 0        ; 0        ;
; CCD_MCLK                                  ; CLOCK_50                                  ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                                  ; CLOCK_50                                  ; 1180         ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; CLOCK_50                                  ; 1            ; 1        ; 0        ; 0        ;
; GPIO_1[10]                                ; GPIO_1[10]                                ; 3182         ; 0        ; 0        ; 0        ;
; KEY[3]                                    ; GPIO_1[10]                                ; 1            ; 1        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; GPIO_1[10]                                ; 20           ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 607          ; 0        ; 0        ; 0        ;
; KEY[3]                                    ; KEY[3]                                    ; 0            ; 0        ; 0        ; 16       ;
; CCD_MCLK                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20           ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 141          ; 0        ; 0        ; 0        ;
; GPIO_1[10]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20           ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 11743        ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                 ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; CCD_MCLK   ; CCD_MCLK                                  ; 980      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; CCD_MCLK                                  ; 156      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; GPIO_1[10]                                ; 196      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 302      ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                  ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; CCD_MCLK   ; CCD_MCLK                                  ; 980      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; CCD_MCLK                                  ; 156      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; GPIO_1[10]                                ; 196      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 302      ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 47    ; 47   ;
; Unconstrained Input Port Paths  ; 677   ; 677  ;
; Unconstrained Output Ports      ; 102   ; 102  ;
; Unconstrained Output Port Paths ; 180   ; 180  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Wed May 03 10:28:44 2017
Info: Command: quartus_sta DE2_CCD -c DE2_CCD
Info: qsta_default_script.tcl version: #11
Warning (20013): Ignored assignments for entity "LCD_test" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_87o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_CCD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[0]} {u6|sdram_pll1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[1]} {u6|sdram_pll1|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CCD_MCLK CCD_MCLK
    Info (332105): create_clock -period 1.000 -name GPIO_1[10] GPIO_1[10]
    Info (332105): create_clock -period 1.000 -name KEY[3] KEY[3]
    Info (332105): create_clock -period 1.000 -name I2C_CCD_Config:u7|mI2C_CTRL_CLK I2C_CCD_Config:u7|mI2C_CTRL_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -26.347
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -26.347         -907169.553 CCD_MCLK 
    Info (332119):    -3.035            -468.900 GPIO_1[10] 
    Info (332119):    -2.457             -87.594 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -1.813              -3.623 KEY[3] 
    Info (332119):    -0.600              -0.842 CLOCK_50 
    Info (332119):     1.788               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -0.108
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.108              -0.108 GPIO_1[10] 
    Info (332119):     0.171               0.000 CLOCK_50 
    Info (332119):     0.351               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.383               0.000 CCD_MCLK 
    Info (332119):     0.402               0.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     0.440               0.000 KEY[3] 
Info (332146): Worst-case recovery slack is -2.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.761           -2732.251 CCD_MCLK 
    Info (332119):    -0.983            -113.691 GPIO_1[10] 
    Info (332119):     2.916               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.351
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.351               0.000 GPIO_1[10] 
    Info (332119):     0.826               0.000 CCD_MCLK 
    Info (332119):     5.279               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210            -518.916 GPIO_1[10] 
    Info (332119):    -3.000          -82672.221 CCD_MCLK 
    Info (332119):    -3.000              -5.720 KEY[3] 
    Info (332119):    -1.285             -64.250 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     4.695               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.678               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 80 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -23.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -23.715         -824544.461 CCD_MCLK 
    Info (332119):    -2.679            -403.368 GPIO_1[10] 
    Info (332119):    -2.170             -76.148 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -1.543              -3.085 KEY[3] 
    Info (332119):    -0.514              -0.722 CLOCK_50 
    Info (332119):     2.646               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -0.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.050              -0.050 GPIO_1[10] 
    Info (332119):     0.165               0.000 CLOCK_50 
    Info (332119):     0.335               0.000 CCD_MCLK 
    Info (332119):     0.353               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.354               0.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     0.387               0.000 KEY[3] 
Info (332146): Worst-case recovery slack is -2.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.400           -2334.883 CCD_MCLK 
    Info (332119):    -0.733             -78.572 GPIO_1[10] 
    Info (332119):     3.704               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.238               0.000 GPIO_1[10] 
    Info (332119):     0.765               0.000 CCD_MCLK 
    Info (332119):     4.627               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210            -515.088 GPIO_1[10] 
    Info (332119):    -3.000          -82671.033 CCD_MCLK 
    Info (332119):    -3.000              -5.570 KEY[3] 
    Info (332119):    -1.285             -64.250 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     4.686               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.688               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 80 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.338         -438926.662 CCD_MCLK 
    Info (332119):    -1.076             -94.293 GPIO_1[10] 
    Info (332119):    -0.673             -16.812 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -0.342              -0.683 KEY[3] 
    Info (332119):    -0.142              -0.142 CLOCK_50 
    Info (332119):     5.706               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -0.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.141              -0.141 GPIO_1[10] 
    Info (332119):     0.041               0.000 CLOCK_50 
    Info (332119):     0.141               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.172               0.000 CCD_MCLK 
    Info (332119):     0.181               0.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     0.199               0.000 KEY[3] 
Info (332146): Worst-case recovery slack is -0.949
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.949            -934.343 CCD_MCLK 
    Info (332119):    -0.173             -14.167 GPIO_1[10] 
    Info (332119):     6.194               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.145               0.000 GPIO_1[10] 
    Info (332119):     0.347               0.000 CCD_MCLK 
    Info (332119):     2.805               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -461.963 GPIO_1[10] 
    Info (332119):    -3.000              -6.850 KEY[3] 
    Info (332119):    -1.000          -63853.000 CCD_MCLK 
    Info (332119):    -1.000             -50.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     4.751               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.263               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 80 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 1752 megabytes
    Info: Processing ended: Wed May 03 10:30:10 2017
    Info: Elapsed time: 00:01:26
    Info: Total CPU time (on all processors): 00:01:23


