Fitter report for top
Wed Jul 10 21:28:38 2024
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Jul 10 21:28:38 2024       ;
; Quartus Prime Version              ; 18.1.1 Build 646 04/11/2019 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; max10_10m08_top                             ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M08SAE144C8G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,726 / 8,064 ( 34 % )                      ;
;     Total combinational functions  ; 2,541 / 8,064 ( 32 % )                      ;
;     Dedicated logic registers      ; 1,471 / 8,064 ( 18 % )                      ;
; Total registers                    ; 1471                                        ;
; Total pins                         ; 6 / 101 ( 6 % )                             ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 273,408 / 387,072 ( 71 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 48 ( 0 % )                              ;
; Total PLLs                         ; 1 / 1 ( 100 % )                             ;
; UFM blocks                         ; 1 / 1 ( 100 % )                             ;
; ADC blocks                         ; 0 / 1 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10M08SAE144C8G                        ;                                       ;
; Nominal Core Supply Voltage                                        ; 3.3V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVCMOS                          ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  28.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                 ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                 ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
+----------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                               ;
+-----------------------+-----------------+--------------+-------------------------+---------------+----------------+
; Name                  ; Ignored Entity  ; Ignored From ; Ignored To              ; Ignored Value ; Ignored Source ;
+-----------------------+-----------------+--------------+-------------------------+---------------+----------------+
; Location              ;                 ;              ; Arduino_IO0             ; PIN_74        ; QSF Assignment ;
; Location              ;                 ;              ; Arduino_IO1             ; PIN_75        ; QSF Assignment ;
; Location              ;                 ;              ; Arduino_IO10            ; PIN_65        ; QSF Assignment ;
; Location              ;                 ;              ; Arduino_IO11            ; PIN_66        ; QSF Assignment ;
; Location              ;                 ;              ; Arduino_IO12            ; PIN_69        ; QSF Assignment ;
; Location              ;                 ;              ; Arduino_IO13            ; PIN_70        ; QSF Assignment ;
; Location              ;                 ;              ; Arduino_IO2             ; PIN_76        ; QSF Assignment ;
; Location              ;                 ;              ; Arduino_IO3             ; PIN_77        ; QSF Assignment ;
; Location              ;                 ;              ; Arduino_IO4             ; PIN_79        ; QSF Assignment ;
; Location              ;                 ;              ; Arduino_IO5             ; PIN_81        ; QSF Assignment ;
; Location              ;                 ;              ; Arduino_IO6             ; PIN_84        ; QSF Assignment ;
; Location              ;                 ;              ; Arduino_IO7             ; PIN_86        ; QSF Assignment ;
; Location              ;                 ;              ; Arduino_IO8             ; PIN_62        ; QSF Assignment ;
; Location              ;                 ;              ; Arduino_IO9             ; PIN_64        ; QSF Assignment ;
; Location              ;                 ;              ; DIFFIO_L20P_CLK1P       ; PIN_29        ; QSF Assignment ;
; Location              ;                 ;              ; DIFFIO_L27N_PLL_CLKOUTN ; PIN_32        ; QSF Assignment ;
; Location              ;                 ;              ; DIFFIO_L27P_PLL_CLKOUTP ; PIN_33        ; QSF Assignment ;
; Location              ;                 ;              ; DIFFIO_R16N_CLK3N       ; PIN_91        ; QSF Assignment ;
; Location              ;                 ;              ; DIFFIO_R16P_CLK3P       ; PIN_90        ; QSF Assignment ;
; Location              ;                 ;              ; DIFFIO_R27N             ; PIN_101       ; QSF Assignment ;
; Location              ;                 ;              ; DIFFIO_R28N             ; PIN_102       ; QSF Assignment ;
; Location              ;                 ;              ; DIFFIO_R28P             ; PIN_100       ; QSF Assignment ;
; Location              ;                 ;              ; DIFFIO_R33N             ; PIN_106       ; QSF Assignment ;
; Location              ;                 ;              ; DIFFIO_R33P             ; PIN_105       ; QSF Assignment ;
; Location              ;                 ;              ; DIFFIO_T10N             ; PIN_119       ; QSF Assignment ;
; Location              ;                 ;              ; DIFFIO_T10P             ; PIN_118       ; QSF Assignment ;
; Location              ;                 ;              ; DIFFIO_T1N              ; PIN_111       ; QSF Assignment ;
; Location              ;                 ;              ; DIFFIO_T1P              ; PIN_110       ; QSF Assignment ;
; Location              ;                 ;              ; DIFFIO_T4N              ; PIN_113       ; QSF Assignment ;
; Location              ;                 ;              ; DIFFIO_T6P              ; PIN_114       ; QSF Assignment ;
; Location              ;                 ;              ; I2C_SCL                 ; PIN_47        ; QSF Assignment ;
; Location              ;                 ;              ; I2C_SDA                 ; PIN_46        ; QSF Assignment ;
; Location              ;                 ;              ; RXD_IN                  ; PIN_98        ; QSF Assignment ;
; Location              ;                 ;              ; SGTP_CLK                ; PIN_99        ; QSF Assignment ;
; Location              ;                 ;              ; SGTP_DAT[0]             ; PIN_88        ; QSF Assignment ;
; Location              ;                 ;              ; SGTP_DAT[1]             ; PIN_89        ; QSF Assignment ;
; Location              ;                 ;              ; SGTP_DAT[2]             ; PIN_92        ; QSF Assignment ;
; Location              ;                 ;              ; SGTP_DAT[3]             ; PIN_93        ; QSF Assignment ;
; Location              ;                 ;              ; SWITCH1                 ; PIN_120       ; QSF Assignment ;
; Location              ;                 ;              ; SWITCH2                 ; PIN_124       ; QSF Assignment ;
; Location              ;                 ;              ; SWITCH3                 ; PIN_127       ; QSF Assignment ;
; Location              ;                 ;              ; SWITCH4                 ; PIN_130       ; QSF Assignment ;
; Location              ;                 ;              ; SWITCH5                 ; PIN_131       ; QSF Assignment ;
; Location              ;                 ;              ; TXD_OUT                 ; PIN_96        ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; Arduino_IO0             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; Arduino_IO1             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; Arduino_IO10            ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; Arduino_IO11            ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; Arduino_IO12            ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; Arduino_IO13            ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; Arduino_IO2             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; Arduino_IO3             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; Arduino_IO4             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; Arduino_IO5             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; Arduino_IO6             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; Arduino_IO7             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; Arduino_IO8             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; Arduino_IO9             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; DIFFIO_L20P_CLK1P       ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; DIFFIO_L27N_PLL_CLKOUTN ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; DIFFIO_L27P_PLL_CLKOUTP ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; DIFFIO_R16N_CLK3N       ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; DIFFIO_R16P_CLK3P       ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; DIFFIO_R27N             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; DIFFIO_R28N             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; DIFFIO_R28P             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; DIFFIO_R33N             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; DIFFIO_R33P             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; DIFFIO_T10N             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; DIFFIO_T10P             ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; DIFFIO_T1N              ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; DIFFIO_T1P              ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; DIFFIO_T4N              ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; DIFFIO_T6P              ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; SWITCH1                 ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; SWITCH2                 ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; SWITCH3                 ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; SWITCH4                 ; 3.3-V LVCMOS  ; QSF Assignment ;
; I/O Standard          ; max10_10m08_top ;              ; SWITCH5                 ; 3.3-V LVCMOS  ; QSF Assignment ;
; Weak Pull-Up Resistor ; max10_10m08_top ;              ; DIFFIO_T10P             ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; max10_10m08_top ;              ; I2C_SCL                 ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; max10_10m08_top ;              ; RXD_IN                  ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; max10_10m08_top ;              ; SGTP_CLK                ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; max10_10m08_top ;              ; SGTP_DAT                ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; max10_10m08_top ;              ; SGTP_DAT[0]             ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; max10_10m08_top ;              ; SGTP_DAT[1]             ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; max10_10m08_top ;              ; SGTP_DAT[2]             ; ON            ; QSF Assignment ;
; Weak Pull-Up Resistor ; max10_10m08_top ;              ; SGTP_DAT[3]             ; ON            ; QSF Assignment ;
+-----------------------+-----------------+--------------+-------------------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 4194 ) ; 0.00 % ( 0 / 4194 )        ; 0.00 % ( 0 / 4194 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 4194 ) ; 0.00 % ( 0 / 4194 )        ; 0.00 % ( 0 / 4194 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3950 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 233 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 11 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/output_files/top.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,726 / 8,064 ( 34 % )     ;
;     -- Combinational with no register       ; 1255                       ;
;     -- Register only                        ; 185                        ;
;     -- Combinational with a register        ; 1286                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 1314                       ;
;     -- 3 input functions                    ; 674                        ;
;     -- <=2 input functions                  ; 553                        ;
;     -- Register only                        ; 185                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 2343                       ;
;     -- arithmetic mode                      ; 198                        ;
;                                             ;                            ;
; Total registers*                            ; 1,471 / 8,542 ( 17 % )     ;
;     -- Dedicated logic registers            ; 1,471 / 8,064 ( 18 % )     ;
;     -- I/O registers                        ; 0 / 478 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 224 / 504 ( 44 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 6 / 101 ( 6 % )            ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )             ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )            ;
;                                             ;                            ;
; M9Ks                                        ; 37 / 42 ( 88 % )           ;
; UFM blocks                                  ; 1 / 1 ( 100 % )            ;
; ADC blocks                                  ; 0 / 1 ( 0 % )              ;
; Total block memory bits                     ; 273,408 / 387,072 ( 71 % ) ;
; Total block memory implementation bits      ; 340,992 / 387,072 ( 88 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )             ;
; PLLs                                        ; 1 / 1 ( 100 % )            ;
; Global signals                              ; 10                         ;
;     -- Global clocks                        ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Remote update blocks                        ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 10.8% / 10.5% / 11.3%      ;
; Peak interconnect usage (total/H/V)         ; 17.0% / 17.3% / 19.1%      ;
; Maximum fan-out                             ; 1226                       ;
; Highest non-global fan-out                  ; 187                        ;
; Total fan-out                               ; 14173                      ;
; Average fan-out                             ; 3.35                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                            ;
;                                             ;                      ;                    ;                                ;
; Total logic elements                        ; 2560 / 8064 ( 32 % ) ; 166 / 8064 ( 2 % ) ; 0 / 8064 ( 0 % )               ;
;     -- Combinational with no register       ; 1172                 ; 83                 ; 0                              ;
;     -- Register only                        ; 169                  ; 16                 ; 0                              ;
;     -- Combinational with a register        ; 1219                 ; 67                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                                ;
;     -- 4 input functions                    ; 1244                 ; 70                 ; 0                              ;
;     -- 3 input functions                    ; 638                  ; 36                 ; 0                              ;
;     -- <=2 input functions                  ; 509                  ; 44                 ; 0                              ;
;     -- Register only                        ; 169                  ; 16                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Logic elements by mode                      ;                      ;                    ;                                ;
;     -- normal mode                          ; 2201                 ; 142                ; 0                              ;
;     -- arithmetic mode                      ; 190                  ; 8                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Total registers                             ; 1388                 ; 83                 ; 0                              ;
;     -- Dedicated logic registers            ; 1388 / 8064 ( 17 % ) ; 83 / 8064 ( 1 % )  ; 0 / 8064 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Total LABs:  partially or completely used   ; 211 / 504 ( 42 % )   ; 14 / 504 ( 3 % )   ; 0 / 504 ( 0 % )                ;
;                                             ;                      ;                    ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                              ;
; I/O pins                                    ; 6                    ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )     ; 0 / 48 ( 0 % )                 ;
; Total memory bits                           ; 273408               ; 0                  ; 0                              ;
; Total RAM block bits                        ; 340992               ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )      ; 1 / 1 ( 100 % )                ;
; M9K                                         ; 37 / 42 ( 88 % )     ; 0 / 42 ( 0 % )     ; 0 / 42 ( 0 % )                 ;
; Clock control block                         ; 8 / 12 ( 66 % )      ; 0 / 12 ( 0 % )     ; 2 / 12 ( 16 % )                ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; Analog-to-Digital Converter                 ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
;                                             ;                      ;                    ;                                ;
; Connections                                 ;                      ;                    ;                                ;
;     -- Input Connections                    ; 1535                 ; 121                ; 2                              ;
;     -- Registered Input Connections         ; 1359                 ; 93                 ; 0                              ;
;     -- Output Connections                   ; 218                  ; 169                ; 1271                           ;
;     -- Registered Output Connections        ; 4                    ; 169                ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Internal Connections                        ;                      ;                    ;                                ;
;     -- Total Connections                    ; 13601                ; 923                ; 1280                           ;
;     -- Registered Connections               ; 6553                 ; 646                ; 0                              ;
;                                             ;                      ;                    ;                                ;
; External Connections                        ;                      ;                    ;                                ;
;     -- Top                                  ; 192                  ; 288                ; 1273                           ;
;     -- sld_hub:auto_hub                     ; 288                  ; 2                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 1273                 ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Partition Interface                         ;                      ;                    ;                                ;
;     -- Input Ports                          ; 42                   ; 62                 ; 2                              ;
;     -- Output Ports                         ; 7                    ; 79                 ; 3                              ;
;     -- Bidir Ports                          ; 0                    ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Registered Ports                            ;                      ;                    ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                  ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 40                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Port Connectivity                           ;                      ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 2                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 29                 ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 47                 ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 52                 ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 59                 ; 0                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK50M   ; 27    ; 2        ; 0            ; 7            ; 21           ; 61                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; RESET_N  ; 121   ; 8        ; 15           ; 25           ; 21           ; 53                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; SPI_CLK  ; 60    ; 3        ; 19           ; 0            ; 28           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; SPI_CS   ; 59    ; 3        ; 17           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
; SPI_MOSI ; 58    ; 3        ; 17           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; 0         ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; TRG_PLS ; 57    ; 3        ; 17           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name    ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+
; 16       ; DIFFIO_RX_L11n, DIFFOUT_L11n, TMS, Low_Speed       ; Reserved as secondary function ; altera_reserved_tms ; Dual Purpose Pin ;
; 18       ; DIFFIO_RX_L11p, DIFFOUT_L11p, TCK, Low_Speed       ; Reserved as secondary function ; altera_reserved_tck ; Dual Purpose Pin ;
; 19       ; DIFFIO_RX_L12n, DIFFOUT_L12n, TDI, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdi ; Dual Purpose Pin ;
; 20       ; DIFFIO_RX_L12p, DIFFOUT_L12p, TDO, Low_Speed       ; Reserved as secondary function ; altera_reserved_tdo ; Dual Purpose Pin ;
; 121      ; DIFFIO_RX_T16n, DIFFOUT_T16n, DEV_CLRn, Low_Speed  ; Use as regular IO              ; RESET_N             ; Dual Purpose Pin ;
; 126      ; CONFIG_SEL, Low_Speed                              ; Reserved as secondary function ; ~ALTERA_CONFIG_SEL~ ; Dual Purpose Pin ;
; 129      ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~    ; Dual Purpose Pin ;
; 136      ; DIFFIO_RX_T24p, DIFFOUT_T24p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~    ; Dual Purpose Pin ;
; 138      ; DIFFIO_RX_T24n, DIFFOUT_T24n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~  ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+---------------------+------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1A       ; 0 / 8 ( 0 % )   ; 3.3V          ; --           ;
; 1B       ; 4 / 10 ( 40 % ) ; 3.3V          ; --           ;
; 2        ; 1 / 7 ( 14 % )  ; 3.3V          ; --           ;
; 3        ; 4 / 18 ( 22 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 7 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 0 / 12 ( 0 % )  ; 3.3V          ; --           ;
; 6        ; 0 / 15 ( 0 % )  ; 3.3V          ; --           ;
; 7        ; 0 / 7 ( 0 % )   ; 3.3V          ; --           ;
; 8        ; 5 / 17 ( 29 % ) ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                              ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                       ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; 1        ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 2        ;            ; --       ; VCCA6                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 3        ;            ;          ; ANAIN1                               ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 4        ;            ;          ; REFGND                               ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; ADC_VREF                             ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; 6        ; 0          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 7        ; 2          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 8        ; 4          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 9        ;            ; 1A       ; VCCIO1A                              ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 10       ; 6          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 8          ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 10         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 13       ; 12         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 14       ; 14         ; 1A       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 15       ; 18         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 16       ; 20         ; 1B       ; altera_reserved_tms                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 17       ; 21         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 18       ; 22         ; 1B       ; altera_reserved_tck                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 19       ; 24         ; 1B       ; altera_reserved_tdi                  ; input  ; 3.3 V Schmitt Trigger ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 20       ; 26         ; 1B       ; altera_reserved_tdo                  ; output ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 21       ; 28         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 22       ; 30         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 23       ;            ; 1B       ; VCCIO1B                              ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 24       ; 32         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 25       ; 34         ; 1B       ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 26       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 27       ; 38         ; 2        ; CLK50M                               ; input  ; 3.3-V LVCMOS          ;           ; Row I/O    ; Y               ; no       ; Off          ;
; 28       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 29       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 30       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 31       ;            ; 2        ; VCCIO2                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 32       ; 56         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 34       ;            ; --       ; VCCA2                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 35       ;            ; --       ; VCCA1                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 36       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 37       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 38       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 39       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 41       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 42       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 43       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 44       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 45       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 46       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 47       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 48       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 49       ;            ; 3        ; VCCIO3                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 50       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 51       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 52       ; 78         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 53       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 54       ; 80         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 55       ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 56       ; 86         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 57       ; 88         ; 3        ; TRG_PLS                              ; output ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 58       ; 90         ; 3        ; SPI_MOSI                             ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 92         ; 3        ; SPI_CS                               ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 94         ; 3        ; SPI_CLK                              ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 61       ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 62       ; 102        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 63       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 64       ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 65       ; 110        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 66       ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 67       ;            ; 4        ; VCCIO4                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 68       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 69       ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 70       ; 118        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 71       ;            ; --       ; VCCA5                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 72       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 73       ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 74       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 78       ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 79       ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 80       ; 135        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 81       ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 82       ;            ; 5        ; VCCIO5                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 83       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 84       ; 141        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 148        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 89       ; 150        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 90       ; 152        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 91       ; 154        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 92       ; 156        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 93       ; 158        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 94       ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 96       ; 172        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 97       ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; 98       ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 176        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 177        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 178        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 102      ; 179        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 103      ;            ; 6        ; VCCIO6                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 104      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 105      ; 188        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 106      ; 190        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA3                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 108      ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 109      ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 110      ; 192        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 111      ; 194        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 112      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 113      ; 202        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 114      ; 204        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 115      ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 118      ; 212        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 119      ; 214        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 120      ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 121      ; 226        ; 8        ; RESET_N                              ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 122      ; 228        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 123      ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; 124      ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 125      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 126      ; 232        ; 8        ; ~ALTERA_CONFIG_SEL~ / RESERVED_INPUT ; input  ; 3.3-V LVCMOS          ;           ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 235        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 128      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 129      ; 234        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 130      ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 131      ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 132      ; 240        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 133      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 134      ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 135      ; 243        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 136      ; 244        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT    ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 137      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 138      ; 246        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT  ; input  ; 3.3 V Schmitt Trigger ;           ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                               ; power  ;                       ; 3.3V      ; --         ;                 ; --       ; --           ;
; 140      ; 248        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 141      ; 250        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP      ;        ;                       ;           ; Column I/O ;                 ; no       ; On           ;
; 142      ;            ;          ; GND                                  ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; 143      ;            ; --       ; VCCA4                                ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; 144      ;            ; --       ; VCC_ONE                              ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
+----------+------------+----------+--------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                               ;
+-------------------------------+-------------------------------------------------------------------------------------------+
; Name                          ; nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_5b92:sd1|pll7 ;
+-------------------------------+-------------------------------------------------------------------------------------------+
; SDC pin name                  ; u0|altpll_0|sd1|pll7                                                                      ;
; PLL mode                      ; Normal                                                                                    ;
; Compensate clock              ; clock0                                                                                    ;
; Compensated input/output pins ; --                                                                                        ;
; Switchover type               ; --                                                                                        ;
; Input frequency 0             ; 50.0 MHz                                                                                  ;
; Input frequency 1             ; --                                                                                        ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                  ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                 ;
; VCO post scale K counter      ; 2                                                                                         ;
; VCO frequency control         ; Auto                                                                                      ;
; VCO phase shift step          ; 208 ps                                                                                    ;
; VCO multiply                  ; --                                                                                        ;
; VCO divide                    ; --                                                                                        ;
; Freq min lock                 ; 25.0 MHz                                                                                  ;
; Freq max lock                 ; 54.18 MHz                                                                                 ;
; M VCO Tap                     ; 0                                                                                         ;
; M Initial                     ; 1                                                                                         ;
; M value                       ; 12                                                                                        ;
; N value                       ; 1                                                                                         ;
; Charge pump current           ; setting 1                                                                                 ;
; Loop filter resistance        ; setting 27                                                                                ;
; Loop filter capacitance       ; setting 0                                                                                 ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                        ;
; Bandwidth type                ; Medium                                                                                    ;
; Real time reconfigurable      ; Off                                                                                       ;
; Scan chain MIF file           ; --                                                                                        ;
; Preserve PLL counter order    ; Off                                                                                       ;
; PLL location                  ; PLL_1                                                                                     ;
; Inclk0 signal                 ; CLK50M                                                                                    ;
; Inclk1 signal                 ; --                                                                                        ;
; Inclk0 signal type            ; Dedicated Pin                                                                             ;
; Inclk1 signal type            ; --                                                                                        ;
+-------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+
; Name                                                                                                  ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                ;
+-------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+
; nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_5b92:sd1|wire_pll7_clk[0] ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; u0|altpll_0|sd1|pll7|clk[0] ;
; nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_5b92:sd1|wire_pll7_clk[1] ; clock1       ; 4    ; 1   ; 200.0 MHz        ; 0 (0 ps)    ; 15.00 (208 ps)   ; 50/50      ; C1      ; 3             ; 2/1 Odd    ; --            ; 1       ; 0       ; u0|altpll_0|sd1|pll7|clk[1] ;
+-------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                          ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
; |max10_10m08_top                                                                                                                        ; 2726 (1)    ; 1471 (0)                  ; 0 (0)         ; 273408      ; 37   ; 1          ; 0            ; 0       ; 0         ; 6    ; 0            ; 1255 (1)     ; 185 (0)           ; 1286 (0)         ; 0          ; |max10_10m08_top                                                                                                                                                                                                                                                                                                                                                                                                                      ; max10_10m08_top                                      ; work         ;
;    |nios2_system:u0|                                                                                                                    ; 2489 (0)    ; 1333 (0)                  ; 0 (0)         ; 273408      ; 37   ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1156 (0)     ; 157 (0)           ; 1176 (0)         ; 0          ; |max10_10m08_top|nios2_system:u0                                                                                                                                                                                                                                                                                                                                                                                                      ; nios2_system                                         ; nios2_system ;
;       |altera_onchip_flash:onchip_flash|                                                                                                ; 542 (0)     ; 273 (0)                   ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 236 (0)      ; 6 (0)             ; 300 (0)          ; 0          ; |max10_10m08_top|nios2_system:u0|altera_onchip_flash:onchip_flash                                                                                                                                                                                                                                                                                                                                                                     ; altera_onchip_flash                                  ; nios2_system ;
;          |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                                                                  ; 86 (86)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 1 (1)             ; 63 (63)          ; 0          ; |max10_10m08_top|nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                                                                                                                                                                                                                                         ; altera_onchip_flash_avmm_csr_controller              ; nios2_system ;
;          |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                                                                ; 456 (399)   ; 240 (204)                 ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 214 (193)    ; 5 (1)             ; 237 (205)        ; 0          ; |max10_10m08_top|nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                                                                                                                                                                                                                                       ; altera_onchip_flash_avmm_data_controller             ; nios2_system ;
;             |altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker|                              ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker                                                                                                                                                                                                          ; altera_onchip_flash_a_address_write_protection_check ; nios2_system ;
;             |altera_onchip_flash_convert_address:address_convertor|                                                                     ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor                                                                                                                                                                                                                                                 ; altera_onchip_flash_convert_address                  ; nios2_system ;
;             |altera_std_synchronizer:stdsync_busy_clear|                                                                                ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear                                                                                                                                                                                                                                                            ; altera_std_synchronizer                              ; work         ;
;             |altera_std_synchronizer:stdsync_busy|                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy                                                                                                                                                                                                                                                                  ; altera_std_synchronizer                              ; work         ;
;             |lpm_shiftreg:ufm_data_shiftreg|                                                                                            ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; 0          ; |max10_10m08_top|nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg                                                                                                                                                                                                                                                                        ; lpm_shiftreg                                         ; work         ;
;          |altera_onchip_flash_block:altera_onchip_flash_block|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                                                                                                                                                                 ; altera_onchip_flash_block                            ; nios2_system ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                              ; nios2_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                            ; nios2_system ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 16 (10)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 7 (5)            ; 0          ; |max10_10m08_top|nios2_system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                              ; nios2_system ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                            ; nios2_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                            ; nios2_system ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 4 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 2 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                              ; nios2_system ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                            ; nios2_system ;
;       |nios2_system_altpll_0:altpll_0|                                                                                                  ; 12 (8)      ; 6 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 2 (0)             ; 7 (5)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                       ; nios2_system_altpll_0                                ; nios2_system ;
;          |nios2_system_altpll_0_altpll_5b92:sd1|                                                                                        ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_5b92:sd1                                                                                                                                                                                                                                                                                                                                 ; nios2_system_altpll_0_altpll_5b92                    ; nios2_system ;
;          |nios2_system_altpll_0_stdsync_sv6:stdsync2|                                                                                   ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                            ; nios2_system_altpll_0_stdsync_sv6                    ; nios2_system ;
;             |nios2_system_altpll_0_dffpipe_l2c:dffpipe3|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_stdsync_sv6:stdsync2|nios2_system_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                 ; nios2_system_altpll_0_dffpipe_l2c                    ; nios2_system ;
;       |nios2_system_jtag_uart:jtag_uart|                                                                                                ; 160 (41)    ; 104 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (18)      ; 17 (2)            ; 97 (21)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                     ; nios2_system_jtag_uart                               ; nios2_system ;
;          |alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|                                                                   ; 68 (68)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 15 (15)           ; 36 (36)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                          ; alt_jtag_atlantic                                    ; work         ;
;          |nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|                                                          ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                 ; nios2_system_jtag_uart_scfifo_r                      ; nios2_system ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                    ; scfifo                                               ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                         ; scfifo_9621                                          ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                    ; a_dpfifo_bb01                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                            ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                       ; cntr_337                                             ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                            ; altsyncram_dtn1                                      ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                              ; cntr_n2b                                             ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                    ; cntr_n2b                                             ; work         ;
;          |nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                 ; nios2_system_jtag_uart_scfifo_w                      ; nios2_system ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                    ; scfifo                                               ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                         ; scfifo_9621                                          ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                    ; a_dpfifo_bb01                                        ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                            ; a_fefifo_7cf                                         ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                       ; cntr_337                                             ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                            ; altsyncram_dtn1                                      ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                              ; cntr_n2b                                             ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                    ; cntr_n2b                                             ; work         ;
;       |nios2_system_mm_interconnect_0:mm_interconnect_0|                                                                                ; 585 (0)     ; 256 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 268 (0)      ; 46 (0)            ; 271 (0)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                     ; nios2_system_mm_interconnect_0                       ; nios2_system ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                    ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 6 (6)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                ; nios2_system ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                ; nios2_system ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                ; nios2_system ;
;          |altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|                                                               ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                                ; nios2_system ;
;          |altera_avalon_sc_fifo:onchip_flash_csr_agent_rsp_fifo|                                                                        ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                ; nios2_system ;
;          |altera_avalon_sc_fifo:onchip_flash_data_agent_rsp_fifo|                                                                       ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 2 (2)             ; 4 (4)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_data_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                ; nios2_system ;
;          |altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|                                                                        ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                                ; nios2_system ;
;          |altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|                                                                                 ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 6 (6)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                ; nios2_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 21 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 11 (0)            ; 6 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser             ; nios2_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 21 (17)     ; 16 (12)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 11 (10)           ; 6 (4)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                       ; altera_avalon_st_clock_crosser                       ; nios2_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                        ; nios2_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                        ; nios2_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 13 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 6 (0)             ; 4 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser             ; nios2_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 13 (9)      ; 10 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 6 (2)             ; 4 (4)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                       ; altera_avalon_st_clock_crosser                       ; nios2_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                        ; nios2_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                        ; nios2_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 13 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 6 (0)             ; 5 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser             ; nios2_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 13 (9)      ; 10 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 6 (4)             ; 5 (4)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                       ; altera_avalon_st_clock_crosser                       ; nios2_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                        ; nios2_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                  ; altera_std_synchronizer_nocut                        ; nios2_system ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 26 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 13 (0)            ; 10 (0)           ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser             ; nios2_system ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 26 (22)     ; 22 (18)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 13 (10)           ; 10 (10)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser                       ; nios2_system ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                        ; nios2_system ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                      ; altera_std_synchronizer_nocut                        ; nios2_system ;
;          |altera_merlin_master_agent:nios2_cpu_data_master_agent|                                                                       ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                           ; nios2_system ;
;          |altera_merlin_master_agent:nios2_cpu_instruction_master_agent|                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent                                                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                           ; nios2_system ;
;          |altera_merlin_master_translator:nios2_cpu_data_master_translator|                                                             ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_master_translator                      ; nios2_system ;
;          |altera_merlin_master_translator:nios2_cpu_instruction_master_translator|                                                      ; 12 (12)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator                                                                                                                                                                                                                                                                             ; altera_merlin_master_translator                      ; nios2_system ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                           ; 4 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                            ; nios2_system ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                     ; nios2_system ;
;          |altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                            ; nios2_system ;
;          |altera_merlin_slave_agent:onchip_flash_csr_agent|                                                                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_csr_agent                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                            ; nios2_system ;
;          |altera_merlin_slave_agent:onchip_flash_data_agent|                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_data_agent                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                            ; nios2_system ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                       ; nios2_system ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                       ; nios2_system ;
;          |altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|                                                          ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                       ; nios2_system ;
;          |altera_merlin_slave_translator:onchip_flash_csr_translator|                                                                   ; 36 (36)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 33 (33)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_csr_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                       ; nios2_system ;
;          |altera_merlin_slave_translator:onchip_memory_s1_translator|                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_s1_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                       ; nios2_system ;
;          |altera_merlin_slave_translator:uart_s1_translator|                                                                            ; 18 (18)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 14 (14)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                       ; nios2_system ;
;          |nios2_system_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                       ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                              ; nios2_system_mm_interconnect_0_cmd_demux             ; nios2_system ;
;          |nios2_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                  ; nios2_system_mm_interconnect_0_cmd_demux             ; nios2_system ;
;          |nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                           ; 13 (9)      ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (6)        ; 1 (1)             ; 4 (2)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                  ; nios2_system_mm_interconnect_0_cmd_mux               ; nios2_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                             ; nios2_system ;
;          |nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                           ; 26 (22)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (19)      ; 0 (0)             ; 5 (3)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                  ; nios2_system_mm_interconnect_0_cmd_mux               ; nios2_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                             ; nios2_system ;
;          |nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                           ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 0 (0)             ; 51 (48)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                  ; nios2_system_mm_interconnect_0_cmd_mux               ; nios2_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                             ; nios2_system ;
;          |nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                           ; 9 (6)       ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 7 (4)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                  ; nios2_system_mm_interconnect_0_cmd_mux               ; nios2_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                             ; nios2_system ;
;          |nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                           ; 59 (56)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 54 (53)      ; 1 (1)             ; 4 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                  ; nios2_system_mm_interconnect_0_cmd_mux               ; nios2_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                             ; nios2_system ;
;          |nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                           ; 22 (19)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 0 (0)             ; 13 (10)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                  ; nios2_system_mm_interconnect_0_cmd_mux               ; nios2_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                     ; altera_merlin_arbitrator                             ; nios2_system ;
;          |nios2_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                               ; 20 (17)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (11)      ; 0 (0)             ; 8 (5)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                      ; nios2_system_mm_interconnect_0_cmd_mux               ; nios2_system ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                         ; altera_merlin_arbitrator                             ; nios2_system ;
;          |nios2_system_mm_interconnect_0_router:router_001|                                                                             ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                    ; nios2_system_mm_interconnect_0_router                ; nios2_system ;
;          |nios2_system_mm_interconnect_0_router:router|                                                                                 ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                        ; nios2_system_mm_interconnect_0_router                ; nios2_system ;
;          |nios2_system_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                              ; nios2_system_mm_interconnect_0_rsp_demux             ; nios2_system ;
;          |nios2_system_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                              ; nios2_system_mm_interconnect_0_rsp_demux             ; nios2_system ;
;          |nios2_system_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                              ; nios2_system_mm_interconnect_0_rsp_demux             ; nios2_system ;
;          |nios2_system_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                              ; nios2_system_mm_interconnect_0_rsp_demux             ; nios2_system ;
;          |nios2_system_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                       ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                              ; nios2_system_mm_interconnect_0_rsp_demux             ; nios2_system ;
;          |nios2_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                  ; nios2_system_mm_interconnect_0_rsp_demux             ; nios2_system ;
;          |nios2_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                   ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                                                          ; nios2_system_mm_interconnect_0_rsp_demux_004         ; nios2_system ;
;          |nios2_system_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                           ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                  ; nios2_system_mm_interconnect_0_rsp_mux               ; nios2_system ;
;          |nios2_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 53 (53)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 0 (0)             ; 17 (17)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                      ; nios2_system_mm_interconnect_0_rsp_mux               ; nios2_system ;
;       |nios2_system_nios2_cpu:nios2_cpu|                                                                                                ; 1170 (0)    ; 580 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 558 (0)      ; 68 (0)            ; 544 (0)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu                                                                                                                                                                                                                                                                                                                                                                     ; nios2_system_nios2_cpu                               ; nios2_system ;
;          |nios2_system_nios2_cpu_cpu:cpu|                                                                                               ; 1170 (774)  ; 580 (310)                 ; 0 (0)         ; 10240       ; 3    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 558 (432)    ; 68 (11)           ; 544 (331)        ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                                      ; nios2_system_nios2_cpu_cpu                           ; nios2_system ;
;             |nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|                                             ; 396 (85)    ; 270 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (5)      ; 57 (4)            ; 213 (76)         ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                        ; nios2_system_nios2_cpu_cpu_nios2_oci                 ; nios2_system ;
;                |nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|                      ; 142 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (0)       ; 50 (0)            ; 47 (0)           ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper                                                                                                                                                      ; nios2_system_nios2_cpu_cpu_debug_slave_wrapper       ; nios2_system ;
;                   |nios2_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_system_nios2_cpu_cpu_debug_slave_sysclk|                     ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 42 (40)           ; 7 (5)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_system_nios2_cpu_cpu_debug_slave_sysclk                                                      ; nios2_system_nios2_cpu_cpu_debug_slave_sysclk        ; nios2_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_system_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_system_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                              ; work         ;
;                   |nios2_system_nios2_cpu_cpu_debug_slave_tck:the_nios2_system_nios2_cpu_cpu_debug_slave_tck|                           ; 90 (86)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 8 (4)             ; 43 (43)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_tck:the_nios2_system_nios2_cpu_cpu_debug_slave_tck                                                            ; nios2_system_nios2_cpu_cpu_debug_slave_tck           ; nios2_system ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_tck:the_nios2_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                              ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_tck:the_nios2_system_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                              ; work         ;
;                   |sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy|                                                   ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy                                                                                    ; sld_virtual_jtag_basic                               ; work         ;
;                |nios2_system_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_system_nios2_cpu_cpu_nios2_avalon_reg|                            ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_system_nios2_cpu_cpu_nios2_avalon_reg                                                                                                                                                            ; nios2_system_nios2_cpu_cpu_nios2_avalon_reg          ; nios2_system ;
;                |nios2_system_nios2_cpu_cpu_nios2_oci_break:the_nios2_system_nios2_cpu_cpu_nios2_oci_break|                              ; 34 (34)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 32 (32)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_oci_break:the_nios2_system_nios2_cpu_cpu_nios2_oci_break                                                                                                                                                              ; nios2_system_nios2_cpu_cpu_nios2_oci_break           ; nios2_system ;
;                |nios2_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_system_nios2_cpu_cpu_nios2_oci_debug|                              ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (0)             ; 7 (7)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_system_nios2_cpu_cpu_nios2_oci_debug                                                                                                                                                              ; nios2_system_nios2_cpu_cpu_nios2_oci_debug           ; nios2_system ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_system_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                          ; altera_std_synchronizer                              ; work         ;
;                |nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem|                                    ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 1 (1)             ; 48 (48)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem                                                                                                                                                                    ; nios2_system_nios2_cpu_cpu_nios2_ocimem              ; nios2_system ;
;                   |nios2_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_system_nios2_cpu_cpu_ociram_sp_ram|                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem|nios2_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_system_nios2_cpu_cpu_ociram_sp_ram                                                                           ; nios2_system_nios2_cpu_cpu_ociram_sp_ram_module      ; nios2_system ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem|nios2_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_system_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                           ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem|nios2_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_system_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                      ; work         ;
;             |nios2_system_nios2_cpu_cpu_register_bank_a_module:nios2_system_nios2_cpu_cpu_register_bank_a|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_register_bank_a_module:nios2_system_nios2_cpu_cpu_register_bank_a                                                                                                                                                                                                                                         ; nios2_system_nios2_cpu_cpu_register_bank_a_module    ; nios2_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_register_bank_a_module:nios2_system_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                           ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_register_bank_a_module:nios2_system_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                ; altsyncram_s0c1                                      ; work         ;
;             |nios2_system_nios2_cpu_cpu_register_bank_b_module:nios2_system_nios2_cpu_cpu_register_bank_b|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_register_bank_b_module:nios2_system_nios2_cpu_cpu_register_bank_b                                                                                                                                                                                                                                         ; nios2_system_nios2_cpu_cpu_register_bank_b_module    ; nios2_system ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_register_bank_b_module:nios2_system_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                           ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_register_bank_b_module:nios2_system_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                ; altsyncram_s0c1                                      ; work         ;
;       |nios2_system_onchip_memory:onchip_memory|                                                                                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_onchip_memory:onchip_memory                                                                                                                                                                                                                                                                                                                                                             ; nios2_system_onchip_memory                           ; nios2_system ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                   ; altsyncram                                           ; work         ;
;             |altsyncram_plc1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 262144      ; 32   ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated                                                                                                                                                                                                                                                                                                    ; altsyncram_plc1                                      ; work         ;
;       |nios2_system_uart:uart|                                                                                                          ; 136 (0)     ; 92 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (0)       ; 5 (0)             ; 87 (0)           ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_uart:uart                                                                                                                                                                                                                                                                                                                                                                               ; nios2_system_uart                                    ; nios2_system ;
;          |nios2_system_uart_regs:the_nios2_system_uart_regs|                                                                            ; 49 (49)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 1 (1)             ; 36 (36)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_regs:the_nios2_system_uart_regs                                                                                                                                                                                                                                                                                                                             ; nios2_system_uart_regs                               ; nios2_system ;
;          |nios2_system_uart_rx:the_nios2_system_uart_rx|                                                                                ; 60 (57)     ; 38 (36)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (21)      ; 4 (2)             ; 34 (34)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx                                                                                                                                                                                                                                                                                                                                 ; nios2_system_uart_rx                                 ; nios2_system ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 0 (0)            ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                             ; altera_std_synchronizer                              ; work         ;
;          |nios2_system_uart_tx:the_nios2_system_uart_tx|                                                                                ; 35 (35)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 25 (25)          ; 0          ; |max10_10m08_top|nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_tx:the_nios2_system_uart_tx                                                                                                                                                                                                                                                                                                                                 ; nios2_system_uart_tx                                 ; nios2_system ;
;    |ptmch_top:ptmch_inst|                                                                                                               ; 70 (0)      ; 55 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 12 (0)            ; 43 (0)           ; 0          ; |max10_10m08_top|ptmch_top:ptmch_inst                                                                                                                                                                                                                                                                                                                                                                                                 ; ptmch_top                                            ; work         ;
;       |ptmch_trg:trg_inst|                                                                                                              ; 70 (70)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 12 (12)           ; 43 (43)          ; 0          ; |max10_10m08_top|ptmch_top:ptmch_inst|ptmch_trg:trg_inst                                                                                                                                                                                                                                                                                                                                                                              ; ptmch_trg                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 166 (1)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (1)       ; 16 (0)            ; 67 (0)           ; 0          ; |max10_10m08_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 165 (0)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 16 (0)            ; 67 (0)           ; 0          ; |max10_10m08_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                     ; alt_sld_fab_with_jtag_input                          ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 165 (0)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 16 (0)            ; 67 (0)           ; 0          ; |max10_10m08_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                  ; alt_sld_fab                                          ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 165 (7)     ; 83 (6)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (1)       ; 16 (4)            ; 67 (0)           ; 0          ; |max10_10m08_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 160 (0)     ; 77 (0)                    ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 12 (0)            ; 67 (0)           ; 0          ; |max10_10m08_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                  ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 160 (116)   ; 77 (49)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (65)      ; 12 (11)           ; 67 (41)          ; 0          ; |max10_10m08_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                     ; sld_jtag_hub                                         ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; 0          ; |max10_10m08_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                             ; sld_rom_sr                                           ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 18 (18)          ; 0          ; |max10_10m08_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                           ; sld_shadow_jsm                                       ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; TRG_PLS  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RESET_N  ; Input    ; --            ; (6) 868 ps    ; --                    ; --  ; --   ;
; CLK50M   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; SPI_CS   ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; SPI_CLK  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; SPI_MOSI ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                  ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; RESET_N                                                                                                                                              ;                   ;         ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[0]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[1]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[2]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[3]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[4]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[5]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[6]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_3d[7]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_mch_sft2                                                                                      ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[3]                                                                                         ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[2]                                                                                         ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[1]                                                                                         ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_pls_cnt[0]                                                                                         ; 1                 ; 6       ;
;      - nios2_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_2d[4]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                                                       ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_cs_sync                                                                                            ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_2d[7]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_2d[6]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_2d[5]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_2d[3]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_2d[2]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_2d[1]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_2d[0]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_mch_sft1                                                                                      ; 1                 ; 6       ;
;      - nios2_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_1d[4]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_cs_sync_sft1                                                                                       ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_spi_cs_2d                                                                                          ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_1d[7]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_1d[6]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_1d[5]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_1d[3]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_1d[2]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_1d[1]                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_1d[0]                                                                                     ; 1                 ; 6       ;
;      - nios2_system:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                         ; 1                 ; 6       ;
;      - nios2_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_chk[4]                                                                                        ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_spi_cs_1d                                                                                          ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_chk[7]                                                                                        ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_chk[6]                                                                                        ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                        ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_chk[3]                                                                                        ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_chk[2]                                                                                        ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                        ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_chk[0]                                                                                        ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_sht[7]~0                                                                                      ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[0]~4                                                                                      ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[3]~2                                                                                      ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[3]~0                                                                                      ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[3]~12                                                                                     ; 1                 ; 6       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[3]~1                                                                                      ; 1                 ; 6       ;
; CLK50M                                                                                                                                               ;                   ;         ;
; SPI_CS                                                                                                                                               ;                   ;         ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_spi_cs_1d~feeder                                                                                   ; 0                 ; 6       ;
; SPI_CLK                                                                                                                                              ;                   ;         ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[1]                                                                                        ; 0                 ; 0       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[2]                                                                                        ; 0                 ; 0       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_sht[0]                                                                                        ; 0                 ; 0       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_sht[1]                                                                                        ; 0                 ; 0       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_sht[2]                                                                                        ; 0                 ; 0       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_sht[3]                                                                                        ; 0                 ; 0       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_sht[4]                                                                                        ; 0                 ; 0       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_sht[5]                                                                                        ; 0                 ; 0       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_sht[6]                                                                                        ; 0                 ; 0       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_sht[7]                                                                                        ; 0                 ; 0       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated                                                                              ; 0                 ; 0       ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated                                                                              ; 0                 ; 0       ;
; SPI_MOSI                                                                                                                                             ;                   ;         ;
;      - ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_sht[0]~feeder                                                                                 ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                   ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK50M                                                                                                                                                                                                                                                                                                                                                                                 ; PIN_27             ; 60      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; CLK50M                                                                                                                                                                                                                                                                                                                                                                                 ; PIN_27             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; RESET_N                                                                                                                                                                                                                                                                                                                                                                                ; PIN_121            ; 53      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; SPI_CLK                                                                                                                                                                                                                                                                                                                                                                                ; PIN_60             ; 12      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                           ; JTAG_X10_Y11_N0    ; 169     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                           ; JTAG_X10_Y11_N0    ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[4]~1                                                                                                                                                                                                                                       ; LCCOMB_X16_Y13_N14 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[4]~1                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y13_N0  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2                                                                                                                                                                                                                                                              ; FF_X14_Y14_N21     ; 187     ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|Equal2~0                                                                                                                                                                                                                                                                ; LCCOMB_X16_Y13_N20 ; 47      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y11_N30 ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[0]~3                                                                                                                                                                                                                                                ; LCCOMB_X17_Y10_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[2]~6                                                                                                                                                                                                                                                         ; LCCOMB_X17_Y10_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[0]~0                                                                                                                                                                                                                                                        ; LCCOMB_X13_Y14_N6  ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~30                                                                                                                                                                                                                                                          ; LCCOMB_X13_Y14_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[13]~4                                                                                                                                                                                                                                              ; LCCOMB_X18_Y11_N2  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                                                                                                                                                                                                                              ; FF_X17_Y12_N9      ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_SETUP                                                                                                                                                                                                                                             ; FF_X18_Y12_N5      ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[0]~7                                                                                                                                                                                                                                                        ; LCCOMB_X15_Y10_N26 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                                                                                                                                                                                                                                            ; FF_X16_Y10_N11     ; 47      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_WRITE                                                                                                                                                                                                                                           ; FF_X16_Y10_N17     ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~23                                                                                                                                                                                                                                                          ; LCCOMB_X16_Y10_N30 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|osc                                                                                                                                                                                                                                                                               ; UNVM_X0_Y11_N40    ; 2       ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; nios2_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                          ; FF_X29_Y10_N5      ; 161     ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; nios2_system:u0|altera_reset_controller:rst_controller_002|r_early_rst                                                                                                                                                                                                                                                                                                                 ; FF_X30_Y10_N9      ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                                                                                                                                  ; FF_X30_Y10_N17     ; 521     ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; nios2_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                              ; FF_X16_Y18_N17     ; 57      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X13_Y9_N8   ; 6       ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_5b92:sd1|wire_pll7_clk[0]                                                                                                                                                                                                                                                                                  ; PLL_1              ; 1224    ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_5b92:sd1|wire_pll7_clk[1]                                                                                                                                                                                                                                                                                  ; PLL_1              ; 43      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_5b92:sd1|wire_pll7_locked                                                                                                                                                                                                                                                                                  ; PLL_1              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_altpll_0:altpll_0|prev_reset                                                                                                                                                                                                                                                                                                                              ; FF_X15_Y18_N5      ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y10_N12 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                              ; LCCOMB_X24_Y8_N22  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|wdata[5]~1                                                                                                                                                                                                                                                                 ; LCCOMB_X24_Y9_N0   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:nios2_system_jtag_uart_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y8_N16  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|fifo_rd~2                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X25_Y14_N26 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                               ; FF_X25_Y11_N17     ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X24_Y11_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                                                                                                          ; LCCOMB_X29_Y11_N22 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                          ; LCCOMB_X27_Y11_N6  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|r_val~0                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y10_N22 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                ; FF_X20_Y10_N19     ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X29_Y11_N12 ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|always0~4                                                                                                                                                                                                                                                   ; LCCOMB_X18_Y18_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~4                                                                                                                                                                                                                                                 ; LCCOMB_X18_Y18_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                        ; LCCOMB_X20_Y11_N28 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                          ; LCCOMB_X22_Y9_N6   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_csr_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y13_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_data_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                  ; LCCOMB_X23_Y11_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y8_N4   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                            ; LCCOMB_X18_Y16_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                            ; LCCOMB_X19_Y14_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                          ; LCCOMB_X18_Y18_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                          ; LCCOMB_X20_Y18_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                ; LCCOMB_X20_Y14_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                 ; LCCOMB_X25_Y10_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~1                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y13_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                 ; LCCOMB_X22_Y10_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y10_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                 ; LCCOMB_X24_Y10_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~1                                                                                                                                                                                                                                                     ; LCCOMB_X24_Y10_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~4                                                                                                                                                                                                                 ; LCCOMB_X17_Y18_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                     ; LCCOMB_X17_Y18_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                 ; LCCOMB_X20_Y8_N18  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~1                                                                                                                                                                                                                                                     ; LCCOMB_X19_Y8_N24  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                 ; LCCOMB_X22_Y14_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_006|update_grant~1                                                                                                                                                                                                                                                     ; LCCOMB_X22_Y14_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                     ; LCCOMB_X25_Y14_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y14_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X15_Y19_N28 ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                ; FF_X19_Y15_N5      ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X22_Y17_N28 ; 62      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                             ; FF_X25_Y15_N21     ; 44      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                         ; FF_X23_Y14_N23     ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                              ; LCCOMB_X19_Y12_N6  ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                        ; FF_X19_Y17_N3      ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                       ; FF_X19_Y20_N5      ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|R_src1~31                                                                                                                                                                                                                                                                                              ; LCCOMB_X22_Y22_N8  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y19_N10 ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_ienable_reg_nxt~0                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y21_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                              ; LCCOMB_X27_Y13_N4  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                ; FF_X23_Y14_N3      ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|av_ld_byte0_data[1]~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y17_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                  ; LCCOMB_X23_Y17_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y17_N24 ; 32      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                               ; FF_X20_Y10_N3      ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_system_nios2_cpu_cpu_debug_slave_sysclk|jxuir                  ; FF_X16_Y7_N7       ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X16_Y8_N22  ; 5       ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X16_Y7_N2   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_system_nios2_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X16_Y7_N24  ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_system_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X20_Y6_N13      ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_tck:the_nios2_system_nios2_cpu_cpu_debug_slave_tck|sr[33]~28                    ; LCCOMB_X14_Y6_N20  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_tck:the_nios2_system_nios2_cpu_cpu_debug_slave_tck|sr[37]~21                    ; LCCOMB_X14_Y6_N12  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_tck:the_nios2_system_nios2_cpu_cpu_debug_slave_tck|sr[5]~13                     ; LCCOMB_X20_Y6_N8   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_sdr~0                                  ; LCCOMB_X20_Y6_N26  ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_system_nios2_cpu_cpu_debug_slave_phy|virtual_state_uir~0                                  ; LCCOMB_X20_Y6_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_system_nios2_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                              ; LCCOMB_X18_Y8_N0   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_oci_break:the_nios2_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[13]~1                                                                                                            ; LCCOMB_X16_Y7_N18  ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]~11                                                                                                                        ; LCCOMB_X16_Y8_N0   ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem|MonDReg[18]~22                                                                                                                       ; LCCOMB_X16_Y8_N16  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem|ociram_reset_req                                                                                                                     ; LCCOMB_X11_Y9_N4   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                       ; LCCOMB_X16_Y8_N28  ; 2       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_onchip_memory:onchip_memory|wren~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X19_Y8_N18  ; 32      ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_regs:the_nios2_system_uart_regs|control_wr_strobe                                                                                                                                                                                                                                                                             ; LCCOMB_X18_Y16_N4  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|got_new_char                                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y15_N6  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]~0                                                                                                                                                                                                                                          ; LCCOMB_X13_Y16_N20 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_tx:the_nios2_system_uart_tx|always4~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y15_N26 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_tx:the_nios2_system_uart_tx|tx_wr_strobe_onset~1                                                                                                                                                                                                                                                                              ; LCCOMB_X16_Y16_N20 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_tx:the_nios2_system_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[8]~1                                                                                                                                                                                                                                   ; LCCOMB_X15_Y16_N18 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_chk[0]~2                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X15_Y4_N20  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[3]~0                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X16_Y4_N22  ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_sht[7]~0                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y4_N22  ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                               ; FF_X23_Y5_N15      ; 57      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                    ; LCCOMB_X23_Y6_N20  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                      ; LCCOMB_X23_Y6_N16  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                    ; LCCOMB_X20_Y7_N12  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2                                       ; LCCOMB_X20_Y6_N20  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                                       ; LCCOMB_X22_Y8_N30  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                                                        ; LCCOMB_X22_Y7_N6   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14                                         ; LCCOMB_X24_Y6_N2   ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~15                                         ; LCCOMB_X20_Y6_N24  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                            ; LCCOMB_X23_Y5_N28  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                ; LCCOMB_X22_Y8_N14  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~20                                 ; LCCOMB_X23_Y6_N10  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~22                            ; LCCOMB_X22_Y6_N26  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~23                            ; LCCOMB_X20_Y6_N2   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                    ; FF_X23_Y5_N5       ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                   ; FF_X23_Y5_N7       ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                    ; FF_X23_Y8_N31      ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                    ; FF_X23_Y7_N1       ; 46      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                             ; LCCOMB_X23_Y5_N18  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                   ; FF_X22_Y5_N25      ; 29      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                 ; LCCOMB_X20_Y6_N30  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                          ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK50M                                                                                                                                        ; PIN_27             ; 60      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                  ; JTAG_X10_Y11_N0    ; 169     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0                      ; LCCOMB_X27_Y11_N30 ; 2       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|osc                                      ; UNVM_X0_Y11_N40    ; 2       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; nios2_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X29_Y10_N5      ; 161     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; nios2_system:u0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                         ; FF_X30_Y10_N17     ; 521     ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; nios2_system:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                         ; LCCOMB_X13_Y9_N8   ; 6       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_5b92:sd1|wire_pll7_clk[0]                                         ; PLL_1              ; 1224    ; 49                                   ; Global Clock         ; GCLK3            ; --                        ;
; nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_5b92:sd1|wire_pll7_clk[1]                                         ; PLL_1              ; 43      ; 2                                    ; Global Clock         ; GCLK4            ; --                        ;
; nios2_system:u0|nios2_system_altpll_0:altpll_0|prev_reset                                                                                     ; FF_X15_Y18_N5      ; 2       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X26_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X26_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_ocimem:the_nios2_system_nios2_cpu_cpu_nios2_ocimem|nios2_system_nios2_cpu_cpu_ociram_sp_ram_module:nios2_system_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None ; M9K_X8_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_register_bank_a_module:nios2_system_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X26_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_register_bank_b_module:nios2_system_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None ; M9K_X26_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; nios2_system:u0|nios2_system_onchip_memory:onchip_memory|altsyncram:the_altsyncram|altsyncram_plc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                   ; AUTO ; Single Port      ; Single Clock ; 8192         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 262144 ; 8192                        ; 32                          ; --                          ; --                          ; 262144              ; 32   ; None ; M9K_X26_Y18_N0, M9K_X26_Y2_N0, M9K_X26_Y16_N0, M9K_X8_Y1_N0, M9K_X26_Y17_N0, M9K_X26_Y6_N0, M9K_X8_Y2_N0, M9K_X5_Y3_N0, M9K_X26_Y10_N0, M9K_X26_Y3_N0, M9K_X8_Y8_N0, M9K_X26_Y5_N0, M9K_X8_Y6_N0, M9K_X26_Y1_N0, M9K_X8_Y4_N0, M9K_X26_Y11_N0, M9K_X5_Y8_N0, M9K_X26_Y4_N0, M9K_X8_Y5_N0, M9K_X26_Y7_N0, M9K_X26_Y8_N0, M9K_X26_Y15_N0, M9K_X8_Y3_N0, M9K_X26_Y13_N0, M9K_X5_Y6_N0, M9K_X5_Y4_N0, M9K_X5_Y9_N0, M9K_X5_Y7_N0, M9K_X5_Y2_N0, M9K_X26_Y14_N0, M9K_X8_Y7_N0, M9K_X5_Y5_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,581 / 27,275 ( 17 % ) ;
; C16 interconnects     ; 40 / 1,240 ( 3 % )      ;
; C4 interconnects      ; 2,306 / 20,832 ( 11 % ) ;
; Direct links          ; 623 / 27,275 ( 2 % )    ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 1,363 / 8,064 ( 17 % )  ;
; R24 interconnects     ; 60 / 1,320 ( 5 % )      ;
; R4 interconnects      ; 2,918 / 28,560 ( 10 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.17) ; Number of LABs  (Total = 224) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 17                            ;
; 2                                           ; 7                             ;
; 3                                           ; 6                             ;
; 4                                           ; 1                             ;
; 5                                           ; 4                             ;
; 6                                           ; 6                             ;
; 7                                           ; 5                             ;
; 8                                           ; 5                             ;
; 9                                           ; 8                             ;
; 10                                          ; 3                             ;
; 11                                          ; 7                             ;
; 12                                          ; 10                            ;
; 13                                          ; 6                             ;
; 14                                          ; 19                            ;
; 15                                          ; 21                            ;
; 16                                          ; 99                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.17) ; Number of LABs  (Total = 224) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 124                           ;
; 1 Clock                            ; 193                           ;
; 1 Clock enable                     ; 72                            ;
; 1 Sync. clear                      ; 13                            ;
; 1 Sync. load                       ; 31                            ;
; 2 Async. clears                    ; 21                            ;
; 2 Clock enables                    ; 19                            ;
; 2 Clocks                           ; 13                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.52) ; Number of LABs  (Total = 224) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 11                            ;
; 2                                            ; 5                             ;
; 3                                            ; 5                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 4                             ;
; 7                                            ; 0                             ;
; 8                                            ; 2                             ;
; 9                                            ; 4                             ;
; 10                                           ; 5                             ;
; 11                                           ; 3                             ;
; 12                                           ; 0                             ;
; 13                                           ; 6                             ;
; 14                                           ; 5                             ;
; 15                                           ; 9                             ;
; 16                                           ; 11                            ;
; 17                                           ; 5                             ;
; 18                                           ; 11                            ;
; 19                                           ; 7                             ;
; 20                                           ; 21                            ;
; 21                                           ; 6                             ;
; 22                                           ; 10                            ;
; 23                                           ; 16                            ;
; 24                                           ; 20                            ;
; 25                                           ; 10                            ;
; 26                                           ; 11                            ;
; 27                                           ; 6                             ;
; 28                                           ; 5                             ;
; 29                                           ; 5                             ;
; 30                                           ; 8                             ;
; 31                                           ; 4                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.53) ; Number of LABs  (Total = 224) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 22                            ;
; 2                                               ; 9                             ;
; 3                                               ; 7                             ;
; 4                                               ; 10                            ;
; 5                                               ; 14                            ;
; 6                                               ; 9                             ;
; 7                                               ; 18                            ;
; 8                                               ; 15                            ;
; 9                                               ; 18                            ;
; 10                                              ; 18                            ;
; 11                                              ; 19                            ;
; 12                                              ; 17                            ;
; 13                                              ; 16                            ;
; 14                                              ; 10                            ;
; 15                                              ; 5                             ;
; 16                                              ; 13                            ;
; 17                                              ; 0                             ;
; 18                                              ; 3                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 17.04) ; Number of LABs  (Total = 224) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 6                             ;
; 3                                            ; 12                            ;
; 4                                            ; 10                            ;
; 5                                            ; 6                             ;
; 6                                            ; 5                             ;
; 7                                            ; 5                             ;
; 8                                            ; 5                             ;
; 9                                            ; 7                             ;
; 10                                           ; 5                             ;
; 11                                           ; 8                             ;
; 12                                           ; 11                            ;
; 13                                           ; 8                             ;
; 14                                           ; 7                             ;
; 15                                           ; 5                             ;
; 16                                           ; 8                             ;
; 17                                           ; 7                             ;
; 18                                           ; 7                             ;
; 19                                           ; 6                             ;
; 20                                           ; 12                            ;
; 21                                           ; 8                             ;
; 22                                           ; 10                            ;
; 23                                           ; 4                             ;
; 24                                           ; 8                             ;
; 25                                           ; 6                             ;
; 26                                           ; 5                             ;
; 27                                           ; 5                             ;
; 28                                           ; 7                             ;
; 29                                           ; 5                             ;
; 30                                           ; 4                             ;
; 31                                           ; 3                             ;
; 32                                           ; 2                             ;
; 33                                           ; 4                             ;
; 34                                           ; 7                             ;
; 35                                           ; 1                             ;
; 36                                           ; 1                             ;
; 37                                           ; 2                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 10        ; 0            ; 10        ; 0            ; 0            ; 10        ; 10        ; 0            ; 10        ; 10        ; 1            ; 0            ; 0            ; 0            ; 5            ; 1            ; 0            ; 5            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 10        ; 0            ; 0            ;
; Total Unchecked     ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 0         ; 10           ; 0         ; 10           ; 10           ; 0         ; 0         ; 10           ; 0         ; 0         ; 9            ; 10           ; 10           ; 10           ; 5            ; 9            ; 10           ; 5            ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 10           ; 0         ; 10           ; 10           ;
; Total Fail          ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; TRG_PLS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESET_N             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK50M              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_CS              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_CLK             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_MOSI            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; On                     ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                     ;
+-----------------------------------------+-------------------------------------+-------------------+
; Source Clock(s)                         ; Destination Clock(s)                ; Delay Added in ns ;
+-----------------------------------------+-------------------------------------+-------------------+
; u0|altpll_0|sd1|pll7|clk[0]             ; u0|altpll_0|sd1|pll7|clk[0]         ; 15.4              ;
; SPI_CLK,u0|altpll_0|sd1|pll7|clk[1],I/O ; SPI_CLK                             ; 12.4              ;
; u0|altpll_0|sd1|pll7|clk[1],I/O         ; SPI_CLK                             ; 8.1               ;
; u0|altpll_0|sd1|pll7|clk[1]             ; SPI_CLK                             ; 4.2               ;
; u0|altpll_0|sd1|pll7|clk[1]             ; SPI_CLK,u0|altpll_0|sd1|pll7|clk[1] ; 2.3               ;
; u0|altpll_0|sd1|pll7|clk[1],I/O         ; SPI_CLK,u0|altpll_0|sd1|pll7|clk[1] ; 2.1               ;
+-----------------------------------------+-------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                         ; Destination Register                                                                                                                                                                                                                                                      ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_cs_sync                                                                                                                                                                                                                                                                                                                      ; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[2]                                                                                                                                                                                                                    ; 4.772             ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_cs_sync_sft2                                                                                                                                                                                                                                                                                                                 ; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated                                                                                                                                                                                                          ; 4.683             ;
; RESET_N                                                                                                                                                                                                                                                                                                                                                                 ; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated                                                                                                                                                                                                          ; 3.545             ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[3]~1                                                                                                                                                                                                                                                                                                                ; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated                                                                                                                                                                                                          ; 2.356             ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[3]~_emulated                                                                                                                                                                                                                                                                                                        ; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated                                                                                                                                                                                                          ; 2.356             ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated                                                                                                                                                                                                                                                                                                        ; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated                                                                                                                                                                                                          ; 2.348             ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[2]                                                                                                                                                                                                                                                                                                                  ; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated                                                                                                                                                                                                          ; 1.178             ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[1]                                                                                                                                                                                                                                                                                                                  ; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_cnt[0]~_emulated                                                                                                                                                                                                          ; 1.178             ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                                                                                                                                                                      ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 1.027             ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                                                                                                                                                                                                      ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.859             ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_data_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.815             ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator|read_accepted                                                                                                                                                                                                                  ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.577             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|d_read                                                                                                                                                                                                                                                                                  ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.577             ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator|read_accepted                                                                                                                                                                                                                         ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.577             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                  ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.577             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_alu_result[16]                                                                                                                                                                                                                                                                        ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_alu_result[18]                                                                                                                                                                                                                                                                        ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                                ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                                ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_alu_result[17]                                                                                                                                                                                                                                                                        ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_alu_result[11]                                                                                                                                                                                                                                                                        ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_alu_result[13]                                                                                                                                                                                                                                                                        ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                                ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_alu_result[14]                                                                                                                                                                                                                                                                        ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_alu_result[8]                                                                                                                                                                                                                                                                         ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_alu_result[10]                                                                                                                                                                                                                                                                        ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|F_pc[9]                                                                                                                                                                                                                                                                                 ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_alu_result[12]                                                                                                                                                                                                                                                                        ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|F_pc[8]                                                                                                                                                                                                                                                                                 ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_alu_result[6]                                                                                                                                                                                                                                                                         ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_alu_result[5]                                                                                                                                                                                                                                                                         ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                                 ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|F_pc[11]                                                                                                                                                                                                                                                                                ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                 ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                                                 ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                                 ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                                ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                                 ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_alu_result[9]                                                                                                                                                                                                                                                                         ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|d_write                                                                                                                                                                                                                                                                                 ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator|write_accepted                                                                                                                                                                                                                        ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|F_pc[2]                                                                                                                                                                                                                                                                                 ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_alu_result[7]                                                                                                                                                                                                                                                                         ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_alu_result[15]                                                                                                                                                                                                                                                                        ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_alu_result[4]                                                                                                                                                                                                                                                                         ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.555             ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state.READ_STATE_IDLE                                                                                                                                                                                                                               ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.522             ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_drclk_neg_pos_reg                                                                                                                                                                                                                                 ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.386             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3]                                                                                                                                              ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a0~portb_address_reg0                                 ; 0.385             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2]                                                                                                                                              ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a0~portb_address_reg0                                 ; 0.385             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1]                                                                                                                                              ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a0~portb_address_reg0                                 ; 0.385             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0]                                                                                                                                              ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a0~portb_address_reg0                                 ; 0.385             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4]                                                                                                                                              ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a0~portb_address_reg0                                 ; 0.385             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5]                                                                                                                                              ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a7~portb_address_reg0                                 ; 0.385             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[3]                                                                                                                                              ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a5~portb_address_reg0                                 ; 0.385             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[2]                                                                                                                                              ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a5~portb_address_reg0                                 ; 0.385             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[1]                                                                                                                                              ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a5~portb_address_reg0                                 ; 0.385             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0]                                                                                                                                              ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a5~portb_address_reg0                                 ; 0.385             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[4]                                                                                                                                              ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a5~portb_address_reg0                                 ; 0.385             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[5]                                                                                                                                              ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a3~portb_address_reg0                                 ; 0.385             ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state.ERASE_STATE_IDLE                                                                                                                                                                                                                             ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.303             ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state.WRITE_STATE_IDLE                                                                                                                                                                                                                             ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.303             ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_drclk_neg_pos_write_reg                                                                                                                                                                                                                           ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.291             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3]                                                                                                                                                    ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a6~porta_address_reg0                                 ; 0.271             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2]                                                                                                                                                    ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a6~porta_address_reg0                                 ; 0.271             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1]                                                                                                                                                    ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a6~porta_address_reg0                                 ; 0.271             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0]                                                                                                                                                    ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a6~porta_address_reg0                                 ; 0.271             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4]                                                                                                                                                    ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a6~porta_address_reg0                                 ; 0.271             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5]                                                                                                                                                    ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_w:the_nios2_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a0~porta_address_reg0                                 ; 0.271             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4]                                                                                                                                                    ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a5~porta_address_reg0                                 ; 0.271             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3]                                                                                                                                                    ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a5~porta_address_reg0                                 ; 0.271             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2]                                                                                                                                                    ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a5~porta_address_reg0                                 ; 0.271             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1]                                                                                                                                                    ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a5~porta_address_reg0                                 ; 0.271             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0]                                                                                                                                                    ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a5~porta_address_reg0                                 ; 0.271             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5]                                                                                                                                                    ; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|nios2_system_jtag_uart_scfifo_r:the_nios2_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ram_block1a5~porta_address_reg0                                 ; 0.271             ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drdin_neg_reg                                                                                                                                                                                                                                      ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|drdout[31]                                                                                                                                                           ; 0.203             ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                    ; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                      ; 0.171             ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                        ; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                          ; 0.163             ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                    ; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                      ; 0.163             ;
; nios2_system:u0|nios2_system_jtag_uart:jtag_uart|ien_AE                                                                                                                                                                                                                                                                                                                 ; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_ipending_reg[0]                                                                                                                                                                         ; 0.163             ;
; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                    ; nios2_system:u0|nios2_system_mm_interconnect_0:mm_interconnect_0|nios2_system_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                      ; 0.163             ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|enable_drclk_neg_reg                                                                                                                                                                                                                                     ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.158             ;
; nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                        ; nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|baud_clk_en                                                                                                                                                                          ; 0.155             ;
; nios2_system:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                       ; nios2_system:u0|altera_reset_controller:rst_controller_002|r_sync_rst                                                                                                                                                                                                     ; 0.152             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[4]  ; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_oci_break:the_nios2_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[4]  ; 0.152             ;
; nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_regs:the_nios2_system_uart_regs|control_reg[8]                                                                                                                                                                                                                                                                 ; nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_regs:the_nios2_system_uart_regs|readdata[8]                                                                                                                                                                      ; 0.152             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[21] ; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_oci_break:the_nios2_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[21] ; 0.152             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[25] ; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_oci_break:the_nios2_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[25] ; 0.152             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_system_nios2_cpu_cpu_debug_slave_wrapper|nios2_system_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_system_nios2_cpu_cpu_debug_slave_sysclk|jdo[2]  ; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_oci_break:the_nios2_system_nios2_cpu_cpu_nios2_oci_break|break_readreg[2]  ; 0.150             ;
; nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|do_start_rx                                                                                                                                                                                                                                                                        ; nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                                                                                                                               ; 0.148             ;
; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|R_compare_op[1]                                                                                                                                                                                                                                                                         ; nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_cmp_result                                                                                                                                                                              ; 0.131             ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_chk[5]                                                                                                                                                                                                                                                                                                                  ; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_1d[5]                                                                                                                                                                                                                 ; 0.115             ;
; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|ar_inst_chk[1]                                                                                                                                                                                                                                                                                                                  ; ptmch_top:ptmch_inst|ptmch_trg:trg_inst|sr_inst_chk_1d[1]                                                                                                                                                                                                                 ; 0.115             ;
; CLK50M                                                                                                                                                                                                                                                                                                                                                                  ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|ufm_block~XE_YE_TO_CLK                                                                                                                                               ; 0.070             ;
; nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                                             ; nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_rx:the_nios2_system_uart_rx|baud_clk_en                                                                                                                                                                          ; 0.051             ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[17]                                                                                                                                                                                                                         ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[17]                                                                                                                                        ; 0.050             ;
; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[18]                                                                                                                                                                                                                         ; nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[18]                                                                                                                                        ; 0.050             ;
; nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_regs:the_nios2_system_uart_regs|control_reg[6]                                                                                                                                                                                                                                                                 ; nios2_system:u0|nios2_system_uart:uart|nios2_system_uart_regs:the_nios2_system_uart_regs|irq                                                                                                                                                                              ; 0.046             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10M08SAE144C8G for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_5b92:sd1|pll7" as MAX 10 PLL type File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v Line: 151
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_5b92:sd1|wire_pll7_clk[0] port File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v Line: 151
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_5b92:sd1|wire_pll7_clk[1] port File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v Line: 151
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SAE144C8GES is compatible
    Info (176445): Device 10M04SAE144C8G is compatible
    Info (176445): Device 10M16SAE144C8G is compatible
    Info (176445): Device 10M25SAE144C8G is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location 129
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location 136
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location 138
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'max10.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 181.818 -name {u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc} {u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc}
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[0]} {u0|altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[1]} {u0|altpll_0|sd1|pll7|clk[1]}
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash.sdc'
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/suyama84/documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: altera_internal_jtag  from: tck  to: tckutap
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u0|altpll_0|sd1|pll7|clk[0] with master clock period: 10.000 found on PLL node: u0|altpll_0|sd1|pll7|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: u0|altpll_0|sd1|pll7|clk[1] with master clock period: 10.000 found on PLL node: u0|altpll_0|sd1|pll7|clk[1] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From SPI_CLK (Rise) to SPI_CLK (Rise) (setup and hold)
    Critical Warning (332169): From u0|altpll_0|sd1|pll7|clk[1] (Rise) to SPI_CLK (Rise) (setup and hold)
    Critical Warning (332169): From CLK50M (Rise) to CLK50M (Rise) (setup and hold)
    Critical Warning (332169): From u0|altpll_0|sd1|pll7|clk[0] (Rise) to CLK50M (Rise) (setup and hold)
    Critical Warning (332169): From u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc (Rise) to u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc (Rise) (setup and hold)
    Critical Warning (332169): From u0|altpll_0|sd1|pll7|clk[0] (Rise) to u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc (Rise) (setup and hold)
    Critical Warning (332169): From CLK50M (Rise) to u0|altpll_0|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc (Rise) to u0|altpll_0|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|altpll_0|sd1|pll7|clk[0] (Rise) to u0|altpll_0|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|altpll_0|sd1|pll7|clk[0] (Fall) to u0|altpll_0|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From u0|altpll_0|sd1|pll7|clk[0] (Rise) to u0|altpll_0|sd1|pll7|clk[0] (Fall) (setup and hold)
    Critical Warning (332169): From SPI_CLK (Rise) to u0|altpll_0|sd1|pll7|clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From u0|altpll_0|sd1|pll7|clk[1] (Rise) to u0|altpll_0|sd1|pll7|clk[1] (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   10.000       CLK50M
    Info (332111):    9.000      SPI_CLK
    Info (332111):    5.000 u0|altpll_0|sd1|pll7|clk[0]
    Info (332111):    2.500 u0|altpll_0|sd1|pll7|clk[1]
    Info (332111):  181.818 u0|onchip_flash|altera_onchip_flash_block|ufm_block|osc
Info (176353): Automatically promoted node CLK50M~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv Line: 18
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_5b92:sd1|wire_pll7_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node nios2_system:u0|nios2_system_altpll_0:altpll_0|nios2_system_altpll_0_altpll_5b92:sd1|wire_pll7_clk[1] (placed in counter C1 of PLL_1) File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v Line: 193
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_block:altera_onchip_flash_block|osc  File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/rtl/altera_onchip_flash_block.v Line: 147
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios2_system:u0|altera_reset_controller:rst_controller_002|r_sync_rst  File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios2_system:u0|altera_reset_controller:rst_controller_002|WideOr0~0 File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|W_rf_wren File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_nios2_cpu_cpu.v Line: 3451
        Info (176357): Destination node nios2_system:u0|nios2_system_nios2_cpu:nios2_cpu|nios2_system_nios2_cpu_cpu:cpu|nios2_system_nios2_cpu_cpu_nios2_oci:the_nios2_system_nios2_cpu_cpu_nios2_oci|nios2_system_nios2_cpu_cpu_nios2_oci_debug:the_nios2_system_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node nios2_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_waitrequest~5 File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_onchip_flash_avmm_data_controller.v Line: 180
        Info (176357): Destination node nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0
Info (176353): Automatically promoted node nios2_system:u0|altera_reset_controller:rst_controller|merged_reset~0  File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios2_system:u0|altera_onchip_flash:onchip_flash|altera_onchip_flash_avmm_data_controller:avmm_data_controller|always9~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node nios2_system:u0|nios2_system_altpll_0:altpll_0|prev_reset  File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v Line: 275
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node nios2_system:u0|nios2_system_altpll_0:altpll_0|readdata[0]~1 File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/db/ip/nios2_system/submodules/nios2_system_altpll_0.v Line: 259
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "Arduino_IO0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Arduino_IO1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Arduino_IO10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Arduino_IO11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Arduino_IO12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Arduino_IO13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Arduino_IO2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Arduino_IO3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Arduino_IO4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Arduino_IO5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Arduino_IO6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Arduino_IO7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Arduino_IO8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "Arduino_IO9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIFFIO_L20P_CLK1P" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIFFIO_L27N_PLL_CLKOUTN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIFFIO_L27P_PLL_CLKOUTP" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIFFIO_R16N_CLK3N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIFFIO_R16P_CLK3P" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIFFIO_R27N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIFFIO_R28N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIFFIO_R28P" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIFFIO_R33N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIFFIO_R33P" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIFFIO_T10N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIFFIO_T10P" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIFFIO_T1N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIFFIO_T1P" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIFFIO_T4N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "DIFFIO_T6P" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RXD_IN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SGTP_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SGTP_DAT[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SGTP_DAT[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SGTP_DAT[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SGTP_DAT[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SWITCH1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SWITCH2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SWITCH3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SWITCH4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SWITCH5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TXD_OUT" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:13
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 9% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:12
Info (11888): Total time spent on timing analysis during the Fitter is 7.75 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:16
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin RESET_N uses I/O standard 3.3-V LVCMOS at 121 File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv Line: 19
    Info (169178): Pin CLK50M uses I/O standard 3.3-V LVCMOS at 27 File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv Line: 18
    Info (169178): Pin SPI_CS uses I/O standard 3.3-V LVCMOS at 59 File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv Line: 21
    Info (169178): Pin SPI_CLK uses I/O standard 3.3-V LVCMOS at 60 File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv Line: 22
    Info (169178): Pin SPI_MOSI uses I/O standard 3.3-V LVCMOS at 58 File: C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/max10_10m08_top.sv Line: 23
Info (144001): Generated suppressed messages file C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 5395 megabytes
    Info: Processing ended: Wed Jul 10 21:28:42 2024
    Info: Elapsed time: 00:01:02
    Info: Total CPU time (on all processors): 00:01:21


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/suyama84/Documents/fpga/max10_10m08_ptmch/output_files/top.fit.smsg.


