[Documentation](../../README.md) > [Bytecode Format](../README.md) > [Effective Address](../EffectiveAddress.md)

## General Purpose Register Indirect with (Scaled) Index and Displacement

The contents of the register, plus an optionally scaled index value taken from a second register, plus the signed 8 or 32-bit displacement are used as the address of the operand in memory. The index size and scale factor are selectable.

General syntax: `<D>(r<A>, r<I>.<b|w|l|q> [ * <2|4|8>])` or `(<D>, r<A>, r<I>.<b|w|l|q> [ * <2|4|8>])`

Examples:

        ; decimal displacement
        10(r0, r1.w)
        -5(a0, d1.l * 2)
        (-20, r0, a0.l * 4)

        ; hexadecimal displacent
        0xFFFE(sp, r5.b * 8)
        (0xFFFE, sp, r5.b * 8)
        $FFFE(sp, r5.b * 8)
        ($FFFE, sp, r5.b * 8)

        ; octal displacent
        070(sp, r5.b * 8)
        (070, sp, r5.b * 8)
        @70(sp, r5.b * 8)
        (@70, sp, r5.b * 8)

        ; binaru displacent
        0b200(sp, r5.b * 8)
        (0b100, sp, r5.b * 8)
        %100(sp, r5.b * 8)
        (%100, sp, r5.b * 8)


* Allowed base register names: r0 ... r15, a0 ... a7, sp
* Allowed index register names: r0 ... r15, d0 ... d7, a0 ... a7, sp
* All bits of the base register are used.
* For .b, .w and .l sized indexes, the register fragment is treated as a signed value:
    - For a .b index, a register value of 0x00000000000000FF is interpreted as -1, not 255.
* D = -2147483648 ... 2147483647
* For values of D in the range -128 to 127, the displacement is stored as an 8 bit value.
* Binary, Octal, Decimal and Hexadecimal displacements are allowed.
    - Only decimal values accept a sign.

| Mode | Bytecode | Ext 0 | Ext 1  | Ext 2 | Ext 3 | Ext 4 |
| - | - | - | - | - | - | - |
| `<D8>(r<A>, r<I>.b)` | REG_IND_IDXB_DSP8 | 0x*AI* | 0x*DD* |  |  |  |
| `<D8>(r<A>, r<I>.w)` | REG_IND_IDXW_DSP8 | 0x*AI* | 0x*DD* |  |  |  |
| `<D8>(r<A>, r<I>.l)` | REG_IND_IDXL_DSP8 | 0x*AI* | 0x*DD* |  |  |  |
| `<D8>(r<A>, r<I>.q)` | REG_IND_IDXQ_DSP8 | 0x*AI* | 0x*DD* |  |  |  |
| `<D8>(r<A>, r<I>.b * 2)` | REG_IND_IDXB_2_DSP8 | 0x*AI* | 0x*DD* |  |  |  |
| `<D8>(r<A>, r<I>.w * 2)` | REG_IND_IDXW_2_DSP8 | 0x*AI* | 0x*DD* |  |  |  |
| `<D8>(r<A>, r<I>.l * 2)` | REG_IND_IDXL_2_DSP8 | 0x*AI* | 0x*DD* |  |  |  |
| `<D8>(r<A>, r<I>.q * 2)` | REG_IND_IDXQ_2_DSP8 | 0x*AI* | 0x*DD* |  |  |  |
| `<D8>(r<A>, r<I>.b * 4)` | REG_IND_IDXB_4_DSP8 | 0x*AI* | 0x*DD* |  |  |  |
| `<D8>(r<A>, r<I>.w * 4)` | REG_IND_IDXW_4_DSP8 | 0x*AI* | 0x*DD* |  |  |  |
| `<D8>(r<A>, r<I>.l * 4)` | REG_IND_IDXL_4_DSP8 | 0x*AI* | 0x*DD* |  |  |  |
| `<D8>(r<A>, r<I>.q * 4)` | REG_IND_IDXQ_4_DSP8 | 0x*AI* | 0x*DD* |  |  |  |
| `<D8>(r<A>, r<I>.b * 8)` | REG_IND_IDXB_8_DSP8 | 0x*AI* | 0x*DD* |  |  |  |
| `<D8>(r<A>, r<I>.w * 8)` | REG_IND_IDXW_8_DSP8 | 0x*AI* | 0x*DD* |  |  |  |
| `<D8>(r<A>, r<I>.l * 8)` | REG_IND_IDXL_8_DSP8 | 0x*AI* | 0x*DD* |  |  |  |
| `<D8>(r<A>, r<I>.q * 8)` | REG_IND_IDXQ_8_DSP8 | 0x*AI* | 0x*DD* |  |  |  |
| `<D32>(r<A>, r<I>.b)` | REG_IND_IDXB_DSP | 0x*AI* | 0x*DD* | 0x*DD* | 0x*DD* | 0x*DD* |
| `<D32>(r<A>, r<I>.w)` | REG_IND_IDXW_DSP | 0x*AI* | 0x*DD* | 0x*DD* | 0x*DD* | 0x*DD* |
| `<D32>(r<A>, r<I>.l)` | REG_IND_IDXL_DSP | 0x*AI* | 0x*DD* | 0x*DD* | 0x*DD* | 0x*DD* |
| `<D32>(r<A>, r<I>.q)` | REG_IND_IDXQ_DSP | 0x*AI* | 0x*DD* | 0x*DD* | 0x*DD* | 0x*DD* |
| `<D32>(r<A>, r<I>.b * 2)` | REG_IND_IDXB_2_DSP | 0x*AI* | 0x*DD* | 0x*DD* | 0x*DD* | 0x*DD* |
| `<D32>(r<A>, r<I>.w * 2)` | REG_IND_IDXW_2_DSP | 0x*AI* | 0x*DD* | 0x*DD* | 0x*DD* | 0x*DD* |
| `<D32>(r<A>, r<I>.l * 2)` | REG_IND_IDXL_2_DSP | 0x*AI* | 0x*DD* | 0x*DD* | 0x*DD* | 0x*DD* |
| `<D32>(r<A>, r<I>.q * 2)` | REG_IND_IDXQ_2_DSP | 0x*AI* | 0x*DD* | 0x*DD* | 0x*DD* | 0x*DD* |
| `<D32>(r<A>, r<I>.b * 4)` | REG_IND_IDXB_4_DSP | 0x*AI* | 0x*DD* | 0x*DD* | 0x*DD* | 0x*DD* |
| `<D32>(r<A>, r<I>.w * 4)` | REG_IND_IDXW_4_DSP | 0x*AI* | 0x*DD* | 0x*DD* | 0x*DD* | 0x*DD* |
| `<D32>(r<A>, r<I>.l * 4)` | REG_IND_IDXL_4_DSP | 0x*AI* | 0x*DD* | 0x*DD* | 0x*DD* | 0x*DD* |
| `<D32>(r<A>, r<I>.q * 4)` | REG_IND_IDXQ_4_DSP | 0x*AI* | 0x*DD* | 0x*DD* | 0x*DD* | 0x*DD* |
| `<D32>(r<A>, r<I>.b * 8)` | REG_IND_IDXB_8_DSP | 0x*AI* | 0x*DD* | 0x*DD* | 0x*DD* | 0x*DD* |
| `<D32>(r<A>, r<I>.w * 8)` | REG_IND_IDXW_8_DSP | 0x*AI* | 0x*DD* | 0x*DD* | 0x*DD* | 0x*DD* |
| `<D32>(r<A>, r<I>.l * 8)` | REG_IND_IDXL_8_DSP | 0x*AI* | 0x*DD* | 0x*DD* | 0x*DD* | 0x*DD* |
| `<D32>(r<A>, r<I>.q * 8)` | REG_IND_IDXQ_8_DSP | 0x*AI* | 0x*DD* | 0x*DD* | 0x*DD* | 0x*DD* |

[<< General Purpose Register Indirect with (Scaled) Index](./p_9.md) | [Integer Immediate >>](./p_11.md)
