<p align="center">
  <img src="https://media1.giphy.com/media/v1.Y2lkPTc5MGI3NjExY3FtbTQ2aHBneHZla2ZoaXlwanIwZXppNjk2ZGhhcDVidm5iazEwYSZlcD12MV9pbnRlcm5hbF9naWZfYnlfaWQmY3Q9Zw/f3iwJFOVOwuy7K6FFw/giphy.gif" width="1000" />
</p>



### üí´ About Me:
 üî≠ I‚Äôm currently working on **Analog Front-End OTA Design for Next-Generation Systems**.  <br>üëØ I‚Äôm looking to collaborate on **circuit design and signal processing projects** that push the limits of low-power, high-performance systems.  <br>ü§ù I‚Äôm looking for help with **analog layout techniques and tape-out level design practices**.  <br>üå± I‚Äôm currently learning **advanced analog IC design, Verilog for AMS, and layout considerations**.  <br>üí¨ Ask me about **OTA design, comparators, ADCs, and bridging analog with digital signal processing**.  <br>‚ö° Fun fact: I see **analog circuits as art** ‚Äî balancing speed, power, and precision feels like solving a puzzle every time.  <br>


### üåê Socials:
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/priyanshusaurabh) 

### üíª Tech Stack:
![CMOS](https://img.shields.io/badge/CMOS-9b59b6?style=flat-square&logo=semanticscholar&logoColor=white)
![Op-Amps](https://img.shields.io/badge/Op--Amps-2980b9?style=flat-square&logo=analogdevices&logoColor=white)
![Analog Filters](https://img.shields.io/badge/Analog%20Filters-e67e22?style=flat-square&logo=filter&logoColor=white)
![Current Mirrors](https://img.shields.io/badge/Current%20Mirrors-27ae60?style=flat-square&logo=circuitverse&logoColor=white)
![Differential Amps](https://img.shields.io/badge/Differential%20Amps-16a085?style=flat-square&logo=linearicons&logoColor=white)
![Sigma-Delta](https://img.shields.io/badge/Sigma--Delta-c0392b?style=flat-square&logo=texasinstruments&logoColor=white)
![Bandgap](https://img.shields.io/badge/Bandgap-d35400?style=flat-square&logo=texasinstruments&logoColor=white)
![Noise Shaping](https://img.shields.io/badge/Noise%20Shaping-f1c40f?style=flat-square&logo=soundcharts&logoColor=black)
![Voltage Regulator](https://img.shields.io/badge/Voltage%20Regulator-34495e?style=flat-square&logo=gnometerminal&logoColor=white)
![Post-Layout](https://img.shields.io/badge/Post--Layout%20Simulation-2c3e50?style=flat-square&logo=gnometerminal&logoColor=white)

![Verilog](https://img.shields.io/badge/Verilog-e74c3c?style=flat-square&logo=verilog&logoColor=white)
![VHDL](https://img.shields.io/badge/VHDL-27ae60?style=flat-square&logo=v&logoColor=white)
![FPGA](https://img.shields.io/badge/FPGA-8e44ad?style=flat-square&logo=xilinx&logoColor=white)
![FSM](https://img.shields.io/badge/FSM-3498db?style=flat-square&logo=workflow&logoColor=white)
![Timing Analysis](https://img.shields.io/badge/Timing%20Analysis-2ecc71?style=flat-square&logo=clockify&logoColor=white)

![C](https://img.shields.io/badge/C-2980b9?style=flat-square&logo=c&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-d35400?style=flat-square&logo=verilog&logoColor=white)
![ARM Assembly](https://img.shields.io/badge/ARM%20Assembly-16a085?style=flat-square&logo=arm&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB-f39c12?style=flat-square&logo=matlab&logoColor=white)
![Tcl](https://img.shields.io/badge/Tcl-9b59b6?style=flat-square&logo=gnubash&logoColor=white)

![Parrot OS](https://img.shields.io/badge/Parrot%20OS-27ae60?style=flat-square&logo=linux&logoColor=white)
![Linux](https://img.shields.io/badge/Linux-2c3e50?style=flat-square&logo=linux&logoColor=white)

![Cadence](https://img.shields.io/badge/Cadence-e74c3c?style=flat-square&logo=cadence&logoColor=white)
![Virtuoso](https://img.shields.io/badge/Virtuoso-c0392b?style=flat-square&logo=cadence&logoColor=white)
![Spectre](https://img.shields.io/badge/Spectre-8e44ad?style=flat-square&logo=cadence&logoColor=white)
![Assura](https://img.shields.io/badge/Assura-27ae60?style=flat-square&logo=checkmarx&logoColor=white)
![MATLAB](https://img.shields.io/badge/Simulink-f39c12?style=flat-square&logo=matlab&logoColor=white)
![Xilinx Vivado](https://img.shields.io/badge/Xilinx%20Vivado-f39c12?style=flat-square&logo=xilinx&logoColor=white)
![LTSpice](https://img.shields.io/badge/LTSpice-9b59b6?style=flat-square&logo=analogdevices&logoColor=white)
![Code Composer](https://img.shields.io/badge/Code%20Composer-2c3e50?style=flat-square&logo=texasinstruments&logoColor=white)
![Magic VLSI](https://img.shields.io/badge/Magic%20VLSI-8e44ad?style=flat-square&logo=matrix&logoColor=white)
![Xschem](https://img.shields.io/badge/Xschem-2980b9?style=flat-square&logo=codeproject&logoColor=white)

![STM32](https://img.shields.io/badge/STM32-34495e?style=flat-square&logo=stmicroelectronics&logoColor=white)
![Raspberry Pi](https://img.shields.io/badge/Raspberry%20Pi-27ae60?style=flat-square&logo=raspberrypi&logoColor=white)
![Arduino](https://img.shields.io/badge/Arduino-2980b9?style=flat-square&logo=arduino&logoColor=white)
![8051](https://img.shields.io/badge/8051-e67e22?style=flat-square&logo=intel&logoColor=black)
![TI DSP](https://img.shields.io/badge/TI%20DSP-c0392b?style=flat-square&logo=texasinstruments&logoColor=white)
![ARTY A7](https://img.shields.io/badge/ARTY%20A7-16a085?style=flat-square&logo=xilinx&logoColor=white)


### üìä GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=priyanshu-saurabh&theme=transparent&hide_border=false&include_all_commits=true&count_private=false)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=priyanshu-saurabh&theme=transparent&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=priyanshu-saurabh&theme=transparent&hide_border=false&include_all_commits=true&count_private=false&layout=compact)

### üèÜ GitHub Trophies
![](https://github-profile-trophy.vercel.app/?username=priyanshu-saurabh&theme=radical&no-frame=false&no-bg=true&margin-w=4)

---



