/* ADE7816 Headers and Registers derived from linux implementation*/

#ifndef __ADE7816_H__
#define __ADE7816_H__

#include <Arduino.h>
#include <SPI.h>
#include <Wire.h>

#define ADE7816_ADDR (0x38)

// Calibration and Power Quality Registers
#define VGAIN (0x4380)       // Voltage gain adjustment.
#define IAGAIN (0x4381)      // Current Channel A current gain adjustment.
#define IBGAIN (0x4382)      // Current Channel B current gain adjustment.
#define ICGAIN (0x4383)      // Current Channel C current gain adjustment.
#define IDGAIN (0x4384)      // Current Channel D current gain adjustment.
#define IEGAIN (0x4385)      // Current Channel E current gain adjustment.
#define IFGAIN (0x4386)      // Current Channel F current gain adjustment.
#define DICOEFF (0x4388)     // Register used in the digital integrator algorithm. When the integrator is enabled, this register should be set to (0xFFF8000).
#define HPFDIS (0x4389)      // Disables the high-pass filter for all channels.
#define VRMSOS (0x438A)      // Voltage rms offset.
#define IARMSOS (0x438B)     // Current Channel A current rms offset.
#define IBRMSOS (0x438C)     // Current Channel B current rms offset.
#define ICRMSOS (0x438D)     // Current Channel C current rms offset.
#define IDRMSOS (0x438E)     // Current Channel D current rms offset.
#define IERMSOS (0x438F)     // Current Channel E current rms offset.
#define IFRMSOS (0x4390)     // Current Channel F current rms offset.
#define AWGAIN (0x4391)      // Channel A active power gain adjust.
#define AWATTOS (0x4392)     // Channel A active power offset adjust.
#define BWGAIN (0x4393)      // Channel B active power gain adjust.
#define BWATTOS (0x4394)     // Channel B active power offset adjust.
#define CWGAIN (0x4395)      // Channel C active power gain adjust.
#define CWATTOS (0x4396)     // Channel C active power offset adjust.
#define DWGAIN (0x4397)      // Channel D active power gain adjust
#define DWATTOS (0x4398)     // Channel D active power offset adjust.
#define EWGAIN (0x4399)      // Channel E active power gain adjust.
#define EWATTOS (0x439A)     // Channel E active power offset adjust.
#define FWGAIN (0x439B)      // Channel F active power gain adjust.
#define FWATTOS (0x439C)     // Channel F active power offset adjust.
#define AVARGAIN (0x439D)    // Channel A reactive power gain adjust.
#define AVAROS (0x439E)      // Channel A reactive power offset adjust.
#define BVARGAIN (0x439F)    // Channel B reactive power gain adjust.
#define BVAROS (0x43A0)      // Channel B reactive power offset adjust.
#define CVARGAIN (0x43A1)    // Channel C reactive power gain adjust.
#define CVAROS (0x43A2)      // Channel C reactive power offset adjust.
#define DVARGAIN (0x43A3)    // Channel D reactive power gain adjust.
#define DVAROS (0x43A4)      // Channel D reactive power offset adjust.
#define EVARGAIN (0x43A5)    // Channel E reactive power gain adjust.
#define EVAROS (0x43A6)      // Channel E reactive power offset adjust.
#define FVARGAIN (0x43A7)    // Channel F reactive power gain adjust.
#define FVAROS (0x43A8)      // Channel F reactive power offset adjust.
#define WTHR1 (0x43AB)       // Most significant 24 bits of the WTHR[47:0] threshold.
#define WTHR0 (0x43AC)       // Least significant 24 bits of the WTHR[47:0] threshold.
#define VARTHR1 (0x43AD)     // Most significant 24 bits of the VARTHR[47:0] threshold.
#define VARTHR0 (0x43AE)     // Least significant 24 bits of the VARTHR[47:0] threshold.
#define APNOLOAD (0x43AF)    // No load threshold in the active power datapath.
#define VARNOLOAD (0x43B0)   // No load threshold in the reactive power datapath.
#define PCF_A_COEFF (0x43B1) // Phase calibration coefficient for Channel A. Set to (0x400C4A for a 50 Hz system and (0x401235 for a 60 Hz system.
#define PCF_B_COEFF (0x43B2) // Phase calibration coefficient for Channel B. Set to (0x400C4A for a 50 Hz system and (0x401235 for a 60 Hz system.
#define PCF_C_COEFF (0x43B3) // Phase calibration coefficient for Channel C. Set to (0x400C4A for a 50 Hz system and (0x401235 for a 60 Hz system.
#define PCF_D_COEFF (0x43B4) // Phase calibration coefficient for Channel D. Set to (0x400C4A for a 50 Hz system and (0x401235 for a 60 Hz system.
#define PCF_E_COEFF (0x43B5) // Phase calibration coefficient for Channel E. Set to (0x400C4A for a 50 Hz system and (0x401235 for a 60 Hz system.
#define PCF_F_COEFF (0x43B6) // Phase calibration coefficient for Channel F. Set to (0x400C4A for a 50 Hz system and (0x401235 for a 60 Hz system.
#define VRMS (0x43C0)        // Voltage rms value.
#define IARMS (0x43C1)       // Current Channel A current rms value.
#define IBRMS (0x43C2)       // Current Channel B current rms value.
#define ICRMS (0x43C3)       // Current Channel C current rms value.
#define IDRMS (0x43C4)       // Current Channel D current rms value.
#define IERMS (0x43C5)       // Current Channel E current rms value.
#define IFRMS (0x43C6)       // Current Channel F current rms value.

// Run Register
#define Run (0xE228) // This register starts and stops the DSP

// Billable Registers
#define AWATTHR (0xE400) // Channel A active energy accumulation.
#define BWATTHR (0xE401) // Channel B active energy accumulation.
#define CWATTHR (0xE402) // Channel C active energy accumulation.
#define DWATTHR (0xE403) // Channel D active energy accumulation.
#define EWATTHR (0xE404) // Channel E active energy accumulation.
#define FWATTHR (0xE405) // Channel F active energy accumulation.
#define AVARHR (0xE406)  // Channel A reactive energy accumulation.
#define BVARHR (0xE407)  // Channel B reactive energy accumulation.
#define CVARHR (0xE408)  // Channel C reactive energy accumulation.
#define DVARHR (0xE409)  // Channel D reactive energy accumulation.
#define EVARHR (0xE40A)  // Channel E reactive energy accumulation.
#define FVARHR (0xE40B)  // Channel F reactive energy accumulation.

// Configuration and Power Quality Registers
#define IPEAK (0xE500)     // Current peak register.
#define VPEAK (0xE501)     // Voltage peak register.
#define STATUS0 (0xE502)   // Interrupt Status Register 0.
#define STATUS1 (0xE503)   // Interrupt Status Register 1.
#define OILVL (0xE507)     // Overcurrent threshold.
#define OVLVL (0xE508)     // Overvoltage threshold.
#define SAGLVL (0xE509)    // Voltage sag level threshold.
#define MASK0 (0xE50A)     // Interrupt Enable Register 0.
#define MASK1 (0xE50B)     // Interrupt Enable Register 1.
#define IAWV_IDWV (0xE50C) // Instantaneous Current Channel A and Instantaneous Current Channel D.
#define IBWV_IEWV (0xE50D) // Instantaneous Current Channel B and Instantaneous Current Channel E.
#define ICWV_IFWV (0xE50E) // Instantaneous Current Channel C and Instantaneous Current Channel F.
#define Reserved (0xE50F)  // This register should be ignored.
#define VWV (0xE510)       // Instantaneous voltage.
#define Checksum (0xE51F)  // Checksum verification (see the Checksum section for details)   //.
#define CHSTATUS (0xE600)  // Channel peak register.
#define ANGLE0 (0xE601)    // Time Delay 0 (see the Angle Measurements section for details)   //.
#define ANGLE1 (0xE602)    // Time Delay 1 (see the Angle Measurements section for details)   //.
#define ANGLE2 (0xE603)    // Time Delay 2 (see the Angle Measurements section for details)   //.
#define Period (0xE607)    // Line period.
#define CHNOLOAD (0xE608)  // Channel no load register.
#define LINECYC (0xE60C)   // Line cycle accumulation mode count.
#define ZXTOUT (0xE60D)    // Zero-crossing timeout count.
#define COMPMODE (0xE60E)  // Computation mode register.
#define Gain (0xE60F)      // PGA gains at ADC inputs (see Table 22)   //.
#define CHSIGN (0xE617)    // Power sign register.
#define CONFIG (0xE618)    // Configuration register.
#define MMODE (0xE700)     // Measurement mode register.
#define ACCMODE (0xE701)   // Accumulation mode register.
#define LCYCMODE (0xE702)  // Line accumulation mode.
#define PEAKCYC (0xE703)   // Peak detection half line cycles.
#define SAGCYC (0xE704)    // Sag detection half line cycles.
#define HSDC_CFG (0xE706)  // HSDC configuration register.
#define Version (0xE707)   // Version of die.
// #define Reserved 	(0xE7E3)   // Register protection (see the Register Protection section).
// #define Reserved 	(0xE7FE)   // Register protection key (see the Register Protection section).
// #define Reserved 	(0xEBFF)   // This address can be used in manipulating the SS/HSA pin when SPI is chosen as the active port (see the Communication section for details)   //.
#define CONFIG2 (0xEC01) // Configuration register (see Table 29).

// Register Defaults
#define WTHR1_DEFAULT (0x000002)
#define WTHR0_DEFAULT (0x000000)

#define VARTHR1_DEFAULT (0x000002)
#define VARTHR0_DEFAULT (0x000000)

#define PCF_A_COEFF_50HZ (0x400CA4)
#define PCF_B_COEFF_50HZ (0x400CA4)
#define PCF_C_COEFF_50HZ (0x400CA4)
#define PCF_D_COEFF_50HZ (0x400CA4)
#define PCF_E_COEFF_50HZ (0x400CA4)
#define PCF_F_COEFF_50HZ (0x400CA4)

#define PCF_A_COEFF_60HZ (0x401235)
#define PCF_B_COEFF_60HZ (0x401235)
#define PCF_C_COEFF_60HZ (0x401235)
#define PCF_D_COEFF_60HZ (0x401235)
#define PCF_E_COEFF_60HZ (0x401235)
#define PCF_F_COEFF_60HZ (0x401235)

#define DICOEFF_DEFAULT (0xFFF8000)

class ADE7816
{
public:
    int init();
    int getEnergyRegisters(float *energyRegVal);
    int getVoltageRegisters(float *voltageRegVal);
    int getCurrentRegisters(float *currentRegVal);
    int writeCalConstants();
    int writeMultipleRegisters();
    int readMultipleRegisters();

protected:
    virtual int _writeRegister(const unsigned int reg, const unsigned int val) = 0;
    virtual int _readRegister(const unsigned int reg) = 0;
};

class ADE7816_SPI : public virtual ADE7816
{
public:
    ADE7816_SPI();
    void begin(int8_t sck = SCK, int8_t miso = MISO, int8_t mosi = MOSI, int8_t ss = SS);
    void settings(uint32_t clock = 200000, uint8_t bitOrder = MSBFIRST, uint8_t dataMode = SPI_MODE3);
    void runDsp();
    void stopDsp();
    void writeRegister(uint16_t reg, uint16_t val);
    uint32_t readRegister(uint16_t reg);
    uint32_t _clock;
    uint8_t _bitOrder;
    uint8_t _dataMode;
    uint8_t _ss;

protected:
    int _writeRegister(const unsigned int reg, const unsigned int val);
    int _readRegister(const unsigned int reg);
};

class ADE7816_I2C : public virtual ADE7816
{
public:
    ADE7816_I2C(int addr = ADE7816_ADDR);
    void begin();
    void runDsp();
    void stopDsp();
    void writeRegister(uint16_t reg, uint16_t val);
    uint32_t readRegister(uint16_t reg);

protected:
    virtual int _writeRegister(unsigned int reg, unsigned int val);
    virtual int _readRegister(unsigned int reg);

private:
    int _addr;
#ifdef ARDUINO_ARCH_ESP32
    TwoWire i2c = TwoWire(0);
#else
    TwoWire i2c = TwoWire();
#endif
};

#endif