
TWI_EEPROM.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000041a6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000012c  00800060  000041a6  0000423a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000022  0080018c  0080018c  00004366  2**0
                  ALLOC
  3 .stab         00005184  00000000  00000000  00004368  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000253a  00000000  00000000  000094ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000180  00000000  00000000  0000ba26  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001d1  00000000  00000000  0000bba6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002010  00000000  00000000  0000bd77  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001161  00000000  00000000  0000dd87  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001003  00000000  00000000  0000eee8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001a0  00000000  00000000  0000feec  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002be  00000000  00000000  0001008c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000090e  00000000  00000000  0001034a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00010c58  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 78 1a 	jmp	0x34f0	; 0x34f0 <__vector_1>
       8:	0c 94 ab 1a 	jmp	0x3556	; 0x3556 <__vector_2>
       c:	0c 94 de 1a 	jmp	0x35bc	; 0x35bc <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 e5 15 	jmp	0x2bca	; 0x2bca <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 7f 15 	jmp	0x2afe	; 0x2afe <__vector_10>
      2c:	0c 94 b2 15 	jmp	0x2b64	; 0x2b64 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 8d 17 	jmp	0x2f1a	; 0x2f1a <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 ea       	ldi	r30, 0xA6	; 166
      68:	f1 e4       	ldi	r31, 0x41	; 65
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 38       	cpi	r26, 0x8C	; 140
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	ac e8       	ldi	r26, 0x8C	; 140
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 3a       	cpi	r26, 0xAE	; 174
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 3a 1f 	call	0x3e74	; 0x3e74 <main>
      8a:	0c 94 d1 20 	jmp	0x41a2	; 0x41a2 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 07 04 	call	0x80e	; 0x80e <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 07 04 	call	0x80e	; 0x80e <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 9a 20 	jmp	0x4134	; 0x4134 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 b6 20 	jmp	0x416c	; 0x416c <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 a6 20 	jmp	0x414c	; 0x414c <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 c2 20 	jmp	0x4184	; 0x4184 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 a6 20 	jmp	0x414c	; 0x414c <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 c2 20 	jmp	0x4184	; 0x4184 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 9a 20 	jmp	0x4134	; 0x4134 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 b6 20 	jmp	0x416c	; 0x416c <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 a6 20 	jmp	0x414c	; 0x414c <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 f7 05 	call	0xbee	; 0xbee <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 c2 20 	jmp	0x4184	; 0x4184 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 a6 20 	jmp	0x414c	; 0x414c <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 f7 05 	call	0xbee	; 0xbee <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 c2 20 	jmp	0x4184	; 0x4184 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 a6 20 	jmp	0x414c	; 0x414c <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 f7 05 	call	0xbee	; 0xbee <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 c2 20 	jmp	0x4184	; 0x4184 <__epilogue_restores__+0x18>

00000752 <__floatsisf>:
     752:	a8 e0       	ldi	r26, 0x08	; 8
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 a3 20 	jmp	0x4146	; 0x4146 <__prologue_saves__+0x12>
     75e:	9b 01       	movw	r18, r22
     760:	ac 01       	movw	r20, r24
     762:	83 e0       	ldi	r24, 0x03	; 3
     764:	89 83       	std	Y+1, r24	; 0x01
     766:	da 01       	movw	r26, r20
     768:	c9 01       	movw	r24, r18
     76a:	88 27       	eor	r24, r24
     76c:	b7 fd       	sbrc	r27, 7
     76e:	83 95       	inc	r24
     770:	99 27       	eor	r25, r25
     772:	aa 27       	eor	r26, r26
     774:	bb 27       	eor	r27, r27
     776:	b8 2e       	mov	r11, r24
     778:	21 15       	cp	r18, r1
     77a:	31 05       	cpc	r19, r1
     77c:	41 05       	cpc	r20, r1
     77e:	51 05       	cpc	r21, r1
     780:	19 f4       	brne	.+6      	; 0x788 <__floatsisf+0x36>
     782:	82 e0       	ldi	r24, 0x02	; 2
     784:	89 83       	std	Y+1, r24	; 0x01
     786:	3a c0       	rjmp	.+116    	; 0x7fc <__floatsisf+0xaa>
     788:	88 23       	and	r24, r24
     78a:	a9 f0       	breq	.+42     	; 0x7b6 <__floatsisf+0x64>
     78c:	20 30       	cpi	r18, 0x00	; 0
     78e:	80 e0       	ldi	r24, 0x00	; 0
     790:	38 07       	cpc	r19, r24
     792:	80 e0       	ldi	r24, 0x00	; 0
     794:	48 07       	cpc	r20, r24
     796:	80 e8       	ldi	r24, 0x80	; 128
     798:	58 07       	cpc	r21, r24
     79a:	29 f4       	brne	.+10     	; 0x7a6 <__floatsisf+0x54>
     79c:	60 e0       	ldi	r22, 0x00	; 0
     79e:	70 e0       	ldi	r23, 0x00	; 0
     7a0:	80 e0       	ldi	r24, 0x00	; 0
     7a2:	9f ec       	ldi	r25, 0xCF	; 207
     7a4:	30 c0       	rjmp	.+96     	; 0x806 <__floatsisf+0xb4>
     7a6:	ee 24       	eor	r14, r14
     7a8:	ff 24       	eor	r15, r15
     7aa:	87 01       	movw	r16, r14
     7ac:	e2 1a       	sub	r14, r18
     7ae:	f3 0a       	sbc	r15, r19
     7b0:	04 0b       	sbc	r16, r20
     7b2:	15 0b       	sbc	r17, r21
     7b4:	02 c0       	rjmp	.+4      	; 0x7ba <__floatsisf+0x68>
     7b6:	79 01       	movw	r14, r18
     7b8:	8a 01       	movw	r16, r20
     7ba:	8e e1       	ldi	r24, 0x1E	; 30
     7bc:	c8 2e       	mov	r12, r24
     7be:	d1 2c       	mov	r13, r1
     7c0:	dc 82       	std	Y+4, r13	; 0x04
     7c2:	cb 82       	std	Y+3, r12	; 0x03
     7c4:	ed 82       	std	Y+5, r14	; 0x05
     7c6:	fe 82       	std	Y+6, r15	; 0x06
     7c8:	0f 83       	std	Y+7, r16	; 0x07
     7ca:	18 87       	std	Y+8, r17	; 0x08
     7cc:	c8 01       	movw	r24, r16
     7ce:	b7 01       	movw	r22, r14
     7d0:	0e 94 5b 04 	call	0x8b6	; 0x8b6 <__clzsi2>
     7d4:	01 97       	sbiw	r24, 0x01	; 1
     7d6:	18 16       	cp	r1, r24
     7d8:	19 06       	cpc	r1, r25
     7da:	84 f4       	brge	.+32     	; 0x7fc <__floatsisf+0xaa>
     7dc:	08 2e       	mov	r0, r24
     7de:	04 c0       	rjmp	.+8      	; 0x7e8 <__floatsisf+0x96>
     7e0:	ee 0c       	add	r14, r14
     7e2:	ff 1c       	adc	r15, r15
     7e4:	00 1f       	adc	r16, r16
     7e6:	11 1f       	adc	r17, r17
     7e8:	0a 94       	dec	r0
     7ea:	d2 f7       	brpl	.-12     	; 0x7e0 <__floatsisf+0x8e>
     7ec:	ed 82       	std	Y+5, r14	; 0x05
     7ee:	fe 82       	std	Y+6, r15	; 0x06
     7f0:	0f 83       	std	Y+7, r16	; 0x07
     7f2:	18 87       	std	Y+8, r17	; 0x08
     7f4:	c8 1a       	sub	r12, r24
     7f6:	d9 0a       	sbc	r13, r25
     7f8:	dc 82       	std	Y+4, r13	; 0x04
     7fa:	cb 82       	std	Y+3, r12	; 0x03
     7fc:	ba 82       	std	Y+2, r11	; 0x02
     7fe:	ce 01       	movw	r24, r28
     800:	01 96       	adiw	r24, 0x01	; 1
     802:	0e 94 aa 04 	call	0x954	; 0x954 <__pack_f>
     806:	28 96       	adiw	r28, 0x08	; 8
     808:	e9 e0       	ldi	r30, 0x09	; 9
     80a:	0c 94 bf 20 	jmp	0x417e	; 0x417e <__epilogue_restores__+0x12>

0000080e <__fixsfsi>:
     80e:	ac e0       	ldi	r26, 0x0C	; 12
     810:	b0 e0       	ldi	r27, 0x00	; 0
     812:	ed e0       	ldi	r30, 0x0D	; 13
     814:	f4 e0       	ldi	r31, 0x04	; 4
     816:	0c 94 aa 20 	jmp	0x4154	; 0x4154 <__prologue_saves__+0x20>
     81a:	69 83       	std	Y+1, r22	; 0x01
     81c:	7a 83       	std	Y+2, r23	; 0x02
     81e:	8b 83       	std	Y+3, r24	; 0x03
     820:	9c 83       	std	Y+4, r25	; 0x04
     822:	ce 01       	movw	r24, r28
     824:	01 96       	adiw	r24, 0x01	; 1
     826:	be 01       	movw	r22, r28
     828:	6b 5f       	subi	r22, 0xFB	; 251
     82a:	7f 4f       	sbci	r23, 0xFF	; 255
     82c:	0e 94 7f 05 	call	0xafe	; 0xafe <__unpack_f>
     830:	8d 81       	ldd	r24, Y+5	; 0x05
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	61 f1       	breq	.+88     	; 0x88e <__stack+0x2f>
     836:	82 30       	cpi	r24, 0x02	; 2
     838:	50 f1       	brcs	.+84     	; 0x88e <__stack+0x2f>
     83a:	84 30       	cpi	r24, 0x04	; 4
     83c:	21 f4       	brne	.+8      	; 0x846 <__fixsfsi+0x38>
     83e:	8e 81       	ldd	r24, Y+6	; 0x06
     840:	88 23       	and	r24, r24
     842:	51 f1       	breq	.+84     	; 0x898 <__stack+0x39>
     844:	2e c0       	rjmp	.+92     	; 0x8a2 <__stack+0x43>
     846:	2f 81       	ldd	r18, Y+7	; 0x07
     848:	38 85       	ldd	r19, Y+8	; 0x08
     84a:	37 fd       	sbrc	r19, 7
     84c:	20 c0       	rjmp	.+64     	; 0x88e <__stack+0x2f>
     84e:	6e 81       	ldd	r22, Y+6	; 0x06
     850:	2f 31       	cpi	r18, 0x1F	; 31
     852:	31 05       	cpc	r19, r1
     854:	1c f0       	brlt	.+6      	; 0x85c <__fixsfsi+0x4e>
     856:	66 23       	and	r22, r22
     858:	f9 f0       	breq	.+62     	; 0x898 <__stack+0x39>
     85a:	23 c0       	rjmp	.+70     	; 0x8a2 <__stack+0x43>
     85c:	8e e1       	ldi	r24, 0x1E	; 30
     85e:	90 e0       	ldi	r25, 0x00	; 0
     860:	82 1b       	sub	r24, r18
     862:	93 0b       	sbc	r25, r19
     864:	29 85       	ldd	r18, Y+9	; 0x09
     866:	3a 85       	ldd	r19, Y+10	; 0x0a
     868:	4b 85       	ldd	r20, Y+11	; 0x0b
     86a:	5c 85       	ldd	r21, Y+12	; 0x0c
     86c:	04 c0       	rjmp	.+8      	; 0x876 <__stack+0x17>
     86e:	56 95       	lsr	r21
     870:	47 95       	ror	r20
     872:	37 95       	ror	r19
     874:	27 95       	ror	r18
     876:	8a 95       	dec	r24
     878:	d2 f7       	brpl	.-12     	; 0x86e <__stack+0xf>
     87a:	66 23       	and	r22, r22
     87c:	b1 f0       	breq	.+44     	; 0x8aa <__stack+0x4b>
     87e:	50 95       	com	r21
     880:	40 95       	com	r20
     882:	30 95       	com	r19
     884:	21 95       	neg	r18
     886:	3f 4f       	sbci	r19, 0xFF	; 255
     888:	4f 4f       	sbci	r20, 0xFF	; 255
     88a:	5f 4f       	sbci	r21, 0xFF	; 255
     88c:	0e c0       	rjmp	.+28     	; 0x8aa <__stack+0x4b>
     88e:	20 e0       	ldi	r18, 0x00	; 0
     890:	30 e0       	ldi	r19, 0x00	; 0
     892:	40 e0       	ldi	r20, 0x00	; 0
     894:	50 e0       	ldi	r21, 0x00	; 0
     896:	09 c0       	rjmp	.+18     	; 0x8aa <__stack+0x4b>
     898:	2f ef       	ldi	r18, 0xFF	; 255
     89a:	3f ef       	ldi	r19, 0xFF	; 255
     89c:	4f ef       	ldi	r20, 0xFF	; 255
     89e:	5f e7       	ldi	r21, 0x7F	; 127
     8a0:	04 c0       	rjmp	.+8      	; 0x8aa <__stack+0x4b>
     8a2:	20 e0       	ldi	r18, 0x00	; 0
     8a4:	30 e0       	ldi	r19, 0x00	; 0
     8a6:	40 e0       	ldi	r20, 0x00	; 0
     8a8:	50 e8       	ldi	r21, 0x80	; 128
     8aa:	b9 01       	movw	r22, r18
     8ac:	ca 01       	movw	r24, r20
     8ae:	2c 96       	adiw	r28, 0x0c	; 12
     8b0:	e2 e0       	ldi	r30, 0x02	; 2
     8b2:	0c 94 c6 20 	jmp	0x418c	; 0x418c <__epilogue_restores__+0x20>

000008b6 <__clzsi2>:
     8b6:	ef 92       	push	r14
     8b8:	ff 92       	push	r15
     8ba:	0f 93       	push	r16
     8bc:	1f 93       	push	r17
     8be:	7b 01       	movw	r14, r22
     8c0:	8c 01       	movw	r16, r24
     8c2:	80 e0       	ldi	r24, 0x00	; 0
     8c4:	e8 16       	cp	r14, r24
     8c6:	80 e0       	ldi	r24, 0x00	; 0
     8c8:	f8 06       	cpc	r15, r24
     8ca:	81 e0       	ldi	r24, 0x01	; 1
     8cc:	08 07       	cpc	r16, r24
     8ce:	80 e0       	ldi	r24, 0x00	; 0
     8d0:	18 07       	cpc	r17, r24
     8d2:	88 f4       	brcc	.+34     	; 0x8f6 <__clzsi2+0x40>
     8d4:	8f ef       	ldi	r24, 0xFF	; 255
     8d6:	e8 16       	cp	r14, r24
     8d8:	f1 04       	cpc	r15, r1
     8da:	01 05       	cpc	r16, r1
     8dc:	11 05       	cpc	r17, r1
     8de:	31 f0       	breq	.+12     	; 0x8ec <__clzsi2+0x36>
     8e0:	28 f0       	brcs	.+10     	; 0x8ec <__clzsi2+0x36>
     8e2:	88 e0       	ldi	r24, 0x08	; 8
     8e4:	90 e0       	ldi	r25, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	b0 e0       	ldi	r27, 0x00	; 0
     8ea:	17 c0       	rjmp	.+46     	; 0x91a <__clzsi2+0x64>
     8ec:	80 e0       	ldi	r24, 0x00	; 0
     8ee:	90 e0       	ldi	r25, 0x00	; 0
     8f0:	a0 e0       	ldi	r26, 0x00	; 0
     8f2:	b0 e0       	ldi	r27, 0x00	; 0
     8f4:	12 c0       	rjmp	.+36     	; 0x91a <__clzsi2+0x64>
     8f6:	80 e0       	ldi	r24, 0x00	; 0
     8f8:	e8 16       	cp	r14, r24
     8fa:	80 e0       	ldi	r24, 0x00	; 0
     8fc:	f8 06       	cpc	r15, r24
     8fe:	80 e0       	ldi	r24, 0x00	; 0
     900:	08 07       	cpc	r16, r24
     902:	81 e0       	ldi	r24, 0x01	; 1
     904:	18 07       	cpc	r17, r24
     906:	28 f0       	brcs	.+10     	; 0x912 <__clzsi2+0x5c>
     908:	88 e1       	ldi	r24, 0x18	; 24
     90a:	90 e0       	ldi	r25, 0x00	; 0
     90c:	a0 e0       	ldi	r26, 0x00	; 0
     90e:	b0 e0       	ldi	r27, 0x00	; 0
     910:	04 c0       	rjmp	.+8      	; 0x91a <__clzsi2+0x64>
     912:	80 e1       	ldi	r24, 0x10	; 16
     914:	90 e0       	ldi	r25, 0x00	; 0
     916:	a0 e0       	ldi	r26, 0x00	; 0
     918:	b0 e0       	ldi	r27, 0x00	; 0
     91a:	20 e2       	ldi	r18, 0x20	; 32
     91c:	30 e0       	ldi	r19, 0x00	; 0
     91e:	40 e0       	ldi	r20, 0x00	; 0
     920:	50 e0       	ldi	r21, 0x00	; 0
     922:	28 1b       	sub	r18, r24
     924:	39 0b       	sbc	r19, r25
     926:	4a 0b       	sbc	r20, r26
     928:	5b 0b       	sbc	r21, r27
     92a:	04 c0       	rjmp	.+8      	; 0x934 <__clzsi2+0x7e>
     92c:	16 95       	lsr	r17
     92e:	07 95       	ror	r16
     930:	f7 94       	ror	r15
     932:	e7 94       	ror	r14
     934:	8a 95       	dec	r24
     936:	d2 f7       	brpl	.-12     	; 0x92c <__clzsi2+0x76>
     938:	f7 01       	movw	r30, r14
     93a:	e8 59       	subi	r30, 0x98	; 152
     93c:	ff 4f       	sbci	r31, 0xFF	; 255
     93e:	80 81       	ld	r24, Z
     940:	28 1b       	sub	r18, r24
     942:	31 09       	sbc	r19, r1
     944:	41 09       	sbc	r20, r1
     946:	51 09       	sbc	r21, r1
     948:	c9 01       	movw	r24, r18
     94a:	1f 91       	pop	r17
     94c:	0f 91       	pop	r16
     94e:	ff 90       	pop	r15
     950:	ef 90       	pop	r14
     952:	08 95       	ret

00000954 <__pack_f>:
     954:	df 92       	push	r13
     956:	ef 92       	push	r14
     958:	ff 92       	push	r15
     95a:	0f 93       	push	r16
     95c:	1f 93       	push	r17
     95e:	fc 01       	movw	r30, r24
     960:	e4 80       	ldd	r14, Z+4	; 0x04
     962:	f5 80       	ldd	r15, Z+5	; 0x05
     964:	06 81       	ldd	r16, Z+6	; 0x06
     966:	17 81       	ldd	r17, Z+7	; 0x07
     968:	d1 80       	ldd	r13, Z+1	; 0x01
     96a:	80 81       	ld	r24, Z
     96c:	82 30       	cpi	r24, 0x02	; 2
     96e:	48 f4       	brcc	.+18     	; 0x982 <__pack_f+0x2e>
     970:	80 e0       	ldi	r24, 0x00	; 0
     972:	90 e0       	ldi	r25, 0x00	; 0
     974:	a0 e1       	ldi	r26, 0x10	; 16
     976:	b0 e0       	ldi	r27, 0x00	; 0
     978:	e8 2a       	or	r14, r24
     97a:	f9 2a       	or	r15, r25
     97c:	0a 2b       	or	r16, r26
     97e:	1b 2b       	or	r17, r27
     980:	a5 c0       	rjmp	.+330    	; 0xacc <__pack_f+0x178>
     982:	84 30       	cpi	r24, 0x04	; 4
     984:	09 f4       	brne	.+2      	; 0x988 <__pack_f+0x34>
     986:	9f c0       	rjmp	.+318    	; 0xac6 <__pack_f+0x172>
     988:	82 30       	cpi	r24, 0x02	; 2
     98a:	21 f4       	brne	.+8      	; 0x994 <__pack_f+0x40>
     98c:	ee 24       	eor	r14, r14
     98e:	ff 24       	eor	r15, r15
     990:	87 01       	movw	r16, r14
     992:	05 c0       	rjmp	.+10     	; 0x99e <__pack_f+0x4a>
     994:	e1 14       	cp	r14, r1
     996:	f1 04       	cpc	r15, r1
     998:	01 05       	cpc	r16, r1
     99a:	11 05       	cpc	r17, r1
     99c:	19 f4       	brne	.+6      	; 0x9a4 <__pack_f+0x50>
     99e:	e0 e0       	ldi	r30, 0x00	; 0
     9a0:	f0 e0       	ldi	r31, 0x00	; 0
     9a2:	96 c0       	rjmp	.+300    	; 0xad0 <__pack_f+0x17c>
     9a4:	62 81       	ldd	r22, Z+2	; 0x02
     9a6:	73 81       	ldd	r23, Z+3	; 0x03
     9a8:	9f ef       	ldi	r25, 0xFF	; 255
     9aa:	62 38       	cpi	r22, 0x82	; 130
     9ac:	79 07       	cpc	r23, r25
     9ae:	0c f0       	brlt	.+2      	; 0x9b2 <__pack_f+0x5e>
     9b0:	5b c0       	rjmp	.+182    	; 0xa68 <__pack_f+0x114>
     9b2:	22 e8       	ldi	r18, 0x82	; 130
     9b4:	3f ef       	ldi	r19, 0xFF	; 255
     9b6:	26 1b       	sub	r18, r22
     9b8:	37 0b       	sbc	r19, r23
     9ba:	2a 31       	cpi	r18, 0x1A	; 26
     9bc:	31 05       	cpc	r19, r1
     9be:	2c f0       	brlt	.+10     	; 0x9ca <__pack_f+0x76>
     9c0:	20 e0       	ldi	r18, 0x00	; 0
     9c2:	30 e0       	ldi	r19, 0x00	; 0
     9c4:	40 e0       	ldi	r20, 0x00	; 0
     9c6:	50 e0       	ldi	r21, 0x00	; 0
     9c8:	2a c0       	rjmp	.+84     	; 0xa1e <__pack_f+0xca>
     9ca:	b8 01       	movw	r22, r16
     9cc:	a7 01       	movw	r20, r14
     9ce:	02 2e       	mov	r0, r18
     9d0:	04 c0       	rjmp	.+8      	; 0x9da <__pack_f+0x86>
     9d2:	76 95       	lsr	r23
     9d4:	67 95       	ror	r22
     9d6:	57 95       	ror	r21
     9d8:	47 95       	ror	r20
     9da:	0a 94       	dec	r0
     9dc:	d2 f7       	brpl	.-12     	; 0x9d2 <__pack_f+0x7e>
     9de:	81 e0       	ldi	r24, 0x01	; 1
     9e0:	90 e0       	ldi	r25, 0x00	; 0
     9e2:	a0 e0       	ldi	r26, 0x00	; 0
     9e4:	b0 e0       	ldi	r27, 0x00	; 0
     9e6:	04 c0       	rjmp	.+8      	; 0x9f0 <__pack_f+0x9c>
     9e8:	88 0f       	add	r24, r24
     9ea:	99 1f       	adc	r25, r25
     9ec:	aa 1f       	adc	r26, r26
     9ee:	bb 1f       	adc	r27, r27
     9f0:	2a 95       	dec	r18
     9f2:	d2 f7       	brpl	.-12     	; 0x9e8 <__pack_f+0x94>
     9f4:	01 97       	sbiw	r24, 0x01	; 1
     9f6:	a1 09       	sbc	r26, r1
     9f8:	b1 09       	sbc	r27, r1
     9fa:	8e 21       	and	r24, r14
     9fc:	9f 21       	and	r25, r15
     9fe:	a0 23       	and	r26, r16
     a00:	b1 23       	and	r27, r17
     a02:	00 97       	sbiw	r24, 0x00	; 0
     a04:	a1 05       	cpc	r26, r1
     a06:	b1 05       	cpc	r27, r1
     a08:	21 f0       	breq	.+8      	; 0xa12 <__pack_f+0xbe>
     a0a:	81 e0       	ldi	r24, 0x01	; 1
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	a0 e0       	ldi	r26, 0x00	; 0
     a10:	b0 e0       	ldi	r27, 0x00	; 0
     a12:	9a 01       	movw	r18, r20
     a14:	ab 01       	movw	r20, r22
     a16:	28 2b       	or	r18, r24
     a18:	39 2b       	or	r19, r25
     a1a:	4a 2b       	or	r20, r26
     a1c:	5b 2b       	or	r21, r27
     a1e:	da 01       	movw	r26, r20
     a20:	c9 01       	movw	r24, r18
     a22:	8f 77       	andi	r24, 0x7F	; 127
     a24:	90 70       	andi	r25, 0x00	; 0
     a26:	a0 70       	andi	r26, 0x00	; 0
     a28:	b0 70       	andi	r27, 0x00	; 0
     a2a:	80 34       	cpi	r24, 0x40	; 64
     a2c:	91 05       	cpc	r25, r1
     a2e:	a1 05       	cpc	r26, r1
     a30:	b1 05       	cpc	r27, r1
     a32:	39 f4       	brne	.+14     	; 0xa42 <__pack_f+0xee>
     a34:	27 ff       	sbrs	r18, 7
     a36:	09 c0       	rjmp	.+18     	; 0xa4a <__pack_f+0xf6>
     a38:	20 5c       	subi	r18, 0xC0	; 192
     a3a:	3f 4f       	sbci	r19, 0xFF	; 255
     a3c:	4f 4f       	sbci	r20, 0xFF	; 255
     a3e:	5f 4f       	sbci	r21, 0xFF	; 255
     a40:	04 c0       	rjmp	.+8      	; 0xa4a <__pack_f+0xf6>
     a42:	21 5c       	subi	r18, 0xC1	; 193
     a44:	3f 4f       	sbci	r19, 0xFF	; 255
     a46:	4f 4f       	sbci	r20, 0xFF	; 255
     a48:	5f 4f       	sbci	r21, 0xFF	; 255
     a4a:	e0 e0       	ldi	r30, 0x00	; 0
     a4c:	f0 e0       	ldi	r31, 0x00	; 0
     a4e:	20 30       	cpi	r18, 0x00	; 0
     a50:	a0 e0       	ldi	r26, 0x00	; 0
     a52:	3a 07       	cpc	r19, r26
     a54:	a0 e0       	ldi	r26, 0x00	; 0
     a56:	4a 07       	cpc	r20, r26
     a58:	a0 e4       	ldi	r26, 0x40	; 64
     a5a:	5a 07       	cpc	r21, r26
     a5c:	10 f0       	brcs	.+4      	; 0xa62 <__pack_f+0x10e>
     a5e:	e1 e0       	ldi	r30, 0x01	; 1
     a60:	f0 e0       	ldi	r31, 0x00	; 0
     a62:	79 01       	movw	r14, r18
     a64:	8a 01       	movw	r16, r20
     a66:	27 c0       	rjmp	.+78     	; 0xab6 <__pack_f+0x162>
     a68:	60 38       	cpi	r22, 0x80	; 128
     a6a:	71 05       	cpc	r23, r1
     a6c:	64 f5       	brge	.+88     	; 0xac6 <__pack_f+0x172>
     a6e:	fb 01       	movw	r30, r22
     a70:	e1 58       	subi	r30, 0x81	; 129
     a72:	ff 4f       	sbci	r31, 0xFF	; 255
     a74:	d8 01       	movw	r26, r16
     a76:	c7 01       	movw	r24, r14
     a78:	8f 77       	andi	r24, 0x7F	; 127
     a7a:	90 70       	andi	r25, 0x00	; 0
     a7c:	a0 70       	andi	r26, 0x00	; 0
     a7e:	b0 70       	andi	r27, 0x00	; 0
     a80:	80 34       	cpi	r24, 0x40	; 64
     a82:	91 05       	cpc	r25, r1
     a84:	a1 05       	cpc	r26, r1
     a86:	b1 05       	cpc	r27, r1
     a88:	39 f4       	brne	.+14     	; 0xa98 <__pack_f+0x144>
     a8a:	e7 fe       	sbrs	r14, 7
     a8c:	0d c0       	rjmp	.+26     	; 0xaa8 <__pack_f+0x154>
     a8e:	80 e4       	ldi	r24, 0x40	; 64
     a90:	90 e0       	ldi	r25, 0x00	; 0
     a92:	a0 e0       	ldi	r26, 0x00	; 0
     a94:	b0 e0       	ldi	r27, 0x00	; 0
     a96:	04 c0       	rjmp	.+8      	; 0xaa0 <__pack_f+0x14c>
     a98:	8f e3       	ldi	r24, 0x3F	; 63
     a9a:	90 e0       	ldi	r25, 0x00	; 0
     a9c:	a0 e0       	ldi	r26, 0x00	; 0
     a9e:	b0 e0       	ldi	r27, 0x00	; 0
     aa0:	e8 0e       	add	r14, r24
     aa2:	f9 1e       	adc	r15, r25
     aa4:	0a 1f       	adc	r16, r26
     aa6:	1b 1f       	adc	r17, r27
     aa8:	17 ff       	sbrs	r17, 7
     aaa:	05 c0       	rjmp	.+10     	; 0xab6 <__pack_f+0x162>
     aac:	16 95       	lsr	r17
     aae:	07 95       	ror	r16
     ab0:	f7 94       	ror	r15
     ab2:	e7 94       	ror	r14
     ab4:	31 96       	adiw	r30, 0x01	; 1
     ab6:	87 e0       	ldi	r24, 0x07	; 7
     ab8:	16 95       	lsr	r17
     aba:	07 95       	ror	r16
     abc:	f7 94       	ror	r15
     abe:	e7 94       	ror	r14
     ac0:	8a 95       	dec	r24
     ac2:	d1 f7       	brne	.-12     	; 0xab8 <__pack_f+0x164>
     ac4:	05 c0       	rjmp	.+10     	; 0xad0 <__pack_f+0x17c>
     ac6:	ee 24       	eor	r14, r14
     ac8:	ff 24       	eor	r15, r15
     aca:	87 01       	movw	r16, r14
     acc:	ef ef       	ldi	r30, 0xFF	; 255
     ace:	f0 e0       	ldi	r31, 0x00	; 0
     ad0:	6e 2f       	mov	r22, r30
     ad2:	67 95       	ror	r22
     ad4:	66 27       	eor	r22, r22
     ad6:	67 95       	ror	r22
     ad8:	90 2f       	mov	r25, r16
     ada:	9f 77       	andi	r25, 0x7F	; 127
     adc:	d7 94       	ror	r13
     ade:	dd 24       	eor	r13, r13
     ae0:	d7 94       	ror	r13
     ae2:	8e 2f       	mov	r24, r30
     ae4:	86 95       	lsr	r24
     ae6:	49 2f       	mov	r20, r25
     ae8:	46 2b       	or	r20, r22
     aea:	58 2f       	mov	r21, r24
     aec:	5d 29       	or	r21, r13
     aee:	b7 01       	movw	r22, r14
     af0:	ca 01       	movw	r24, r20
     af2:	1f 91       	pop	r17
     af4:	0f 91       	pop	r16
     af6:	ff 90       	pop	r15
     af8:	ef 90       	pop	r14
     afa:	df 90       	pop	r13
     afc:	08 95       	ret

00000afe <__unpack_f>:
     afe:	fc 01       	movw	r30, r24
     b00:	db 01       	movw	r26, r22
     b02:	40 81       	ld	r20, Z
     b04:	51 81       	ldd	r21, Z+1	; 0x01
     b06:	22 81       	ldd	r18, Z+2	; 0x02
     b08:	62 2f       	mov	r22, r18
     b0a:	6f 77       	andi	r22, 0x7F	; 127
     b0c:	70 e0       	ldi	r23, 0x00	; 0
     b0e:	22 1f       	adc	r18, r18
     b10:	22 27       	eor	r18, r18
     b12:	22 1f       	adc	r18, r18
     b14:	93 81       	ldd	r25, Z+3	; 0x03
     b16:	89 2f       	mov	r24, r25
     b18:	88 0f       	add	r24, r24
     b1a:	82 2b       	or	r24, r18
     b1c:	28 2f       	mov	r18, r24
     b1e:	30 e0       	ldi	r19, 0x00	; 0
     b20:	99 1f       	adc	r25, r25
     b22:	99 27       	eor	r25, r25
     b24:	99 1f       	adc	r25, r25
     b26:	11 96       	adiw	r26, 0x01	; 1
     b28:	9c 93       	st	X, r25
     b2a:	11 97       	sbiw	r26, 0x01	; 1
     b2c:	21 15       	cp	r18, r1
     b2e:	31 05       	cpc	r19, r1
     b30:	a9 f5       	brne	.+106    	; 0xb9c <__unpack_f+0x9e>
     b32:	41 15       	cp	r20, r1
     b34:	51 05       	cpc	r21, r1
     b36:	61 05       	cpc	r22, r1
     b38:	71 05       	cpc	r23, r1
     b3a:	11 f4       	brne	.+4      	; 0xb40 <__unpack_f+0x42>
     b3c:	82 e0       	ldi	r24, 0x02	; 2
     b3e:	37 c0       	rjmp	.+110    	; 0xbae <__unpack_f+0xb0>
     b40:	82 e8       	ldi	r24, 0x82	; 130
     b42:	9f ef       	ldi	r25, 0xFF	; 255
     b44:	13 96       	adiw	r26, 0x03	; 3
     b46:	9c 93       	st	X, r25
     b48:	8e 93       	st	-X, r24
     b4a:	12 97       	sbiw	r26, 0x02	; 2
     b4c:	9a 01       	movw	r18, r20
     b4e:	ab 01       	movw	r20, r22
     b50:	67 e0       	ldi	r22, 0x07	; 7
     b52:	22 0f       	add	r18, r18
     b54:	33 1f       	adc	r19, r19
     b56:	44 1f       	adc	r20, r20
     b58:	55 1f       	adc	r21, r21
     b5a:	6a 95       	dec	r22
     b5c:	d1 f7       	brne	.-12     	; 0xb52 <__unpack_f+0x54>
     b5e:	83 e0       	ldi	r24, 0x03	; 3
     b60:	8c 93       	st	X, r24
     b62:	0d c0       	rjmp	.+26     	; 0xb7e <__unpack_f+0x80>
     b64:	22 0f       	add	r18, r18
     b66:	33 1f       	adc	r19, r19
     b68:	44 1f       	adc	r20, r20
     b6a:	55 1f       	adc	r21, r21
     b6c:	12 96       	adiw	r26, 0x02	; 2
     b6e:	8d 91       	ld	r24, X+
     b70:	9c 91       	ld	r25, X
     b72:	13 97       	sbiw	r26, 0x03	; 3
     b74:	01 97       	sbiw	r24, 0x01	; 1
     b76:	13 96       	adiw	r26, 0x03	; 3
     b78:	9c 93       	st	X, r25
     b7a:	8e 93       	st	-X, r24
     b7c:	12 97       	sbiw	r26, 0x02	; 2
     b7e:	20 30       	cpi	r18, 0x00	; 0
     b80:	80 e0       	ldi	r24, 0x00	; 0
     b82:	38 07       	cpc	r19, r24
     b84:	80 e0       	ldi	r24, 0x00	; 0
     b86:	48 07       	cpc	r20, r24
     b88:	80 e4       	ldi	r24, 0x40	; 64
     b8a:	58 07       	cpc	r21, r24
     b8c:	58 f3       	brcs	.-42     	; 0xb64 <__unpack_f+0x66>
     b8e:	14 96       	adiw	r26, 0x04	; 4
     b90:	2d 93       	st	X+, r18
     b92:	3d 93       	st	X+, r19
     b94:	4d 93       	st	X+, r20
     b96:	5c 93       	st	X, r21
     b98:	17 97       	sbiw	r26, 0x07	; 7
     b9a:	08 95       	ret
     b9c:	2f 3f       	cpi	r18, 0xFF	; 255
     b9e:	31 05       	cpc	r19, r1
     ba0:	79 f4       	brne	.+30     	; 0xbc0 <__unpack_f+0xc2>
     ba2:	41 15       	cp	r20, r1
     ba4:	51 05       	cpc	r21, r1
     ba6:	61 05       	cpc	r22, r1
     ba8:	71 05       	cpc	r23, r1
     baa:	19 f4       	brne	.+6      	; 0xbb2 <__unpack_f+0xb4>
     bac:	84 e0       	ldi	r24, 0x04	; 4
     bae:	8c 93       	st	X, r24
     bb0:	08 95       	ret
     bb2:	64 ff       	sbrs	r22, 4
     bb4:	03 c0       	rjmp	.+6      	; 0xbbc <__unpack_f+0xbe>
     bb6:	81 e0       	ldi	r24, 0x01	; 1
     bb8:	8c 93       	st	X, r24
     bba:	12 c0       	rjmp	.+36     	; 0xbe0 <__unpack_f+0xe2>
     bbc:	1c 92       	st	X, r1
     bbe:	10 c0       	rjmp	.+32     	; 0xbe0 <__unpack_f+0xe2>
     bc0:	2f 57       	subi	r18, 0x7F	; 127
     bc2:	30 40       	sbci	r19, 0x00	; 0
     bc4:	13 96       	adiw	r26, 0x03	; 3
     bc6:	3c 93       	st	X, r19
     bc8:	2e 93       	st	-X, r18
     bca:	12 97       	sbiw	r26, 0x02	; 2
     bcc:	83 e0       	ldi	r24, 0x03	; 3
     bce:	8c 93       	st	X, r24
     bd0:	87 e0       	ldi	r24, 0x07	; 7
     bd2:	44 0f       	add	r20, r20
     bd4:	55 1f       	adc	r21, r21
     bd6:	66 1f       	adc	r22, r22
     bd8:	77 1f       	adc	r23, r23
     bda:	8a 95       	dec	r24
     bdc:	d1 f7       	brne	.-12     	; 0xbd2 <__unpack_f+0xd4>
     bde:	70 64       	ori	r23, 0x40	; 64
     be0:	14 96       	adiw	r26, 0x04	; 4
     be2:	4d 93       	st	X+, r20
     be4:	5d 93       	st	X+, r21
     be6:	6d 93       	st	X+, r22
     be8:	7c 93       	st	X, r23
     bea:	17 97       	sbiw	r26, 0x07	; 7
     bec:	08 95       	ret

00000bee <__fpcmp_parts_f>:
     bee:	1f 93       	push	r17
     bf0:	dc 01       	movw	r26, r24
     bf2:	fb 01       	movw	r30, r22
     bf4:	9c 91       	ld	r25, X
     bf6:	92 30       	cpi	r25, 0x02	; 2
     bf8:	08 f4       	brcc	.+2      	; 0xbfc <__fpcmp_parts_f+0xe>
     bfa:	47 c0       	rjmp	.+142    	; 0xc8a <__fpcmp_parts_f+0x9c>
     bfc:	80 81       	ld	r24, Z
     bfe:	82 30       	cpi	r24, 0x02	; 2
     c00:	08 f4       	brcc	.+2      	; 0xc04 <__fpcmp_parts_f+0x16>
     c02:	43 c0       	rjmp	.+134    	; 0xc8a <__fpcmp_parts_f+0x9c>
     c04:	94 30       	cpi	r25, 0x04	; 4
     c06:	51 f4       	brne	.+20     	; 0xc1c <__fpcmp_parts_f+0x2e>
     c08:	11 96       	adiw	r26, 0x01	; 1
     c0a:	1c 91       	ld	r17, X
     c0c:	84 30       	cpi	r24, 0x04	; 4
     c0e:	99 f5       	brne	.+102    	; 0xc76 <__fpcmp_parts_f+0x88>
     c10:	81 81       	ldd	r24, Z+1	; 0x01
     c12:	68 2f       	mov	r22, r24
     c14:	70 e0       	ldi	r23, 0x00	; 0
     c16:	61 1b       	sub	r22, r17
     c18:	71 09       	sbc	r23, r1
     c1a:	3f c0       	rjmp	.+126    	; 0xc9a <__fpcmp_parts_f+0xac>
     c1c:	84 30       	cpi	r24, 0x04	; 4
     c1e:	21 f0       	breq	.+8      	; 0xc28 <__fpcmp_parts_f+0x3a>
     c20:	92 30       	cpi	r25, 0x02	; 2
     c22:	31 f4       	brne	.+12     	; 0xc30 <__fpcmp_parts_f+0x42>
     c24:	82 30       	cpi	r24, 0x02	; 2
     c26:	b9 f1       	breq	.+110    	; 0xc96 <__fpcmp_parts_f+0xa8>
     c28:	81 81       	ldd	r24, Z+1	; 0x01
     c2a:	88 23       	and	r24, r24
     c2c:	89 f1       	breq	.+98     	; 0xc90 <__fpcmp_parts_f+0xa2>
     c2e:	2d c0       	rjmp	.+90     	; 0xc8a <__fpcmp_parts_f+0x9c>
     c30:	11 96       	adiw	r26, 0x01	; 1
     c32:	1c 91       	ld	r17, X
     c34:	11 97       	sbiw	r26, 0x01	; 1
     c36:	82 30       	cpi	r24, 0x02	; 2
     c38:	f1 f0       	breq	.+60     	; 0xc76 <__fpcmp_parts_f+0x88>
     c3a:	81 81       	ldd	r24, Z+1	; 0x01
     c3c:	18 17       	cp	r17, r24
     c3e:	d9 f4       	brne	.+54     	; 0xc76 <__fpcmp_parts_f+0x88>
     c40:	12 96       	adiw	r26, 0x02	; 2
     c42:	2d 91       	ld	r18, X+
     c44:	3c 91       	ld	r19, X
     c46:	13 97       	sbiw	r26, 0x03	; 3
     c48:	82 81       	ldd	r24, Z+2	; 0x02
     c4a:	93 81       	ldd	r25, Z+3	; 0x03
     c4c:	82 17       	cp	r24, r18
     c4e:	93 07       	cpc	r25, r19
     c50:	94 f0       	brlt	.+36     	; 0xc76 <__fpcmp_parts_f+0x88>
     c52:	28 17       	cp	r18, r24
     c54:	39 07       	cpc	r19, r25
     c56:	bc f0       	brlt	.+46     	; 0xc86 <__fpcmp_parts_f+0x98>
     c58:	14 96       	adiw	r26, 0x04	; 4
     c5a:	8d 91       	ld	r24, X+
     c5c:	9d 91       	ld	r25, X+
     c5e:	0d 90       	ld	r0, X+
     c60:	bc 91       	ld	r27, X
     c62:	a0 2d       	mov	r26, r0
     c64:	24 81       	ldd	r18, Z+4	; 0x04
     c66:	35 81       	ldd	r19, Z+5	; 0x05
     c68:	46 81       	ldd	r20, Z+6	; 0x06
     c6a:	57 81       	ldd	r21, Z+7	; 0x07
     c6c:	28 17       	cp	r18, r24
     c6e:	39 07       	cpc	r19, r25
     c70:	4a 07       	cpc	r20, r26
     c72:	5b 07       	cpc	r21, r27
     c74:	18 f4       	brcc	.+6      	; 0xc7c <__fpcmp_parts_f+0x8e>
     c76:	11 23       	and	r17, r17
     c78:	41 f0       	breq	.+16     	; 0xc8a <__fpcmp_parts_f+0x9c>
     c7a:	0a c0       	rjmp	.+20     	; 0xc90 <__fpcmp_parts_f+0xa2>
     c7c:	82 17       	cp	r24, r18
     c7e:	93 07       	cpc	r25, r19
     c80:	a4 07       	cpc	r26, r20
     c82:	b5 07       	cpc	r27, r21
     c84:	40 f4       	brcc	.+16     	; 0xc96 <__fpcmp_parts_f+0xa8>
     c86:	11 23       	and	r17, r17
     c88:	19 f0       	breq	.+6      	; 0xc90 <__fpcmp_parts_f+0xa2>
     c8a:	61 e0       	ldi	r22, 0x01	; 1
     c8c:	70 e0       	ldi	r23, 0x00	; 0
     c8e:	05 c0       	rjmp	.+10     	; 0xc9a <__fpcmp_parts_f+0xac>
     c90:	6f ef       	ldi	r22, 0xFF	; 255
     c92:	7f ef       	ldi	r23, 0xFF	; 255
     c94:	02 c0       	rjmp	.+4      	; 0xc9a <__fpcmp_parts_f+0xac>
     c96:	60 e0       	ldi	r22, 0x00	; 0
     c98:	70 e0       	ldi	r23, 0x00	; 0
     c9a:	cb 01       	movw	r24, r22
     c9c:	1f 91       	pop	r17
     c9e:	08 95       	ret

00000ca0 <SW_Def>:
/*********************************************************************************/
/*********************************************************************************/
#include "SW_interface.h"

void SW_Def(SW_t *SW)
{
     ca0:	df 93       	push	r29
     ca2:	cf 93       	push	r28
     ca4:	00 d0       	rcall	.+0      	; 0xca6 <SW_Def+0x6>
     ca6:	00 d0       	rcall	.+0      	; 0xca8 <SW_Def+0x8>
     ca8:	cd b7       	in	r28, 0x3d	; 61
     caa:	de b7       	in	r29, 0x3e	; 62
     cac:	9a 83       	std	Y+2, r25	; 0x02
     cae:	89 83       	std	Y+1, r24	; 0x01
	switch(SW ->PUL_t)
     cb0:	e9 81       	ldd	r30, Y+1	; 0x01
     cb2:	fa 81       	ldd	r31, Y+2	; 0x02
     cb4:	82 81       	ldd	r24, Z+2	; 0x02
     cb6:	28 2f       	mov	r18, r24
     cb8:	30 e0       	ldi	r19, 0x00	; 0
     cba:	3c 83       	std	Y+4, r19	; 0x04
     cbc:	2b 83       	std	Y+3, r18	; 0x03
     cbe:	8b 81       	ldd	r24, Y+3	; 0x03
     cc0:	9c 81       	ldd	r25, Y+4	; 0x04
     cc2:	00 97       	sbiw	r24, 0x00	; 0
     cc4:	d1 f0       	breq	.+52     	; 0xcfa <SW_Def+0x5a>
     cc6:	2b 81       	ldd	r18, Y+3	; 0x03
     cc8:	3c 81       	ldd	r19, Y+4	; 0x04
     cca:	21 30       	cpi	r18, 0x01	; 1
     ccc:	31 05       	cpc	r19, r1
     cce:	f9 f4       	brne	.+62     	; 0xd0e <SW_Def+0x6e>
	{
	case PULL_UP :
		DIO_u8SetPinDirection(SW->PORT,SW->PIN,INPUT);
     cd0:	e9 81       	ldd	r30, Y+1	; 0x01
     cd2:	fa 81       	ldd	r31, Y+2	; 0x02
     cd4:	80 81       	ld	r24, Z
     cd6:	e9 81       	ldd	r30, Y+1	; 0x01
     cd8:	fa 81       	ldd	r31, Y+2	; 0x02
     cda:	91 81       	ldd	r25, Z+1	; 0x01
     cdc:	69 2f       	mov	r22, r25
     cde:	40 e0       	ldi	r20, 0x00	; 0
     ce0:	0e 94 11 1b 	call	0x3622	; 0x3622 <DIO_u8SetPinDirection>
		DIO_u8SetPinValue(SW->PORT,SW->PIN,HIGH);
     ce4:	e9 81       	ldd	r30, Y+1	; 0x01
     ce6:	fa 81       	ldd	r31, Y+2	; 0x02
     ce8:	80 81       	ld	r24, Z
     cea:	e9 81       	ldd	r30, Y+1	; 0x01
     cec:	fa 81       	ldd	r31, Y+2	; 0x02
     cee:	91 81       	ldd	r25, Z+1	; 0x01
     cf0:	69 2f       	mov	r22, r25
     cf2:	41 e0       	ldi	r20, 0x01	; 1
     cf4:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
     cf8:	0a c0       	rjmp	.+20     	; 0xd0e <SW_Def+0x6e>
		break;
	case PULL_DOWN :
		DIO_u8SetPinDirection(SW->PORT,SW->PIN,INPUT);
     cfa:	e9 81       	ldd	r30, Y+1	; 0x01
     cfc:	fa 81       	ldd	r31, Y+2	; 0x02
     cfe:	80 81       	ld	r24, Z
     d00:	e9 81       	ldd	r30, Y+1	; 0x01
     d02:	fa 81       	ldd	r31, Y+2	; 0x02
     d04:	91 81       	ldd	r25, Z+1	; 0x01
     d06:	69 2f       	mov	r22, r25
     d08:	40 e0       	ldi	r20, 0x00	; 0
     d0a:	0e 94 11 1b 	call	0x3622	; 0x3622 <DIO_u8SetPinDirection>
		break;
	default:
		break;
	}
}
     d0e:	0f 90       	pop	r0
     d10:	0f 90       	pop	r0
     d12:	0f 90       	pop	r0
     d14:	0f 90       	pop	r0
     d16:	cf 91       	pop	r28
     d18:	df 91       	pop	r29
     d1a:	08 95       	ret

00000d1c <SW_GetState>:
u8 SW_GetState(SW_t* SW)
{
     d1c:	df 93       	push	r29
     d1e:	cf 93       	push	r28
     d20:	cd b7       	in	r28, 0x3d	; 61
     d22:	de b7       	in	r29, 0x3e	; 62
     d24:	27 97       	sbiw	r28, 0x07	; 7
     d26:	0f b6       	in	r0, 0x3f	; 63
     d28:	f8 94       	cli
     d2a:	de bf       	out	0x3e, r29	; 62
     d2c:	0f be       	out	0x3f, r0	; 63
     d2e:	cd bf       	out	0x3d, r28	; 61
     d30:	9b 83       	std	Y+3, r25	; 0x03
     d32:	8a 83       	std	Y+2, r24	; 0x02
	u8 value;
	switch (SW ->PUL_t)
     d34:	ea 81       	ldd	r30, Y+2	; 0x02
     d36:	fb 81       	ldd	r31, Y+3	; 0x03
     d38:	82 81       	ldd	r24, Z+2	; 0x02
     d3a:	28 2f       	mov	r18, r24
     d3c:	30 e0       	ldi	r19, 0x00	; 0
     d3e:	3e 83       	std	Y+6, r19	; 0x06
     d40:	2d 83       	std	Y+5, r18	; 0x05
     d42:	8d 81       	ldd	r24, Y+5	; 0x05
     d44:	9e 81       	ldd	r25, Y+6	; 0x06
     d46:	00 97       	sbiw	r24, 0x00	; 0
     d48:	a9 f0       	breq	.+42     	; 0xd74 <SW_GetState+0x58>
     d4a:	2d 81       	ldd	r18, Y+5	; 0x05
     d4c:	3e 81       	ldd	r19, Y+6	; 0x06
     d4e:	21 30       	cpi	r18, 0x01	; 1
     d50:	31 05       	cpc	r19, r1
     d52:	01 f5       	brne	.+64     	; 0xd94 <SW_GetState+0x78>
	{
	case PULL_UP :
		DIO_u8GetPinValue(SW->PORT,SW->PIN,&value);
     d54:	ea 81       	ldd	r30, Y+2	; 0x02
     d56:	fb 81       	ldd	r31, Y+3	; 0x03
     d58:	80 81       	ld	r24, Z
     d5a:	ea 81       	ldd	r30, Y+2	; 0x02
     d5c:	fb 81       	ldd	r31, Y+3	; 0x03
     d5e:	91 81       	ldd	r25, Z+1	; 0x01
     d60:	69 2f       	mov	r22, r25
     d62:	9e 01       	movw	r18, r28
     d64:	2f 5f       	subi	r18, 0xFF	; 255
     d66:	3f 4f       	sbci	r19, 0xFF	; 255
     d68:	a9 01       	movw	r20, r18
     d6a:	0e 94 c7 1d 	call	0x3b8e	; 0x3b8e <DIO_u8GetPinValue>
        return(value);
     d6e:	39 81       	ldd	r19, Y+1	; 0x01
     d70:	3c 83       	std	Y+4, r19	; 0x04
     d72:	11 c0       	rjmp	.+34     	; 0xd96 <SW_GetState+0x7a>
		break;

	case PULL_DOWN :
		DIO_u8GetPinValue(SW->PORT,SW->PIN,&value);
     d74:	ea 81       	ldd	r30, Y+2	; 0x02
     d76:	fb 81       	ldd	r31, Y+3	; 0x03
     d78:	80 81       	ld	r24, Z
     d7a:	ea 81       	ldd	r30, Y+2	; 0x02
     d7c:	fb 81       	ldd	r31, Y+3	; 0x03
     d7e:	91 81       	ldd	r25, Z+1	; 0x01
     d80:	69 2f       	mov	r22, r25
     d82:	9e 01       	movw	r18, r28
     d84:	2f 5f       	subi	r18, 0xFF	; 255
     d86:	3f 4f       	sbci	r19, 0xFF	; 255
     d88:	a9 01       	movw	r20, r18
     d8a:	0e 94 c7 1d 	call	0x3b8e	; 0x3b8e <DIO_u8GetPinValue>
		return(value);
     d8e:	89 81       	ldd	r24, Y+1	; 0x01
     d90:	8c 83       	std	Y+4, r24	; 0x04
     d92:	01 c0       	rjmp	.+2      	; 0xd96 <SW_GetState+0x7a>
     d94:	02 c0       	rjmp	.+4      	; 0xd9a <SW_GetState+0x7e>
		break;
	default :
		break;
	}
}
     d96:	9c 81       	ldd	r25, Y+4	; 0x04
     d98:	9f 83       	std	Y+7, r25	; 0x07
     d9a:	8f 81       	ldd	r24, Y+7	; 0x07
     d9c:	27 96       	adiw	r28, 0x07	; 7
     d9e:	0f b6       	in	r0, 0x3f	; 63
     da0:	f8 94       	cli
     da2:	de bf       	out	0x3e, r29	; 62
     da4:	0f be       	out	0x3f, r0	; 63
     da6:	cd bf       	out	0x3d, r28	; 61
     da8:	cf 91       	pop	r28
     daa:	df 91       	pop	r29
     dac:	08 95       	ret

00000dae <SSD_setNumber>:
#include "SS_interface.h"
u8 SSD_setNumber(u8 Number , SSD_t* SSD)
{
     dae:	df 93       	push	r29
     db0:	cf 93       	push	r28
     db2:	00 d0       	rcall	.+0      	; 0xdb4 <SSD_setNumber+0x6>
     db4:	00 d0       	rcall	.+0      	; 0xdb6 <SSD_setNumber+0x8>
     db6:	00 d0       	rcall	.+0      	; 0xdb8 <SSD_setNumber+0xa>
     db8:	cd b7       	in	r28, 0x3d	; 61
     dba:	de b7       	in	r29, 0x3e	; 62
     dbc:	89 83       	std	Y+1, r24	; 0x01
     dbe:	7b 83       	std	Y+3, r23	; 0x03
     dc0:	6a 83       	std	Y+2, r22	; 0x02
	DIO_u8SetPortDirection(SSD->PORT,0xff);
     dc2:	ea 81       	ldd	r30, Y+2	; 0x02
     dc4:	fb 81       	ldd	r31, Y+3	; 0x03
     dc6:	81 81       	ldd	r24, Z+1	; 0x01
     dc8:	6f ef       	ldi	r22, 0xFF	; 255
     dca:	0e 94 23 1c 	call	0x3846	; 0x3846 <DIO_u8SetPortDirection>
	DIO_u8SetPortValue(SSD->PORT,SSD->COM_type ? segmentA[Number] : ~segmentA[Number]);
     dce:	ea 81       	ldd	r30, Y+2	; 0x02
     dd0:	fb 81       	ldd	r31, Y+3	; 0x03
     dd2:	81 81       	ldd	r24, Z+1	; 0x01
     dd4:	8d 83       	std	Y+5, r24	; 0x05
     dd6:	ea 81       	ldd	r30, Y+2	; 0x02
     dd8:	fb 81       	ldd	r31, Y+3	; 0x03
     dda:	80 81       	ld	r24, Z
     ddc:	88 23       	and	r24, r24
     dde:	49 f0       	breq	.+18     	; 0xdf2 <SSD_setNumber+0x44>
     de0:	89 81       	ldd	r24, Y+1	; 0x01
     de2:	88 2f       	mov	r24, r24
     de4:	90 e0       	ldi	r25, 0x00	; 0
     de6:	fc 01       	movw	r30, r24
     de8:	e8 59       	subi	r30, 0x98	; 152
     dea:	fe 4f       	sbci	r31, 0xFE	; 254
     dec:	90 81       	ld	r25, Z
     dee:	9c 83       	std	Y+4, r25	; 0x04
     df0:	0a c0       	rjmp	.+20     	; 0xe06 <SSD_setNumber+0x58>
     df2:	89 81       	ldd	r24, Y+1	; 0x01
     df4:	88 2f       	mov	r24, r24
     df6:	90 e0       	ldi	r25, 0x00	; 0
     df8:	fc 01       	movw	r30, r24
     dfa:	e8 59       	subi	r30, 0x98	; 152
     dfc:	fe 4f       	sbci	r31, 0xFE	; 254
     dfe:	80 81       	ld	r24, Z
     e00:	98 2f       	mov	r25, r24
     e02:	90 95       	com	r25
     e04:	9c 83       	std	Y+4, r25	; 0x04
     e06:	8d 81       	ldd	r24, Y+5	; 0x05
     e08:	6c 81       	ldd	r22, Y+4	; 0x04
     e0a:	0e 94 7e 1d 	call	0x3afc	; 0x3afc <DIO_u8SetPortValue>
	DIO_u8SetPinDirection(SSD->EnablePort,SSD->EnablePin,OUTPUT);
     e0e:	ea 81       	ldd	r30, Y+2	; 0x02
     e10:	fb 81       	ldd	r31, Y+3	; 0x03
     e12:	82 81       	ldd	r24, Z+2	; 0x02
     e14:	ea 81       	ldd	r30, Y+2	; 0x02
     e16:	fb 81       	ldd	r31, Y+3	; 0x03
     e18:	93 81       	ldd	r25, Z+3	; 0x03
     e1a:	69 2f       	mov	r22, r25
     e1c:	41 e0       	ldi	r20, 0x01	; 1
     e1e:	0e 94 11 1b 	call	0x3622	; 0x3622 <DIO_u8SetPinDirection>
}
     e22:	26 96       	adiw	r28, 0x06	; 6
     e24:	0f b6       	in	r0, 0x3f	; 63
     e26:	f8 94       	cli
     e28:	de bf       	out	0x3e, r29	; 62
     e2a:	0f be       	out	0x3f, r0	; 63
     e2c:	cd bf       	out	0x3d, r28	; 61
     e2e:	cf 91       	pop	r28
     e30:	df 91       	pop	r29
     e32:	08 95       	ret

00000e34 <SSD_Enable>:

u8 SSD_Enable(SSD_t*SSD)
{
     e34:	df 93       	push	r29
     e36:	cf 93       	push	r28
     e38:	00 d0       	rcall	.+0      	; 0xe3a <SSD_Enable+0x6>
     e3a:	00 d0       	rcall	.+0      	; 0xe3c <SSD_Enable+0x8>
     e3c:	0f 92       	push	r0
     e3e:	cd b7       	in	r28, 0x3d	; 61
     e40:	de b7       	in	r29, 0x3e	; 62
     e42:	9a 83       	std	Y+2, r25	; 0x02
     e44:	89 83       	std	Y+1, r24	; 0x01
	switch(SSD -> COM_type)
     e46:	e9 81       	ldd	r30, Y+1	; 0x01
     e48:	fa 81       	ldd	r31, Y+2	; 0x02
     e4a:	80 81       	ld	r24, Z
     e4c:	28 2f       	mov	r18, r24
     e4e:	30 e0       	ldi	r19, 0x00	; 0
     e50:	3c 83       	std	Y+4, r19	; 0x04
     e52:	2b 83       	std	Y+3, r18	; 0x03
     e54:	8b 81       	ldd	r24, Y+3	; 0x03
     e56:	9c 81       	ldd	r25, Y+4	; 0x04
     e58:	00 97       	sbiw	r24, 0x00	; 0
     e5a:	31 f0       	breq	.+12     	; 0xe68 <SSD_Enable+0x34>
     e5c:	2b 81       	ldd	r18, Y+3	; 0x03
     e5e:	3c 81       	ldd	r19, Y+4	; 0x04
     e60:	21 30       	cpi	r18, 0x01	; 1
     e62:	31 05       	cpc	r19, r1
     e64:	61 f0       	breq	.+24     	; 0xe7e <SSD_Enable+0x4a>
     e66:	15 c0       	rjmp	.+42     	; 0xe92 <SSD_Enable+0x5e>
	{
	case ANODE : DIO_u8SetPinValue(SSD->EnablePort,SSD->EnablePin,1) ;break;
     e68:	e9 81       	ldd	r30, Y+1	; 0x01
     e6a:	fa 81       	ldd	r31, Y+2	; 0x02
     e6c:	82 81       	ldd	r24, Z+2	; 0x02
     e6e:	e9 81       	ldd	r30, Y+1	; 0x01
     e70:	fa 81       	ldd	r31, Y+2	; 0x02
     e72:	93 81       	ldd	r25, Z+3	; 0x03
     e74:	69 2f       	mov	r22, r25
     e76:	41 e0       	ldi	r20, 0x01	; 1
     e78:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
     e7c:	0a c0       	rjmp	.+20     	; 0xe92 <SSD_Enable+0x5e>
	case CATHODE :DIO_u8SetPinValue(SSD->EnablePort,SSD->EnablePin,0); break;
     e7e:	e9 81       	ldd	r30, Y+1	; 0x01
     e80:	fa 81       	ldd	r31, Y+2	; 0x02
     e82:	82 81       	ldd	r24, Z+2	; 0x02
     e84:	e9 81       	ldd	r30, Y+1	; 0x01
     e86:	fa 81       	ldd	r31, Y+2	; 0x02
     e88:	93 81       	ldd	r25, Z+3	; 0x03
     e8a:	69 2f       	mov	r22, r25
     e8c:	40 e0       	ldi	r20, 0x00	; 0
     e8e:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
	default:break;
	}
}
     e92:	0f 90       	pop	r0
     e94:	0f 90       	pop	r0
     e96:	0f 90       	pop	r0
     e98:	0f 90       	pop	r0
     e9a:	0f 90       	pop	r0
     e9c:	cf 91       	pop	r28
     e9e:	df 91       	pop	r29
     ea0:	08 95       	ret

00000ea2 <SSD_Disable>:
u8 SSD_Disable(SSD_t*SSD)
{
     ea2:	df 93       	push	r29
     ea4:	cf 93       	push	r28
     ea6:	00 d0       	rcall	.+0      	; 0xea8 <SSD_Disable+0x6>
     ea8:	00 d0       	rcall	.+0      	; 0xeaa <SSD_Disable+0x8>
     eaa:	0f 92       	push	r0
     eac:	cd b7       	in	r28, 0x3d	; 61
     eae:	de b7       	in	r29, 0x3e	; 62
     eb0:	9a 83       	std	Y+2, r25	; 0x02
     eb2:	89 83       	std	Y+1, r24	; 0x01
	switch(SSD -> COM_type)
     eb4:	e9 81       	ldd	r30, Y+1	; 0x01
     eb6:	fa 81       	ldd	r31, Y+2	; 0x02
     eb8:	80 81       	ld	r24, Z
     eba:	28 2f       	mov	r18, r24
     ebc:	30 e0       	ldi	r19, 0x00	; 0
     ebe:	3c 83       	std	Y+4, r19	; 0x04
     ec0:	2b 83       	std	Y+3, r18	; 0x03
     ec2:	8b 81       	ldd	r24, Y+3	; 0x03
     ec4:	9c 81       	ldd	r25, Y+4	; 0x04
     ec6:	00 97       	sbiw	r24, 0x00	; 0
     ec8:	31 f0       	breq	.+12     	; 0xed6 <SSD_Disable+0x34>
     eca:	2b 81       	ldd	r18, Y+3	; 0x03
     ecc:	3c 81       	ldd	r19, Y+4	; 0x04
     ece:	21 30       	cpi	r18, 0x01	; 1
     ed0:	31 05       	cpc	r19, r1
     ed2:	61 f0       	breq	.+24     	; 0xeec <SSD_Disable+0x4a>
     ed4:	15 c0       	rjmp	.+42     	; 0xf00 <SSD_Disable+0x5e>
	{
	case ANODE : DIO_u8SetPinValue(SSD->EnablePort,SSD->EnablePin,0);break;
     ed6:	e9 81       	ldd	r30, Y+1	; 0x01
     ed8:	fa 81       	ldd	r31, Y+2	; 0x02
     eda:	82 81       	ldd	r24, Z+2	; 0x02
     edc:	e9 81       	ldd	r30, Y+1	; 0x01
     ede:	fa 81       	ldd	r31, Y+2	; 0x02
     ee0:	93 81       	ldd	r25, Z+3	; 0x03
     ee2:	69 2f       	mov	r22, r25
     ee4:	40 e0       	ldi	r20, 0x00	; 0
     ee6:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
     eea:	0a c0       	rjmp	.+20     	; 0xf00 <SSD_Disable+0x5e>
	case CATHODE :DIO_u8SetPinValue(SSD->EnablePort,SSD->EnablePin,1);break;
     eec:	e9 81       	ldd	r30, Y+1	; 0x01
     eee:	fa 81       	ldd	r31, Y+2	; 0x02
     ef0:	82 81       	ldd	r24, Z+2	; 0x02
     ef2:	e9 81       	ldd	r30, Y+1	; 0x01
     ef4:	fa 81       	ldd	r31, Y+2	; 0x02
     ef6:	93 81       	ldd	r25, Z+3	; 0x03
     ef8:	69 2f       	mov	r22, r25
     efa:	41 e0       	ldi	r20, 0x01	; 1
     efc:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
	default:break;
	}
}
     f00:	0f 90       	pop	r0
     f02:	0f 90       	pop	r0
     f04:	0f 90       	pop	r0
     f06:	0f 90       	pop	r0
     f08:	0f 90       	pop	r0
     f0a:	cf 91       	pop	r28
     f0c:	df 91       	pop	r29
     f0e:	08 95       	ret

00000f10 <LED_TurnOn>:
/*********************************************************************************/
/*********************************************************************************/
#include "LED_interface.h"

u8 LED_TurnOn(LED_t* LED)
{
     f10:	df 93       	push	r29
     f12:	cf 93       	push	r28
     f14:	00 d0       	rcall	.+0      	; 0xf16 <LED_TurnOn+0x6>
     f16:	0f 92       	push	r0
     f18:	cd b7       	in	r28, 0x3d	; 61
     f1a:	de b7       	in	r29, 0x3e	; 62
     f1c:	9a 83       	std	Y+2, r25	; 0x02
     f1e:	89 83       	std	Y+1, r24	; 0x01
	DIO_u8SetPinDirection(LED ->PORT,LED->PIN,OUTPUT);
     f20:	e9 81       	ldd	r30, Y+1	; 0x01
     f22:	fa 81       	ldd	r31, Y+2	; 0x02
     f24:	80 81       	ld	r24, Z
     f26:	e9 81       	ldd	r30, Y+1	; 0x01
     f28:	fa 81       	ldd	r31, Y+2	; 0x02
     f2a:	91 81       	ldd	r25, Z+1	; 0x01
     f2c:	69 2f       	mov	r22, r25
     f2e:	41 e0       	ldi	r20, 0x01	; 1
     f30:	0e 94 11 1b 	call	0x3622	; 0x3622 <DIO_u8SetPinDirection>
	DIO_u8SetPinValue(LED ->PORT,LED->PIN,HIGH);
     f34:	e9 81       	ldd	r30, Y+1	; 0x01
     f36:	fa 81       	ldd	r31, Y+2	; 0x02
     f38:	80 81       	ld	r24, Z
     f3a:	e9 81       	ldd	r30, Y+1	; 0x01
     f3c:	fa 81       	ldd	r31, Y+2	; 0x02
     f3e:	91 81       	ldd	r25, Z+1	; 0x01
     f40:	69 2f       	mov	r22, r25
     f42:	41 e0       	ldi	r20, 0x01	; 1
     f44:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
}
     f48:	0f 90       	pop	r0
     f4a:	0f 90       	pop	r0
     f4c:	0f 90       	pop	r0
     f4e:	cf 91       	pop	r28
     f50:	df 91       	pop	r29
     f52:	08 95       	ret

00000f54 <LED_TurnOff>:

u8 LED_TurnOff(LED_t* LED)
{
     f54:	df 93       	push	r29
     f56:	cf 93       	push	r28
     f58:	00 d0       	rcall	.+0      	; 0xf5a <LED_TurnOff+0x6>
     f5a:	0f 92       	push	r0
     f5c:	cd b7       	in	r28, 0x3d	; 61
     f5e:	de b7       	in	r29, 0x3e	; 62
     f60:	9a 83       	std	Y+2, r25	; 0x02
     f62:	89 83       	std	Y+1, r24	; 0x01
	DIO_u8SetPinDirection(LED ->PORT,LED->PIN,OUTPUT);
     f64:	e9 81       	ldd	r30, Y+1	; 0x01
     f66:	fa 81       	ldd	r31, Y+2	; 0x02
     f68:	80 81       	ld	r24, Z
     f6a:	e9 81       	ldd	r30, Y+1	; 0x01
     f6c:	fa 81       	ldd	r31, Y+2	; 0x02
     f6e:	91 81       	ldd	r25, Z+1	; 0x01
     f70:	69 2f       	mov	r22, r25
     f72:	41 e0       	ldi	r20, 0x01	; 1
     f74:	0e 94 11 1b 	call	0x3622	; 0x3622 <DIO_u8SetPinDirection>
	DIO_u8SetPinValue(LED ->PORT,LED->PIN,LOW);
     f78:	e9 81       	ldd	r30, Y+1	; 0x01
     f7a:	fa 81       	ldd	r31, Y+2	; 0x02
     f7c:	80 81       	ld	r24, Z
     f7e:	e9 81       	ldd	r30, Y+1	; 0x01
     f80:	fa 81       	ldd	r31, Y+2	; 0x02
     f82:	91 81       	ldd	r25, Z+1	; 0x01
     f84:	69 2f       	mov	r22, r25
     f86:	40 e0       	ldi	r20, 0x00	; 0
     f88:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>

}
     f8c:	0f 90       	pop	r0
     f8e:	0f 90       	pop	r0
     f90:	0f 90       	pop	r0
     f92:	cf 91       	pop	r28
     f94:	df 91       	pop	r29
     f96:	08 95       	ret

00000f98 <LCD_voidSendCommand>:

#include "LCD_interface.h"
#include <util/delay.h>

void LCD_voidSendCommand(u8 Copy_u8Command)
{
     f98:	df 93       	push	r29
     f9a:	cf 93       	push	r28
     f9c:	cd b7       	in	r28, 0x3d	; 61
     f9e:	de b7       	in	r29, 0x3e	; 62
     fa0:	e9 97       	sbiw	r28, 0x39	; 57
     fa2:	0f b6       	in	r0, 0x3f	; 63
     fa4:	f8 94       	cli
     fa6:	de bf       	out	0x3e, r29	; 62
     fa8:	0f be       	out	0x3f, r0	; 63
     faa:	cd bf       	out	0x3d, r28	; 61
     fac:	89 af       	std	Y+57, r24	; 0x39
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_E_PIN,LOW);


#elif LCD_MODE == FOUR_BIT
	/*set RS pin low for Command*/
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_RS_PIN,LOW);
     fae:	82 e0       	ldi	r24, 0x02	; 2
     fb0:	60 e0       	ldi	r22, 0x00	; 0
     fb2:	40 e0       	ldi	r20, 0x00	; 0
     fb4:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
	/*Set RW pin LOW for Write*/
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_RW_PIN,LOW);
     fb8:	82 e0       	ldi	r24, 0x02	; 2
     fba:	61 e0       	ldi	r22, 0x01	; 1
     fbc:	40 e0       	ldi	r20, 0x00	; 0
     fbe:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
	/*Send Command in data PORT*/
	DIO_u8SetPortValue(LCD_DATA_PORT,(Copy_u8Command & 0xf0));
     fc2:	89 ad       	ldd	r24, Y+57	; 0x39
     fc4:	98 2f       	mov	r25, r24
     fc6:	90 7f       	andi	r25, 0xF0	; 240
     fc8:	81 e0       	ldi	r24, 0x01	; 1
     fca:	69 2f       	mov	r22, r25
     fcc:	0e 94 7e 1d 	call	0x3afc	; 0x3afc <DIO_u8SetPortValue>
	/*Send Enable Pulse*/
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_E_PIN,HIGH);
     fd0:	82 e0       	ldi	r24, 0x02	; 2
     fd2:	62 e0       	ldi	r22, 0x02	; 2
     fd4:	41 e0       	ldi	r20, 0x01	; 1
     fd6:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
     fda:	80 e0       	ldi	r24, 0x00	; 0
     fdc:	90 e0       	ldi	r25, 0x00	; 0
     fde:	a0 ea       	ldi	r26, 0xA0	; 160
     fe0:	b0 e4       	ldi	r27, 0x40	; 64
     fe2:	8d ab       	std	Y+53, r24	; 0x35
     fe4:	9e ab       	std	Y+54, r25	; 0x36
     fe6:	af ab       	std	Y+55, r26	; 0x37
     fe8:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     fea:	6d a9       	ldd	r22, Y+53	; 0x35
     fec:	7e a9       	ldd	r23, Y+54	; 0x36
     fee:	8f a9       	ldd	r24, Y+55	; 0x37
     ff0:	98 ad       	ldd	r25, Y+56	; 0x38
     ff2:	20 e0       	ldi	r18, 0x00	; 0
     ff4:	30 e0       	ldi	r19, 0x00	; 0
     ff6:	4a ef       	ldi	r20, 0xFA	; 250
     ff8:	54 e4       	ldi	r21, 0x44	; 68
     ffa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ffe:	dc 01       	movw	r26, r24
    1000:	cb 01       	movw	r24, r22
    1002:	89 ab       	std	Y+49, r24	; 0x31
    1004:	9a ab       	std	Y+50, r25	; 0x32
    1006:	ab ab       	std	Y+51, r26	; 0x33
    1008:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    100a:	69 a9       	ldd	r22, Y+49	; 0x31
    100c:	7a a9       	ldd	r23, Y+50	; 0x32
    100e:	8b a9       	ldd	r24, Y+51	; 0x33
    1010:	9c a9       	ldd	r25, Y+52	; 0x34
    1012:	20 e0       	ldi	r18, 0x00	; 0
    1014:	30 e0       	ldi	r19, 0x00	; 0
    1016:	40 e8       	ldi	r20, 0x80	; 128
    1018:	5f e3       	ldi	r21, 0x3F	; 63
    101a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    101e:	88 23       	and	r24, r24
    1020:	2c f4       	brge	.+10     	; 0x102c <LCD_voidSendCommand+0x94>
		__ticks = 1;
    1022:	81 e0       	ldi	r24, 0x01	; 1
    1024:	90 e0       	ldi	r25, 0x00	; 0
    1026:	98 ab       	std	Y+48, r25	; 0x30
    1028:	8f a7       	std	Y+47, r24	; 0x2f
    102a:	3f c0       	rjmp	.+126    	; 0x10aa <LCD_voidSendCommand+0x112>
	else if (__tmp > 65535)
    102c:	69 a9       	ldd	r22, Y+49	; 0x31
    102e:	7a a9       	ldd	r23, Y+50	; 0x32
    1030:	8b a9       	ldd	r24, Y+51	; 0x33
    1032:	9c a9       	ldd	r25, Y+52	; 0x34
    1034:	20 e0       	ldi	r18, 0x00	; 0
    1036:	3f ef       	ldi	r19, 0xFF	; 255
    1038:	4f e7       	ldi	r20, 0x7F	; 127
    103a:	57 e4       	ldi	r21, 0x47	; 71
    103c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1040:	18 16       	cp	r1, r24
    1042:	4c f5       	brge	.+82     	; 0x1096 <LCD_voidSendCommand+0xfe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1044:	6d a9       	ldd	r22, Y+53	; 0x35
    1046:	7e a9       	ldd	r23, Y+54	; 0x36
    1048:	8f a9       	ldd	r24, Y+55	; 0x37
    104a:	98 ad       	ldd	r25, Y+56	; 0x38
    104c:	20 e0       	ldi	r18, 0x00	; 0
    104e:	30 e0       	ldi	r19, 0x00	; 0
    1050:	40 e2       	ldi	r20, 0x20	; 32
    1052:	51 e4       	ldi	r21, 0x41	; 65
    1054:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1058:	dc 01       	movw	r26, r24
    105a:	cb 01       	movw	r24, r22
    105c:	bc 01       	movw	r22, r24
    105e:	cd 01       	movw	r24, r26
    1060:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1064:	dc 01       	movw	r26, r24
    1066:	cb 01       	movw	r24, r22
    1068:	98 ab       	std	Y+48, r25	; 0x30
    106a:	8f a7       	std	Y+47, r24	; 0x2f
    106c:	0f c0       	rjmp	.+30     	; 0x108c <LCD_voidSendCommand+0xf4>
    106e:	88 ec       	ldi	r24, 0xC8	; 200
    1070:	90 e0       	ldi	r25, 0x00	; 0
    1072:	9e a7       	std	Y+46, r25	; 0x2e
    1074:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1076:	8d a5       	ldd	r24, Y+45	; 0x2d
    1078:	9e a5       	ldd	r25, Y+46	; 0x2e
    107a:	01 97       	sbiw	r24, 0x01	; 1
    107c:	f1 f7       	brne	.-4      	; 0x107a <LCD_voidSendCommand+0xe2>
    107e:	9e a7       	std	Y+46, r25	; 0x2e
    1080:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1082:	8f a5       	ldd	r24, Y+47	; 0x2f
    1084:	98 a9       	ldd	r25, Y+48	; 0x30
    1086:	01 97       	sbiw	r24, 0x01	; 1
    1088:	98 ab       	std	Y+48, r25	; 0x30
    108a:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    108c:	8f a5       	ldd	r24, Y+47	; 0x2f
    108e:	98 a9       	ldd	r25, Y+48	; 0x30
    1090:	00 97       	sbiw	r24, 0x00	; 0
    1092:	69 f7       	brne	.-38     	; 0x106e <LCD_voidSendCommand+0xd6>
    1094:	14 c0       	rjmp	.+40     	; 0x10be <LCD_voidSendCommand+0x126>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1096:	69 a9       	ldd	r22, Y+49	; 0x31
    1098:	7a a9       	ldd	r23, Y+50	; 0x32
    109a:	8b a9       	ldd	r24, Y+51	; 0x33
    109c:	9c a9       	ldd	r25, Y+52	; 0x34
    109e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10a2:	dc 01       	movw	r26, r24
    10a4:	cb 01       	movw	r24, r22
    10a6:	98 ab       	std	Y+48, r25	; 0x30
    10a8:	8f a7       	std	Y+47, r24	; 0x2f
    10aa:	8f a5       	ldd	r24, Y+47	; 0x2f
    10ac:	98 a9       	ldd	r25, Y+48	; 0x30
    10ae:	9c a7       	std	Y+44, r25	; 0x2c
    10b0:	8b a7       	std	Y+43, r24	; 0x2b
    10b2:	8b a5       	ldd	r24, Y+43	; 0x2b
    10b4:	9c a5       	ldd	r25, Y+44	; 0x2c
    10b6:	01 97       	sbiw	r24, 0x01	; 1
    10b8:	f1 f7       	brne	.-4      	; 0x10b6 <LCD_voidSendCommand+0x11e>
    10ba:	9c a7       	std	Y+44, r25	; 0x2c
    10bc:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(5);
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_E_PIN,LOW);
    10be:	82 e0       	ldi	r24, 0x02	; 2
    10c0:	62 e0       	ldi	r22, 0x02	; 2
    10c2:	40 e0       	ldi	r20, 0x00	; 0
    10c4:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
    10c8:	80 e0       	ldi	r24, 0x00	; 0
    10ca:	90 e0       	ldi	r25, 0x00	; 0
    10cc:	a8 e4       	ldi	r26, 0x48	; 72
    10ce:	b2 e4       	ldi	r27, 0x42	; 66
    10d0:	8f a3       	std	Y+39, r24	; 0x27
    10d2:	98 a7       	std	Y+40, r25	; 0x28
    10d4:	a9 a7       	std	Y+41, r26	; 0x29
    10d6:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    10d8:	6f a1       	ldd	r22, Y+39	; 0x27
    10da:	78 a5       	ldd	r23, Y+40	; 0x28
    10dc:	89 a5       	ldd	r24, Y+41	; 0x29
    10de:	9a a5       	ldd	r25, Y+42	; 0x2a
    10e0:	20 e0       	ldi	r18, 0x00	; 0
    10e2:	30 e0       	ldi	r19, 0x00	; 0
    10e4:	4a ef       	ldi	r20, 0xFA	; 250
    10e6:	54 e4       	ldi	r21, 0x44	; 68
    10e8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10ec:	dc 01       	movw	r26, r24
    10ee:	cb 01       	movw	r24, r22
    10f0:	8b a3       	std	Y+35, r24	; 0x23
    10f2:	9c a3       	std	Y+36, r25	; 0x24
    10f4:	ad a3       	std	Y+37, r26	; 0x25
    10f6:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    10f8:	6b a1       	ldd	r22, Y+35	; 0x23
    10fa:	7c a1       	ldd	r23, Y+36	; 0x24
    10fc:	8d a1       	ldd	r24, Y+37	; 0x25
    10fe:	9e a1       	ldd	r25, Y+38	; 0x26
    1100:	20 e0       	ldi	r18, 0x00	; 0
    1102:	30 e0       	ldi	r19, 0x00	; 0
    1104:	40 e8       	ldi	r20, 0x80	; 128
    1106:	5f e3       	ldi	r21, 0x3F	; 63
    1108:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    110c:	88 23       	and	r24, r24
    110e:	2c f4       	brge	.+10     	; 0x111a <LCD_voidSendCommand+0x182>
		__ticks = 1;
    1110:	81 e0       	ldi	r24, 0x01	; 1
    1112:	90 e0       	ldi	r25, 0x00	; 0
    1114:	9a a3       	std	Y+34, r25	; 0x22
    1116:	89 a3       	std	Y+33, r24	; 0x21
    1118:	3f c0       	rjmp	.+126    	; 0x1198 <LCD_voidSendCommand+0x200>
	else if (__tmp > 65535)
    111a:	6b a1       	ldd	r22, Y+35	; 0x23
    111c:	7c a1       	ldd	r23, Y+36	; 0x24
    111e:	8d a1       	ldd	r24, Y+37	; 0x25
    1120:	9e a1       	ldd	r25, Y+38	; 0x26
    1122:	20 e0       	ldi	r18, 0x00	; 0
    1124:	3f ef       	ldi	r19, 0xFF	; 255
    1126:	4f e7       	ldi	r20, 0x7F	; 127
    1128:	57 e4       	ldi	r21, 0x47	; 71
    112a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    112e:	18 16       	cp	r1, r24
    1130:	4c f5       	brge	.+82     	; 0x1184 <LCD_voidSendCommand+0x1ec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1132:	6f a1       	ldd	r22, Y+39	; 0x27
    1134:	78 a5       	ldd	r23, Y+40	; 0x28
    1136:	89 a5       	ldd	r24, Y+41	; 0x29
    1138:	9a a5       	ldd	r25, Y+42	; 0x2a
    113a:	20 e0       	ldi	r18, 0x00	; 0
    113c:	30 e0       	ldi	r19, 0x00	; 0
    113e:	40 e2       	ldi	r20, 0x20	; 32
    1140:	51 e4       	ldi	r21, 0x41	; 65
    1142:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1146:	dc 01       	movw	r26, r24
    1148:	cb 01       	movw	r24, r22
    114a:	bc 01       	movw	r22, r24
    114c:	cd 01       	movw	r24, r26
    114e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1152:	dc 01       	movw	r26, r24
    1154:	cb 01       	movw	r24, r22
    1156:	9a a3       	std	Y+34, r25	; 0x22
    1158:	89 a3       	std	Y+33, r24	; 0x21
    115a:	0f c0       	rjmp	.+30     	; 0x117a <LCD_voidSendCommand+0x1e2>
    115c:	88 ec       	ldi	r24, 0xC8	; 200
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	98 a3       	std	Y+32, r25	; 0x20
    1162:	8f 8f       	std	Y+31, r24	; 0x1f
    1164:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1166:	98 a1       	ldd	r25, Y+32	; 0x20
    1168:	01 97       	sbiw	r24, 0x01	; 1
    116a:	f1 f7       	brne	.-4      	; 0x1168 <LCD_voidSendCommand+0x1d0>
    116c:	98 a3       	std	Y+32, r25	; 0x20
    116e:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1170:	89 a1       	ldd	r24, Y+33	; 0x21
    1172:	9a a1       	ldd	r25, Y+34	; 0x22
    1174:	01 97       	sbiw	r24, 0x01	; 1
    1176:	9a a3       	std	Y+34, r25	; 0x22
    1178:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    117a:	89 a1       	ldd	r24, Y+33	; 0x21
    117c:	9a a1       	ldd	r25, Y+34	; 0x22
    117e:	00 97       	sbiw	r24, 0x00	; 0
    1180:	69 f7       	brne	.-38     	; 0x115c <LCD_voidSendCommand+0x1c4>
    1182:	14 c0       	rjmp	.+40     	; 0x11ac <LCD_voidSendCommand+0x214>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1184:	6b a1       	ldd	r22, Y+35	; 0x23
    1186:	7c a1       	ldd	r23, Y+36	; 0x24
    1188:	8d a1       	ldd	r24, Y+37	; 0x25
    118a:	9e a1       	ldd	r25, Y+38	; 0x26
    118c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1190:	dc 01       	movw	r26, r24
    1192:	cb 01       	movw	r24, r22
    1194:	9a a3       	std	Y+34, r25	; 0x22
    1196:	89 a3       	std	Y+33, r24	; 0x21
    1198:	89 a1       	ldd	r24, Y+33	; 0x21
    119a:	9a a1       	ldd	r25, Y+34	; 0x22
    119c:	9e 8f       	std	Y+30, r25	; 0x1e
    119e:	8d 8f       	std	Y+29, r24	; 0x1d
    11a0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    11a2:	9e 8d       	ldd	r25, Y+30	; 0x1e
    11a4:	01 97       	sbiw	r24, 0x01	; 1
    11a6:	f1 f7       	brne	.-4      	; 0x11a4 <LCD_voidSendCommand+0x20c>
    11a8:	9e 8f       	std	Y+30, r25	; 0x1e
    11aa:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(50);
	/*Send Lower nipple*/
	DIO_u8SetPortValue(LCD_DATA_PORT,(Copy_u8Command << 4));
    11ac:	89 ad       	ldd	r24, Y+57	; 0x39
    11ae:	98 2f       	mov	r25, r24
    11b0:	92 95       	swap	r25
    11b2:	90 7f       	andi	r25, 0xF0	; 240
    11b4:	81 e0       	ldi	r24, 0x01	; 1
    11b6:	69 2f       	mov	r22, r25
    11b8:	0e 94 7e 1d 	call	0x3afc	; 0x3afc <DIO_u8SetPortValue>
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_E_PIN,HIGH);
    11bc:	82 e0       	ldi	r24, 0x02	; 2
    11be:	62 e0       	ldi	r22, 0x02	; 2
    11c0:	41 e0       	ldi	r20, 0x01	; 1
    11c2:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
    11c6:	80 e0       	ldi	r24, 0x00	; 0
    11c8:	90 e0       	ldi	r25, 0x00	; 0
    11ca:	a0 ea       	ldi	r26, 0xA0	; 160
    11cc:	b0 e4       	ldi	r27, 0x40	; 64
    11ce:	89 8f       	std	Y+25, r24	; 0x19
    11d0:	9a 8f       	std	Y+26, r25	; 0x1a
    11d2:	ab 8f       	std	Y+27, r26	; 0x1b
    11d4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    11d6:	69 8d       	ldd	r22, Y+25	; 0x19
    11d8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    11da:	8b 8d       	ldd	r24, Y+27	; 0x1b
    11dc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    11de:	20 e0       	ldi	r18, 0x00	; 0
    11e0:	30 e0       	ldi	r19, 0x00	; 0
    11e2:	4a ef       	ldi	r20, 0xFA	; 250
    11e4:	54 e4       	ldi	r21, 0x44	; 68
    11e6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11ea:	dc 01       	movw	r26, r24
    11ec:	cb 01       	movw	r24, r22
    11ee:	8d 8b       	std	Y+21, r24	; 0x15
    11f0:	9e 8b       	std	Y+22, r25	; 0x16
    11f2:	af 8b       	std	Y+23, r26	; 0x17
    11f4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    11f6:	6d 89       	ldd	r22, Y+21	; 0x15
    11f8:	7e 89       	ldd	r23, Y+22	; 0x16
    11fa:	8f 89       	ldd	r24, Y+23	; 0x17
    11fc:	98 8d       	ldd	r25, Y+24	; 0x18
    11fe:	20 e0       	ldi	r18, 0x00	; 0
    1200:	30 e0       	ldi	r19, 0x00	; 0
    1202:	40 e8       	ldi	r20, 0x80	; 128
    1204:	5f e3       	ldi	r21, 0x3F	; 63
    1206:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    120a:	88 23       	and	r24, r24
    120c:	2c f4       	brge	.+10     	; 0x1218 <LCD_voidSendCommand+0x280>
		__ticks = 1;
    120e:	81 e0       	ldi	r24, 0x01	; 1
    1210:	90 e0       	ldi	r25, 0x00	; 0
    1212:	9c 8b       	std	Y+20, r25	; 0x14
    1214:	8b 8b       	std	Y+19, r24	; 0x13
    1216:	3f c0       	rjmp	.+126    	; 0x1296 <LCD_voidSendCommand+0x2fe>
	else if (__tmp > 65535)
    1218:	6d 89       	ldd	r22, Y+21	; 0x15
    121a:	7e 89       	ldd	r23, Y+22	; 0x16
    121c:	8f 89       	ldd	r24, Y+23	; 0x17
    121e:	98 8d       	ldd	r25, Y+24	; 0x18
    1220:	20 e0       	ldi	r18, 0x00	; 0
    1222:	3f ef       	ldi	r19, 0xFF	; 255
    1224:	4f e7       	ldi	r20, 0x7F	; 127
    1226:	57 e4       	ldi	r21, 0x47	; 71
    1228:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    122c:	18 16       	cp	r1, r24
    122e:	4c f5       	brge	.+82     	; 0x1282 <LCD_voidSendCommand+0x2ea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1230:	69 8d       	ldd	r22, Y+25	; 0x19
    1232:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1234:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1236:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1238:	20 e0       	ldi	r18, 0x00	; 0
    123a:	30 e0       	ldi	r19, 0x00	; 0
    123c:	40 e2       	ldi	r20, 0x20	; 32
    123e:	51 e4       	ldi	r21, 0x41	; 65
    1240:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1244:	dc 01       	movw	r26, r24
    1246:	cb 01       	movw	r24, r22
    1248:	bc 01       	movw	r22, r24
    124a:	cd 01       	movw	r24, r26
    124c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1250:	dc 01       	movw	r26, r24
    1252:	cb 01       	movw	r24, r22
    1254:	9c 8b       	std	Y+20, r25	; 0x14
    1256:	8b 8b       	std	Y+19, r24	; 0x13
    1258:	0f c0       	rjmp	.+30     	; 0x1278 <LCD_voidSendCommand+0x2e0>
    125a:	88 ec       	ldi	r24, 0xC8	; 200
    125c:	90 e0       	ldi	r25, 0x00	; 0
    125e:	9a 8b       	std	Y+18, r25	; 0x12
    1260:	89 8b       	std	Y+17, r24	; 0x11
    1262:	89 89       	ldd	r24, Y+17	; 0x11
    1264:	9a 89       	ldd	r25, Y+18	; 0x12
    1266:	01 97       	sbiw	r24, 0x01	; 1
    1268:	f1 f7       	brne	.-4      	; 0x1266 <LCD_voidSendCommand+0x2ce>
    126a:	9a 8b       	std	Y+18, r25	; 0x12
    126c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    126e:	8b 89       	ldd	r24, Y+19	; 0x13
    1270:	9c 89       	ldd	r25, Y+20	; 0x14
    1272:	01 97       	sbiw	r24, 0x01	; 1
    1274:	9c 8b       	std	Y+20, r25	; 0x14
    1276:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1278:	8b 89       	ldd	r24, Y+19	; 0x13
    127a:	9c 89       	ldd	r25, Y+20	; 0x14
    127c:	00 97       	sbiw	r24, 0x00	; 0
    127e:	69 f7       	brne	.-38     	; 0x125a <LCD_voidSendCommand+0x2c2>
    1280:	14 c0       	rjmp	.+40     	; 0x12aa <LCD_voidSendCommand+0x312>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1282:	6d 89       	ldd	r22, Y+21	; 0x15
    1284:	7e 89       	ldd	r23, Y+22	; 0x16
    1286:	8f 89       	ldd	r24, Y+23	; 0x17
    1288:	98 8d       	ldd	r25, Y+24	; 0x18
    128a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    128e:	dc 01       	movw	r26, r24
    1290:	cb 01       	movw	r24, r22
    1292:	9c 8b       	std	Y+20, r25	; 0x14
    1294:	8b 8b       	std	Y+19, r24	; 0x13
    1296:	8b 89       	ldd	r24, Y+19	; 0x13
    1298:	9c 89       	ldd	r25, Y+20	; 0x14
    129a:	98 8b       	std	Y+16, r25	; 0x10
    129c:	8f 87       	std	Y+15, r24	; 0x0f
    129e:	8f 85       	ldd	r24, Y+15	; 0x0f
    12a0:	98 89       	ldd	r25, Y+16	; 0x10
    12a2:	01 97       	sbiw	r24, 0x01	; 1
    12a4:	f1 f7       	brne	.-4      	; 0x12a2 <LCD_voidSendCommand+0x30a>
    12a6:	98 8b       	std	Y+16, r25	; 0x10
    12a8:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(5);
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_E_PIN,LOW);
    12aa:	82 e0       	ldi	r24, 0x02	; 2
    12ac:	62 e0       	ldi	r22, 0x02	; 2
    12ae:	40 e0       	ldi	r20, 0x00	; 0
    12b0:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
    12b4:	80 e0       	ldi	r24, 0x00	; 0
    12b6:	90 e0       	ldi	r25, 0x00	; 0
    12b8:	a8 e4       	ldi	r26, 0x48	; 72
    12ba:	b2 e4       	ldi	r27, 0x42	; 66
    12bc:	8b 87       	std	Y+11, r24	; 0x0b
    12be:	9c 87       	std	Y+12, r25	; 0x0c
    12c0:	ad 87       	std	Y+13, r26	; 0x0d
    12c2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    12c4:	6b 85       	ldd	r22, Y+11	; 0x0b
    12c6:	7c 85       	ldd	r23, Y+12	; 0x0c
    12c8:	8d 85       	ldd	r24, Y+13	; 0x0d
    12ca:	9e 85       	ldd	r25, Y+14	; 0x0e
    12cc:	20 e0       	ldi	r18, 0x00	; 0
    12ce:	30 e0       	ldi	r19, 0x00	; 0
    12d0:	4a ef       	ldi	r20, 0xFA	; 250
    12d2:	54 e4       	ldi	r21, 0x44	; 68
    12d4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    12d8:	dc 01       	movw	r26, r24
    12da:	cb 01       	movw	r24, r22
    12dc:	8f 83       	std	Y+7, r24	; 0x07
    12de:	98 87       	std	Y+8, r25	; 0x08
    12e0:	a9 87       	std	Y+9, r26	; 0x09
    12e2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    12e4:	6f 81       	ldd	r22, Y+7	; 0x07
    12e6:	78 85       	ldd	r23, Y+8	; 0x08
    12e8:	89 85       	ldd	r24, Y+9	; 0x09
    12ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    12ec:	20 e0       	ldi	r18, 0x00	; 0
    12ee:	30 e0       	ldi	r19, 0x00	; 0
    12f0:	40 e8       	ldi	r20, 0x80	; 128
    12f2:	5f e3       	ldi	r21, 0x3F	; 63
    12f4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    12f8:	88 23       	and	r24, r24
    12fa:	2c f4       	brge	.+10     	; 0x1306 <LCD_voidSendCommand+0x36e>
		__ticks = 1;
    12fc:	81 e0       	ldi	r24, 0x01	; 1
    12fe:	90 e0       	ldi	r25, 0x00	; 0
    1300:	9e 83       	std	Y+6, r25	; 0x06
    1302:	8d 83       	std	Y+5, r24	; 0x05
    1304:	3f c0       	rjmp	.+126    	; 0x1384 <LCD_voidSendCommand+0x3ec>
	else if (__tmp > 65535)
    1306:	6f 81       	ldd	r22, Y+7	; 0x07
    1308:	78 85       	ldd	r23, Y+8	; 0x08
    130a:	89 85       	ldd	r24, Y+9	; 0x09
    130c:	9a 85       	ldd	r25, Y+10	; 0x0a
    130e:	20 e0       	ldi	r18, 0x00	; 0
    1310:	3f ef       	ldi	r19, 0xFF	; 255
    1312:	4f e7       	ldi	r20, 0x7F	; 127
    1314:	57 e4       	ldi	r21, 0x47	; 71
    1316:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    131a:	18 16       	cp	r1, r24
    131c:	4c f5       	brge	.+82     	; 0x1370 <LCD_voidSendCommand+0x3d8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    131e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1320:	7c 85       	ldd	r23, Y+12	; 0x0c
    1322:	8d 85       	ldd	r24, Y+13	; 0x0d
    1324:	9e 85       	ldd	r25, Y+14	; 0x0e
    1326:	20 e0       	ldi	r18, 0x00	; 0
    1328:	30 e0       	ldi	r19, 0x00	; 0
    132a:	40 e2       	ldi	r20, 0x20	; 32
    132c:	51 e4       	ldi	r21, 0x41	; 65
    132e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1332:	dc 01       	movw	r26, r24
    1334:	cb 01       	movw	r24, r22
    1336:	bc 01       	movw	r22, r24
    1338:	cd 01       	movw	r24, r26
    133a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    133e:	dc 01       	movw	r26, r24
    1340:	cb 01       	movw	r24, r22
    1342:	9e 83       	std	Y+6, r25	; 0x06
    1344:	8d 83       	std	Y+5, r24	; 0x05
    1346:	0f c0       	rjmp	.+30     	; 0x1366 <LCD_voidSendCommand+0x3ce>
    1348:	88 ec       	ldi	r24, 0xC8	; 200
    134a:	90 e0       	ldi	r25, 0x00	; 0
    134c:	9c 83       	std	Y+4, r25	; 0x04
    134e:	8b 83       	std	Y+3, r24	; 0x03
    1350:	8b 81       	ldd	r24, Y+3	; 0x03
    1352:	9c 81       	ldd	r25, Y+4	; 0x04
    1354:	01 97       	sbiw	r24, 0x01	; 1
    1356:	f1 f7       	brne	.-4      	; 0x1354 <LCD_voidSendCommand+0x3bc>
    1358:	9c 83       	std	Y+4, r25	; 0x04
    135a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    135c:	8d 81       	ldd	r24, Y+5	; 0x05
    135e:	9e 81       	ldd	r25, Y+6	; 0x06
    1360:	01 97       	sbiw	r24, 0x01	; 1
    1362:	9e 83       	std	Y+6, r25	; 0x06
    1364:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1366:	8d 81       	ldd	r24, Y+5	; 0x05
    1368:	9e 81       	ldd	r25, Y+6	; 0x06
    136a:	00 97       	sbiw	r24, 0x00	; 0
    136c:	69 f7       	brne	.-38     	; 0x1348 <LCD_voidSendCommand+0x3b0>
    136e:	14 c0       	rjmp	.+40     	; 0x1398 <LCD_voidSendCommand+0x400>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1370:	6f 81       	ldd	r22, Y+7	; 0x07
    1372:	78 85       	ldd	r23, Y+8	; 0x08
    1374:	89 85       	ldd	r24, Y+9	; 0x09
    1376:	9a 85       	ldd	r25, Y+10	; 0x0a
    1378:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    137c:	dc 01       	movw	r26, r24
    137e:	cb 01       	movw	r24, r22
    1380:	9e 83       	std	Y+6, r25	; 0x06
    1382:	8d 83       	std	Y+5, r24	; 0x05
    1384:	8d 81       	ldd	r24, Y+5	; 0x05
    1386:	9e 81       	ldd	r25, Y+6	; 0x06
    1388:	9a 83       	std	Y+2, r25	; 0x02
    138a:	89 83       	std	Y+1, r24	; 0x01
    138c:	89 81       	ldd	r24, Y+1	; 0x01
    138e:	9a 81       	ldd	r25, Y+2	; 0x02
    1390:	01 97       	sbiw	r24, 0x01	; 1
    1392:	f1 f7       	brne	.-4      	; 0x1390 <LCD_voidSendCommand+0x3f8>
    1394:	9a 83       	std	Y+2, r25	; 0x02
    1396:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(50);
#endif
}
    1398:	e9 96       	adiw	r28, 0x39	; 57
    139a:	0f b6       	in	r0, 0x3f	; 63
    139c:	f8 94       	cli
    139e:	de bf       	out	0x3e, r29	; 62
    13a0:	0f be       	out	0x3f, r0	; 63
    13a2:	cd bf       	out	0x3d, r28	; 61
    13a4:	cf 91       	pop	r28
    13a6:	df 91       	pop	r29
    13a8:	08 95       	ret

000013aa <LCD_voidSendData>:

void LCD_voidSendData(u8 Copy_u8Data)
{
    13aa:	df 93       	push	r29
    13ac:	cf 93       	push	r28
    13ae:	cd b7       	in	r28, 0x3d	; 61
    13b0:	de b7       	in	r29, 0x3e	; 62
    13b2:	6d 97       	sbiw	r28, 0x1d	; 29
    13b4:	0f b6       	in	r0, 0x3f	; 63
    13b6:	f8 94       	cli
    13b8:	de bf       	out	0x3e, r29	; 62
    13ba:	0f be       	out	0x3f, r0	; 63
    13bc:	cd bf       	out	0x3d, r28	; 61
    13be:	8d 8f       	std	Y+29, r24	; 0x1d
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_E_PIN,LOW);


#elif LCD_MODE == FOUR_BIT
	/*set RS pin HIGH for DATA*/
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_RS_PIN,HIGH );
    13c0:	82 e0       	ldi	r24, 0x02	; 2
    13c2:	60 e0       	ldi	r22, 0x00	; 0
    13c4:	41 e0       	ldi	r20, 0x01	; 1
    13c6:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
	/*Set RW pin LOW for Write*/
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_RW_PIN,LOW);
    13ca:	82 e0       	ldi	r24, 0x02	; 2
    13cc:	61 e0       	ldi	r22, 0x01	; 1
    13ce:	40 e0       	ldi	r20, 0x00	; 0
    13d0:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
	/*Send Command in data PORT*/
	DIO_u8SetPortValue(LCD_DATA_PORT,(Copy_u8Data & 0xf0));
    13d4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    13d6:	98 2f       	mov	r25, r24
    13d8:	90 7f       	andi	r25, 0xF0	; 240
    13da:	81 e0       	ldi	r24, 0x01	; 1
    13dc:	69 2f       	mov	r22, r25
    13de:	0e 94 7e 1d 	call	0x3afc	; 0x3afc <DIO_u8SetPortValue>
	/*Send Enable Pulse*/
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_E_PIN,HIGH);
    13e2:	82 e0       	ldi	r24, 0x02	; 2
    13e4:	62 e0       	ldi	r22, 0x02	; 2
    13e6:	41 e0       	ldi	r20, 0x01	; 1
    13e8:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
    13ec:	80 e0       	ldi	r24, 0x00	; 0
    13ee:	90 e0       	ldi	r25, 0x00	; 0
    13f0:	a0 e0       	ldi	r26, 0x00	; 0
    13f2:	b0 e4       	ldi	r27, 0x40	; 64
    13f4:	89 8f       	std	Y+25, r24	; 0x19
    13f6:	9a 8f       	std	Y+26, r25	; 0x1a
    13f8:	ab 8f       	std	Y+27, r26	; 0x1b
    13fa:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    13fc:	69 8d       	ldd	r22, Y+25	; 0x19
    13fe:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1400:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1402:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1404:	20 e0       	ldi	r18, 0x00	; 0
    1406:	30 e0       	ldi	r19, 0x00	; 0
    1408:	4a ef       	ldi	r20, 0xFA	; 250
    140a:	54 e4       	ldi	r21, 0x44	; 68
    140c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1410:	dc 01       	movw	r26, r24
    1412:	cb 01       	movw	r24, r22
    1414:	8d 8b       	std	Y+21, r24	; 0x15
    1416:	9e 8b       	std	Y+22, r25	; 0x16
    1418:	af 8b       	std	Y+23, r26	; 0x17
    141a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    141c:	6d 89       	ldd	r22, Y+21	; 0x15
    141e:	7e 89       	ldd	r23, Y+22	; 0x16
    1420:	8f 89       	ldd	r24, Y+23	; 0x17
    1422:	98 8d       	ldd	r25, Y+24	; 0x18
    1424:	20 e0       	ldi	r18, 0x00	; 0
    1426:	30 e0       	ldi	r19, 0x00	; 0
    1428:	40 e8       	ldi	r20, 0x80	; 128
    142a:	5f e3       	ldi	r21, 0x3F	; 63
    142c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1430:	88 23       	and	r24, r24
    1432:	2c f4       	brge	.+10     	; 0x143e <LCD_voidSendData+0x94>
		__ticks = 1;
    1434:	81 e0       	ldi	r24, 0x01	; 1
    1436:	90 e0       	ldi	r25, 0x00	; 0
    1438:	9c 8b       	std	Y+20, r25	; 0x14
    143a:	8b 8b       	std	Y+19, r24	; 0x13
    143c:	3f c0       	rjmp	.+126    	; 0x14bc <LCD_voidSendData+0x112>
	else if (__tmp > 65535)
    143e:	6d 89       	ldd	r22, Y+21	; 0x15
    1440:	7e 89       	ldd	r23, Y+22	; 0x16
    1442:	8f 89       	ldd	r24, Y+23	; 0x17
    1444:	98 8d       	ldd	r25, Y+24	; 0x18
    1446:	20 e0       	ldi	r18, 0x00	; 0
    1448:	3f ef       	ldi	r19, 0xFF	; 255
    144a:	4f e7       	ldi	r20, 0x7F	; 127
    144c:	57 e4       	ldi	r21, 0x47	; 71
    144e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1452:	18 16       	cp	r1, r24
    1454:	4c f5       	brge	.+82     	; 0x14a8 <LCD_voidSendData+0xfe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1456:	69 8d       	ldd	r22, Y+25	; 0x19
    1458:	7a 8d       	ldd	r23, Y+26	; 0x1a
    145a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    145c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    145e:	20 e0       	ldi	r18, 0x00	; 0
    1460:	30 e0       	ldi	r19, 0x00	; 0
    1462:	40 e2       	ldi	r20, 0x20	; 32
    1464:	51 e4       	ldi	r21, 0x41	; 65
    1466:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    146a:	dc 01       	movw	r26, r24
    146c:	cb 01       	movw	r24, r22
    146e:	bc 01       	movw	r22, r24
    1470:	cd 01       	movw	r24, r26
    1472:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1476:	dc 01       	movw	r26, r24
    1478:	cb 01       	movw	r24, r22
    147a:	9c 8b       	std	Y+20, r25	; 0x14
    147c:	8b 8b       	std	Y+19, r24	; 0x13
    147e:	0f c0       	rjmp	.+30     	; 0x149e <LCD_voidSendData+0xf4>
    1480:	88 ec       	ldi	r24, 0xC8	; 200
    1482:	90 e0       	ldi	r25, 0x00	; 0
    1484:	9a 8b       	std	Y+18, r25	; 0x12
    1486:	89 8b       	std	Y+17, r24	; 0x11
    1488:	89 89       	ldd	r24, Y+17	; 0x11
    148a:	9a 89       	ldd	r25, Y+18	; 0x12
    148c:	01 97       	sbiw	r24, 0x01	; 1
    148e:	f1 f7       	brne	.-4      	; 0x148c <LCD_voidSendData+0xe2>
    1490:	9a 8b       	std	Y+18, r25	; 0x12
    1492:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1494:	8b 89       	ldd	r24, Y+19	; 0x13
    1496:	9c 89       	ldd	r25, Y+20	; 0x14
    1498:	01 97       	sbiw	r24, 0x01	; 1
    149a:	9c 8b       	std	Y+20, r25	; 0x14
    149c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    149e:	8b 89       	ldd	r24, Y+19	; 0x13
    14a0:	9c 89       	ldd	r25, Y+20	; 0x14
    14a2:	00 97       	sbiw	r24, 0x00	; 0
    14a4:	69 f7       	brne	.-38     	; 0x1480 <LCD_voidSendData+0xd6>
    14a6:	14 c0       	rjmp	.+40     	; 0x14d0 <LCD_voidSendData+0x126>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14a8:	6d 89       	ldd	r22, Y+21	; 0x15
    14aa:	7e 89       	ldd	r23, Y+22	; 0x16
    14ac:	8f 89       	ldd	r24, Y+23	; 0x17
    14ae:	98 8d       	ldd	r25, Y+24	; 0x18
    14b0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14b4:	dc 01       	movw	r26, r24
    14b6:	cb 01       	movw	r24, r22
    14b8:	9c 8b       	std	Y+20, r25	; 0x14
    14ba:	8b 8b       	std	Y+19, r24	; 0x13
    14bc:	8b 89       	ldd	r24, Y+19	; 0x13
    14be:	9c 89       	ldd	r25, Y+20	; 0x14
    14c0:	98 8b       	std	Y+16, r25	; 0x10
    14c2:	8f 87       	std	Y+15, r24	; 0x0f
    14c4:	8f 85       	ldd	r24, Y+15	; 0x0f
    14c6:	98 89       	ldd	r25, Y+16	; 0x10
    14c8:	01 97       	sbiw	r24, 0x01	; 1
    14ca:	f1 f7       	brne	.-4      	; 0x14c8 <LCD_voidSendData+0x11e>
    14cc:	98 8b       	std	Y+16, r25	; 0x10
    14ce:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_E_PIN,LOW);
    14d0:	82 e0       	ldi	r24, 0x02	; 2
    14d2:	62 e0       	ldi	r22, 0x02	; 2
    14d4:	40 e0       	ldi	r20, 0x00	; 0
    14d6:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
	/*Send Lower Data*/
	DIO_u8SetPortValue(LCD_DATA_PORT,(Copy_u8Data << 4));
    14da:	8d 8d       	ldd	r24, Y+29	; 0x1d
    14dc:	98 2f       	mov	r25, r24
    14de:	92 95       	swap	r25
    14e0:	90 7f       	andi	r25, 0xF0	; 240
    14e2:	81 e0       	ldi	r24, 0x01	; 1
    14e4:	69 2f       	mov	r22, r25
    14e6:	0e 94 7e 1d 	call	0x3afc	; 0x3afc <DIO_u8SetPortValue>
	/*Send Enable Pulse*/
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_E_PIN,HIGH);
    14ea:	82 e0       	ldi	r24, 0x02	; 2
    14ec:	62 e0       	ldi	r22, 0x02	; 2
    14ee:	41 e0       	ldi	r20, 0x01	; 1
    14f0:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
    14f4:	80 e0       	ldi	r24, 0x00	; 0
    14f6:	90 e0       	ldi	r25, 0x00	; 0
    14f8:	a0 e0       	ldi	r26, 0x00	; 0
    14fa:	b0 e4       	ldi	r27, 0x40	; 64
    14fc:	8b 87       	std	Y+11, r24	; 0x0b
    14fe:	9c 87       	std	Y+12, r25	; 0x0c
    1500:	ad 87       	std	Y+13, r26	; 0x0d
    1502:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1504:	6b 85       	ldd	r22, Y+11	; 0x0b
    1506:	7c 85       	ldd	r23, Y+12	; 0x0c
    1508:	8d 85       	ldd	r24, Y+13	; 0x0d
    150a:	9e 85       	ldd	r25, Y+14	; 0x0e
    150c:	20 e0       	ldi	r18, 0x00	; 0
    150e:	30 e0       	ldi	r19, 0x00	; 0
    1510:	4a ef       	ldi	r20, 0xFA	; 250
    1512:	54 e4       	ldi	r21, 0x44	; 68
    1514:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1518:	dc 01       	movw	r26, r24
    151a:	cb 01       	movw	r24, r22
    151c:	8f 83       	std	Y+7, r24	; 0x07
    151e:	98 87       	std	Y+8, r25	; 0x08
    1520:	a9 87       	std	Y+9, r26	; 0x09
    1522:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1524:	6f 81       	ldd	r22, Y+7	; 0x07
    1526:	78 85       	ldd	r23, Y+8	; 0x08
    1528:	89 85       	ldd	r24, Y+9	; 0x09
    152a:	9a 85       	ldd	r25, Y+10	; 0x0a
    152c:	20 e0       	ldi	r18, 0x00	; 0
    152e:	30 e0       	ldi	r19, 0x00	; 0
    1530:	40 e8       	ldi	r20, 0x80	; 128
    1532:	5f e3       	ldi	r21, 0x3F	; 63
    1534:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1538:	88 23       	and	r24, r24
    153a:	2c f4       	brge	.+10     	; 0x1546 <LCD_voidSendData+0x19c>
		__ticks = 1;
    153c:	81 e0       	ldi	r24, 0x01	; 1
    153e:	90 e0       	ldi	r25, 0x00	; 0
    1540:	9e 83       	std	Y+6, r25	; 0x06
    1542:	8d 83       	std	Y+5, r24	; 0x05
    1544:	3f c0       	rjmp	.+126    	; 0x15c4 <LCD_voidSendData+0x21a>
	else if (__tmp > 65535)
    1546:	6f 81       	ldd	r22, Y+7	; 0x07
    1548:	78 85       	ldd	r23, Y+8	; 0x08
    154a:	89 85       	ldd	r24, Y+9	; 0x09
    154c:	9a 85       	ldd	r25, Y+10	; 0x0a
    154e:	20 e0       	ldi	r18, 0x00	; 0
    1550:	3f ef       	ldi	r19, 0xFF	; 255
    1552:	4f e7       	ldi	r20, 0x7F	; 127
    1554:	57 e4       	ldi	r21, 0x47	; 71
    1556:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    155a:	18 16       	cp	r1, r24
    155c:	4c f5       	brge	.+82     	; 0x15b0 <LCD_voidSendData+0x206>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    155e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1560:	7c 85       	ldd	r23, Y+12	; 0x0c
    1562:	8d 85       	ldd	r24, Y+13	; 0x0d
    1564:	9e 85       	ldd	r25, Y+14	; 0x0e
    1566:	20 e0       	ldi	r18, 0x00	; 0
    1568:	30 e0       	ldi	r19, 0x00	; 0
    156a:	40 e2       	ldi	r20, 0x20	; 32
    156c:	51 e4       	ldi	r21, 0x41	; 65
    156e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1572:	dc 01       	movw	r26, r24
    1574:	cb 01       	movw	r24, r22
    1576:	bc 01       	movw	r22, r24
    1578:	cd 01       	movw	r24, r26
    157a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    157e:	dc 01       	movw	r26, r24
    1580:	cb 01       	movw	r24, r22
    1582:	9e 83       	std	Y+6, r25	; 0x06
    1584:	8d 83       	std	Y+5, r24	; 0x05
    1586:	0f c0       	rjmp	.+30     	; 0x15a6 <LCD_voidSendData+0x1fc>
    1588:	88 ec       	ldi	r24, 0xC8	; 200
    158a:	90 e0       	ldi	r25, 0x00	; 0
    158c:	9c 83       	std	Y+4, r25	; 0x04
    158e:	8b 83       	std	Y+3, r24	; 0x03
    1590:	8b 81       	ldd	r24, Y+3	; 0x03
    1592:	9c 81       	ldd	r25, Y+4	; 0x04
    1594:	01 97       	sbiw	r24, 0x01	; 1
    1596:	f1 f7       	brne	.-4      	; 0x1594 <LCD_voidSendData+0x1ea>
    1598:	9c 83       	std	Y+4, r25	; 0x04
    159a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    159c:	8d 81       	ldd	r24, Y+5	; 0x05
    159e:	9e 81       	ldd	r25, Y+6	; 0x06
    15a0:	01 97       	sbiw	r24, 0x01	; 1
    15a2:	9e 83       	std	Y+6, r25	; 0x06
    15a4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    15a6:	8d 81       	ldd	r24, Y+5	; 0x05
    15a8:	9e 81       	ldd	r25, Y+6	; 0x06
    15aa:	00 97       	sbiw	r24, 0x00	; 0
    15ac:	69 f7       	brne	.-38     	; 0x1588 <LCD_voidSendData+0x1de>
    15ae:	14 c0       	rjmp	.+40     	; 0x15d8 <LCD_voidSendData+0x22e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    15b0:	6f 81       	ldd	r22, Y+7	; 0x07
    15b2:	78 85       	ldd	r23, Y+8	; 0x08
    15b4:	89 85       	ldd	r24, Y+9	; 0x09
    15b6:	9a 85       	ldd	r25, Y+10	; 0x0a
    15b8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    15bc:	dc 01       	movw	r26, r24
    15be:	cb 01       	movw	r24, r22
    15c0:	9e 83       	std	Y+6, r25	; 0x06
    15c2:	8d 83       	std	Y+5, r24	; 0x05
    15c4:	8d 81       	ldd	r24, Y+5	; 0x05
    15c6:	9e 81       	ldd	r25, Y+6	; 0x06
    15c8:	9a 83       	std	Y+2, r25	; 0x02
    15ca:	89 83       	std	Y+1, r24	; 0x01
    15cc:	89 81       	ldd	r24, Y+1	; 0x01
    15ce:	9a 81       	ldd	r25, Y+2	; 0x02
    15d0:	01 97       	sbiw	r24, 0x01	; 1
    15d2:	f1 f7       	brne	.-4      	; 0x15d0 <LCD_voidSendData+0x226>
    15d4:	9a 83       	std	Y+2, r25	; 0x02
    15d6:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	DIO_u8SetPinValue(LCD_CTRL_PORT,LCD_E_PIN,LOW);
    15d8:	82 e0       	ldi	r24, 0x02	; 2
    15da:	62 e0       	ldi	r22, 0x02	; 2
    15dc:	40 e0       	ldi	r20, 0x00	; 0
    15de:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
#endif
}
    15e2:	6d 96       	adiw	r28, 0x1d	; 29
    15e4:	0f b6       	in	r0, 0x3f	; 63
    15e6:	f8 94       	cli
    15e8:	de bf       	out	0x3e, r29	; 62
    15ea:	0f be       	out	0x3f, r0	; 63
    15ec:	cd bf       	out	0x3d, r28	; 61
    15ee:	cf 91       	pop	r28
    15f0:	df 91       	pop	r29
    15f2:	08 95       	ret

000015f4 <LCD_voidInit>:

void LCD_voidInit(void)
{
    15f4:	df 93       	push	r29
    15f6:	cf 93       	push	r28
    15f8:	cd b7       	in	r28, 0x3d	; 61
    15fa:	de b7       	in	r29, 0x3e	; 62
    15fc:	2e 97       	sbiw	r28, 0x0e	; 14
    15fe:	0f b6       	in	r0, 0x3f	; 63
    1600:	f8 94       	cli
    1602:	de bf       	out	0x3e, r29	; 62
    1604:	0f be       	out	0x3f, r0	; 63
    1606:	cd bf       	out	0x3d, r28	; 61
    1608:	80 e0       	ldi	r24, 0x00	; 0
    160a:	90 e0       	ldi	r25, 0x00	; 0
    160c:	a0 ef       	ldi	r26, 0xF0	; 240
    160e:	b1 e4       	ldi	r27, 0x41	; 65
    1610:	8b 87       	std	Y+11, r24	; 0x0b
    1612:	9c 87       	std	Y+12, r25	; 0x0c
    1614:	ad 87       	std	Y+13, r26	; 0x0d
    1616:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1618:	6b 85       	ldd	r22, Y+11	; 0x0b
    161a:	7c 85       	ldd	r23, Y+12	; 0x0c
    161c:	8d 85       	ldd	r24, Y+13	; 0x0d
    161e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1620:	20 e0       	ldi	r18, 0x00	; 0
    1622:	30 e0       	ldi	r19, 0x00	; 0
    1624:	4a ef       	ldi	r20, 0xFA	; 250
    1626:	54 e4       	ldi	r21, 0x44	; 68
    1628:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    162c:	dc 01       	movw	r26, r24
    162e:	cb 01       	movw	r24, r22
    1630:	8f 83       	std	Y+7, r24	; 0x07
    1632:	98 87       	std	Y+8, r25	; 0x08
    1634:	a9 87       	std	Y+9, r26	; 0x09
    1636:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1638:	6f 81       	ldd	r22, Y+7	; 0x07
    163a:	78 85       	ldd	r23, Y+8	; 0x08
    163c:	89 85       	ldd	r24, Y+9	; 0x09
    163e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1640:	20 e0       	ldi	r18, 0x00	; 0
    1642:	30 e0       	ldi	r19, 0x00	; 0
    1644:	40 e8       	ldi	r20, 0x80	; 128
    1646:	5f e3       	ldi	r21, 0x3F	; 63
    1648:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    164c:	88 23       	and	r24, r24
    164e:	2c f4       	brge	.+10     	; 0x165a <LCD_voidInit+0x66>
		__ticks = 1;
    1650:	81 e0       	ldi	r24, 0x01	; 1
    1652:	90 e0       	ldi	r25, 0x00	; 0
    1654:	9e 83       	std	Y+6, r25	; 0x06
    1656:	8d 83       	std	Y+5, r24	; 0x05
    1658:	3f c0       	rjmp	.+126    	; 0x16d8 <LCD_voidInit+0xe4>
	else if (__tmp > 65535)
    165a:	6f 81       	ldd	r22, Y+7	; 0x07
    165c:	78 85       	ldd	r23, Y+8	; 0x08
    165e:	89 85       	ldd	r24, Y+9	; 0x09
    1660:	9a 85       	ldd	r25, Y+10	; 0x0a
    1662:	20 e0       	ldi	r18, 0x00	; 0
    1664:	3f ef       	ldi	r19, 0xFF	; 255
    1666:	4f e7       	ldi	r20, 0x7F	; 127
    1668:	57 e4       	ldi	r21, 0x47	; 71
    166a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    166e:	18 16       	cp	r1, r24
    1670:	4c f5       	brge	.+82     	; 0x16c4 <LCD_voidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1672:	6b 85       	ldd	r22, Y+11	; 0x0b
    1674:	7c 85       	ldd	r23, Y+12	; 0x0c
    1676:	8d 85       	ldd	r24, Y+13	; 0x0d
    1678:	9e 85       	ldd	r25, Y+14	; 0x0e
    167a:	20 e0       	ldi	r18, 0x00	; 0
    167c:	30 e0       	ldi	r19, 0x00	; 0
    167e:	40 e2       	ldi	r20, 0x20	; 32
    1680:	51 e4       	ldi	r21, 0x41	; 65
    1682:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1686:	dc 01       	movw	r26, r24
    1688:	cb 01       	movw	r24, r22
    168a:	bc 01       	movw	r22, r24
    168c:	cd 01       	movw	r24, r26
    168e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1692:	dc 01       	movw	r26, r24
    1694:	cb 01       	movw	r24, r22
    1696:	9e 83       	std	Y+6, r25	; 0x06
    1698:	8d 83       	std	Y+5, r24	; 0x05
    169a:	0f c0       	rjmp	.+30     	; 0x16ba <LCD_voidInit+0xc6>
    169c:	88 ec       	ldi	r24, 0xC8	; 200
    169e:	90 e0       	ldi	r25, 0x00	; 0
    16a0:	9c 83       	std	Y+4, r25	; 0x04
    16a2:	8b 83       	std	Y+3, r24	; 0x03
    16a4:	8b 81       	ldd	r24, Y+3	; 0x03
    16a6:	9c 81       	ldd	r25, Y+4	; 0x04
    16a8:	01 97       	sbiw	r24, 0x01	; 1
    16aa:	f1 f7       	brne	.-4      	; 0x16a8 <LCD_voidInit+0xb4>
    16ac:	9c 83       	std	Y+4, r25	; 0x04
    16ae:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    16b0:	8d 81       	ldd	r24, Y+5	; 0x05
    16b2:	9e 81       	ldd	r25, Y+6	; 0x06
    16b4:	01 97       	sbiw	r24, 0x01	; 1
    16b6:	9e 83       	std	Y+6, r25	; 0x06
    16b8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    16ba:	8d 81       	ldd	r24, Y+5	; 0x05
    16bc:	9e 81       	ldd	r25, Y+6	; 0x06
    16be:	00 97       	sbiw	r24, 0x00	; 0
    16c0:	69 f7       	brne	.-38     	; 0x169c <LCD_voidInit+0xa8>
    16c2:	14 c0       	rjmp	.+40     	; 0x16ec <LCD_voidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    16c4:	6f 81       	ldd	r22, Y+7	; 0x07
    16c6:	78 85       	ldd	r23, Y+8	; 0x08
    16c8:	89 85       	ldd	r24, Y+9	; 0x09
    16ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    16cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    16d0:	dc 01       	movw	r26, r24
    16d2:	cb 01       	movw	r24, r22
    16d4:	9e 83       	std	Y+6, r25	; 0x06
    16d6:	8d 83       	std	Y+5, r24	; 0x05
    16d8:	8d 81       	ldd	r24, Y+5	; 0x05
    16da:	9e 81       	ldd	r25, Y+6	; 0x06
    16dc:	9a 83       	std	Y+2, r25	; 0x02
    16de:	89 83       	std	Y+1, r24	; 0x01
    16e0:	89 81       	ldd	r24, Y+1	; 0x01
    16e2:	9a 81       	ldd	r25, Y+2	; 0x02
    16e4:	01 97       	sbiw	r24, 0x01	; 1
    16e6:	f1 f7       	brne	.-4      	; 0x16e4 <LCD_voidInit+0xf0>
    16e8:	9a 83       	std	Y+2, r25	; 0x02
    16ea:	89 83       	std	Y+1, r24	; 0x01


#elif LCD_MODE == FOUR_BIT

	_delay_ms(30);
	LCD_voidSendCommand(0x02);
    16ec:	82 e0       	ldi	r24, 0x02	; 2
    16ee:	0e 94 cc 07 	call	0xf98	; 0xf98 <LCD_voidSendCommand>
	LCD_voidSendCommand(0x28);
    16f2:	88 e2       	ldi	r24, 0x28	; 40
    16f4:	0e 94 cc 07 	call	0xf98	; 0xf98 <LCD_voidSendCommand>
	LCD_voidSendCommand(0x0c);
    16f8:	8c e0       	ldi	r24, 0x0C	; 12
    16fa:	0e 94 cc 07 	call	0xf98	; 0xf98 <LCD_voidSendCommand>
	LCD_voidSendCommand(0x06);
    16fe:	86 e0       	ldi	r24, 0x06	; 6
    1700:	0e 94 cc 07 	call	0xf98	; 0xf98 <LCD_voidSendCommand>

#endif

}
    1704:	2e 96       	adiw	r28, 0x0e	; 14
    1706:	0f b6       	in	r0, 0x3f	; 63
    1708:	f8 94       	cli
    170a:	de bf       	out	0x3e, r29	; 62
    170c:	0f be       	out	0x3f, r0	; 63
    170e:	cd bf       	out	0x3d, r28	; 61
    1710:	cf 91       	pop	r28
    1712:	df 91       	pop	r29
    1714:	08 95       	ret

00001716 <LCD_voidSendString>:

void LCD_voidSendString(const char* String )
{
    1716:	df 93       	push	r29
    1718:	cf 93       	push	r28
    171a:	00 d0       	rcall	.+0      	; 0x171c <LCD_voidSendString+0x6>
    171c:	0f 92       	push	r0
    171e:	cd b7       	in	r28, 0x3d	; 61
    1720:	de b7       	in	r29, 0x3e	; 62
    1722:	9b 83       	std	Y+3, r25	; 0x03
    1724:	8a 83       	std	Y+2, r24	; 0x02
	u8 Counter =  0 ;
    1726:	19 82       	std	Y+1, r1	; 0x01
    1728:	0e c0       	rjmp	.+28     	; 0x1746 <LCD_voidSendString+0x30>
	while(String[Counter])
	{
		LCD_voidSendData(String[Counter]);
    172a:	89 81       	ldd	r24, Y+1	; 0x01
    172c:	28 2f       	mov	r18, r24
    172e:	30 e0       	ldi	r19, 0x00	; 0
    1730:	8a 81       	ldd	r24, Y+2	; 0x02
    1732:	9b 81       	ldd	r25, Y+3	; 0x03
    1734:	fc 01       	movw	r30, r24
    1736:	e2 0f       	add	r30, r18
    1738:	f3 1f       	adc	r31, r19
    173a:	80 81       	ld	r24, Z
    173c:	0e 94 d5 09 	call	0x13aa	; 0x13aa <LCD_voidSendData>
		Counter++;
    1740:	89 81       	ldd	r24, Y+1	; 0x01
    1742:	8f 5f       	subi	r24, 0xFF	; 255
    1744:	89 83       	std	Y+1, r24	; 0x01
}

void LCD_voidSendString(const char* String )
{
	u8 Counter =  0 ;
	while(String[Counter])
    1746:	89 81       	ldd	r24, Y+1	; 0x01
    1748:	28 2f       	mov	r18, r24
    174a:	30 e0       	ldi	r19, 0x00	; 0
    174c:	8a 81       	ldd	r24, Y+2	; 0x02
    174e:	9b 81       	ldd	r25, Y+3	; 0x03
    1750:	fc 01       	movw	r30, r24
    1752:	e2 0f       	add	r30, r18
    1754:	f3 1f       	adc	r31, r19
    1756:	80 81       	ld	r24, Z
    1758:	88 23       	and	r24, r24
    175a:	39 f7       	brne	.-50     	; 0x172a <LCD_voidSendString+0x14>
	{
		LCD_voidSendData(String[Counter]);
		Counter++;
	}
}
    175c:	0f 90       	pop	r0
    175e:	0f 90       	pop	r0
    1760:	0f 90       	pop	r0
    1762:	cf 91       	pop	r28
    1764:	df 91       	pop	r29
    1766:	08 95       	ret

00001768 <LCD_voidGoToXY>:

void LCD_voidGoToXY(u8 X_position,u8 Y_Position)
{
    1768:	df 93       	push	r29
    176a:	cf 93       	push	r28
    176c:	00 d0       	rcall	.+0      	; 0x176e <LCD_voidGoToXY+0x6>
    176e:	0f 92       	push	r0
    1770:	cd b7       	in	r28, 0x3d	; 61
    1772:	de b7       	in	r29, 0x3e	; 62
    1774:	8a 83       	std	Y+2, r24	; 0x02
    1776:	6b 83       	std	Y+3, r22	; 0x03
	u8 Address;
	/*X position is the Row and Y is Col.
	 * Address of first row is from 0 to 0xf
	 * Second row is from 0x40 to 0x4f*/
	if(X_position==0)
    1778:	8a 81       	ldd	r24, Y+2	; 0x02
    177a:	88 23       	and	r24, r24
    177c:	19 f4       	brne	.+6      	; 0x1784 <LCD_voidGoToXY+0x1c>
	{
		Address =Y_Position;
    177e:	8b 81       	ldd	r24, Y+3	; 0x03
    1780:	89 83       	std	Y+1, r24	; 0x01
    1782:	06 c0       	rjmp	.+12     	; 0x1790 <LCD_voidGoToXY+0x28>
	}
	else if(X_position==1)
    1784:	8a 81       	ldd	r24, Y+2	; 0x02
    1786:	81 30       	cpi	r24, 0x01	; 1
    1788:	19 f4       	brne	.+6      	; 0x1790 <LCD_voidGoToXY+0x28>
	{
		Address =0x40 + Y_Position ;
    178a:	8b 81       	ldd	r24, Y+3	; 0x03
    178c:	80 5c       	subi	r24, 0xC0	; 192
    178e:	89 83       	std	Y+1, r24	; 0x01
	}
	/*The command to set address that you want is 0b10000000
	 * So we add 128 to the address*/
	LCD_voidSendCommand((Address|0b10000000));
    1790:	89 81       	ldd	r24, Y+1	; 0x01
    1792:	80 68       	ori	r24, 0x80	; 128
    1794:	0e 94 cc 07 	call	0xf98	; 0xf98 <LCD_voidSendCommand>
}
    1798:	0f 90       	pop	r0
    179a:	0f 90       	pop	r0
    179c:	0f 90       	pop	r0
    179e:	cf 91       	pop	r28
    17a0:	df 91       	pop	r29
    17a2:	08 95       	ret

000017a4 <LCD_voidSpecialChar>:

void LCD_voidSpecialChar(u8* Pattern,u8 Block_no,u8 Xposition,u8 Yposition)
{
    17a4:	df 93       	push	r29
    17a6:	cf 93       	push	r28
    17a8:	cd b7       	in	r28, 0x3d	; 61
    17aa:	de b7       	in	r29, 0x3e	; 62
    17ac:	27 97       	sbiw	r28, 0x07	; 7
    17ae:	0f b6       	in	r0, 0x3f	; 63
    17b0:	f8 94       	cli
    17b2:	de bf       	out	0x3e, r29	; 62
    17b4:	0f be       	out	0x3f, r0	; 63
    17b6:	cd bf       	out	0x3d, r28	; 61
    17b8:	9c 83       	std	Y+4, r25	; 0x04
    17ba:	8b 83       	std	Y+3, r24	; 0x03
    17bc:	6d 83       	std	Y+5, r22	; 0x05
    17be:	4e 83       	std	Y+6, r20	; 0x06
    17c0:	2f 83       	std	Y+7, r18	; 0x07
	u8 Address = Block_no*8;
    17c2:	8d 81       	ldd	r24, Y+5	; 0x05
    17c4:	88 2f       	mov	r24, r24
    17c6:	90 e0       	ldi	r25, 0x00	; 0
    17c8:	88 0f       	add	r24, r24
    17ca:	99 1f       	adc	r25, r25
    17cc:	88 0f       	add	r24, r24
    17ce:	99 1f       	adc	r25, r25
    17d0:	88 0f       	add	r24, r24
    17d2:	99 1f       	adc	r25, r25
    17d4:	8a 83       	std	Y+2, r24	; 0x02
	LCD_voidSendCommand(Address+64);
    17d6:	8a 81       	ldd	r24, Y+2	; 0x02
    17d8:	80 5c       	subi	r24, 0xC0	; 192
    17da:	0e 94 cc 07 	call	0xf98	; 0xf98 <LCD_voidSendCommand>
	for(u8 i=0 ;i<8;i++)
    17de:	19 82       	std	Y+1, r1	; 0x01
    17e0:	0e c0       	rjmp	.+28     	; 0x17fe <LCD_voidSpecialChar+0x5a>
	{
		LCD_voidSendData(Pattern[i]);
    17e2:	89 81       	ldd	r24, Y+1	; 0x01
    17e4:	28 2f       	mov	r18, r24
    17e6:	30 e0       	ldi	r19, 0x00	; 0
    17e8:	8b 81       	ldd	r24, Y+3	; 0x03
    17ea:	9c 81       	ldd	r25, Y+4	; 0x04
    17ec:	fc 01       	movw	r30, r24
    17ee:	e2 0f       	add	r30, r18
    17f0:	f3 1f       	adc	r31, r19
    17f2:	80 81       	ld	r24, Z
    17f4:	0e 94 d5 09 	call	0x13aa	; 0x13aa <LCD_voidSendData>

void LCD_voidSpecialChar(u8* Pattern,u8 Block_no,u8 Xposition,u8 Yposition)
{
	u8 Address = Block_no*8;
	LCD_voidSendCommand(Address+64);
	for(u8 i=0 ;i<8;i++)
    17f8:	89 81       	ldd	r24, Y+1	; 0x01
    17fa:	8f 5f       	subi	r24, 0xFF	; 255
    17fc:	89 83       	std	Y+1, r24	; 0x01
    17fe:	89 81       	ldd	r24, Y+1	; 0x01
    1800:	88 30       	cpi	r24, 0x08	; 8
    1802:	78 f3       	brcs	.-34     	; 0x17e2 <LCD_voidSpecialChar+0x3e>
	{
		LCD_voidSendData(Pattern[i]);
	}
	LCD_voidGoToXY(Xposition,Yposition);
    1804:	8e 81       	ldd	r24, Y+6	; 0x06
    1806:	6f 81       	ldd	r22, Y+7	; 0x07
    1808:	0e 94 b4 0b 	call	0x1768	; 0x1768 <LCD_voidGoToXY>
	LCD_voidSendData(Block_no);
    180c:	8d 81       	ldd	r24, Y+5	; 0x05
    180e:	0e 94 d5 09 	call	0x13aa	; 0x13aa <LCD_voidSendData>
}
    1812:	27 96       	adiw	r28, 0x07	; 7
    1814:	0f b6       	in	r0, 0x3f	; 63
    1816:	f8 94       	cli
    1818:	de bf       	out	0x3e, r29	; 62
    181a:	0f be       	out	0x3f, r0	; 63
    181c:	cd bf       	out	0x3d, r28	; 61
    181e:	cf 91       	pop	r28
    1820:	df 91       	pop	r29
    1822:	08 95       	ret

00001824 <LCD_voidWriteNumber>:
void LCD_voidWriteNumber(u32 Number)
{
    1824:	df 93       	push	r29
    1826:	cf 93       	push	r28
    1828:	cd b7       	in	r28, 0x3d	; 61
    182a:	de b7       	in	r29, 0x3e	; 62
    182c:	63 97       	sbiw	r28, 0x13	; 19
    182e:	0f b6       	in	r0, 0x3f	; 63
    1830:	f8 94       	cli
    1832:	de bf       	out	0x3e, r29	; 62
    1834:	0f be       	out	0x3f, r0	; 63
    1836:	cd bf       	out	0x3d, r28	; 61
    1838:	68 8b       	std	Y+16, r22	; 0x10
    183a:	79 8b       	std	Y+17, r23	; 0x11
    183c:	8a 8b       	std	Y+18, r24	; 0x12
    183e:	9b 8b       	std	Y+19, r25	; 0x13
	u8 str[8];
	u8 i;
	u32 num;
	u8 rem;
	u8 len =0;
    1840:	19 82       	std	Y+1, r1	; 0x01
	num=Number;
    1842:	88 89       	ldd	r24, Y+16	; 0x10
    1844:	99 89       	ldd	r25, Y+17	; 0x11
    1846:	aa 89       	ldd	r26, Y+18	; 0x12
    1848:	bb 89       	ldd	r27, Y+19	; 0x13
    184a:	8b 83       	std	Y+3, r24	; 0x03
    184c:	9c 83       	std	Y+4, r25	; 0x04
    184e:	ad 83       	std	Y+5, r26	; 0x05
    1850:	be 83       	std	Y+6, r27	; 0x06
    1852:	15 c0       	rjmp	.+42     	; 0x187e <LCD_voidWriteNumber+0x5a>
	while(num != 0)
	{
		len++;
    1854:	89 81       	ldd	r24, Y+1	; 0x01
    1856:	8f 5f       	subi	r24, 0xFF	; 255
    1858:	89 83       	std	Y+1, r24	; 0x01
		num=num/10;
    185a:	8b 81       	ldd	r24, Y+3	; 0x03
    185c:	9c 81       	ldd	r25, Y+4	; 0x04
    185e:	ad 81       	ldd	r26, Y+5	; 0x05
    1860:	be 81       	ldd	r27, Y+6	; 0x06
    1862:	2a e0       	ldi	r18, 0x0A	; 10
    1864:	30 e0       	ldi	r19, 0x00	; 0
    1866:	40 e0       	ldi	r20, 0x00	; 0
    1868:	50 e0       	ldi	r21, 0x00	; 0
    186a:	bc 01       	movw	r22, r24
    186c:	cd 01       	movw	r24, r26
    186e:	0e 94 5d 20 	call	0x40ba	; 0x40ba <__udivmodsi4>
    1872:	da 01       	movw	r26, r20
    1874:	c9 01       	movw	r24, r18
    1876:	8b 83       	std	Y+3, r24	; 0x03
    1878:	9c 83       	std	Y+4, r25	; 0x04
    187a:	ad 83       	std	Y+5, r26	; 0x05
    187c:	be 83       	std	Y+6, r27	; 0x06
	u8 i;
	u32 num;
	u8 rem;
	u8 len =0;
	num=Number;
	while(num != 0)
    187e:	8b 81       	ldd	r24, Y+3	; 0x03
    1880:	9c 81       	ldd	r25, Y+4	; 0x04
    1882:	ad 81       	ldd	r26, Y+5	; 0x05
    1884:	be 81       	ldd	r27, Y+6	; 0x06
    1886:	00 97       	sbiw	r24, 0x00	; 0
    1888:	a1 05       	cpc	r26, r1
    188a:	b1 05       	cpc	r27, r1
    188c:	19 f7       	brne	.-58     	; 0x1854 <LCD_voidWriteNumber+0x30>
	{
		len++;
		num=num/10;
	}
	if(len==0)
    188e:	89 81       	ldd	r24, Y+1	; 0x01
    1890:	88 23       	and	r24, r24
    1892:	19 f4       	brne	.+6      	; 0x189a <LCD_voidWriteNumber+0x76>
	{
		LCD_voidSendData('0');
    1894:	80 e3       	ldi	r24, 0x30	; 48
    1896:	0e 94 d5 09 	call	0x13aa	; 0x13aa <LCD_voidSendData>

	}
	for(i=0;i<len;i++)
    189a:	1f 82       	std	Y+7, r1	; 0x07
    189c:	37 c0       	rjmp	.+110    	; 0x190c <LCD_voidWriteNumber+0xe8>
	{
		rem=Number%10;
    189e:	88 89       	ldd	r24, Y+16	; 0x10
    18a0:	99 89       	ldd	r25, Y+17	; 0x11
    18a2:	aa 89       	ldd	r26, Y+18	; 0x12
    18a4:	bb 89       	ldd	r27, Y+19	; 0x13
    18a6:	2a e0       	ldi	r18, 0x0A	; 10
    18a8:	30 e0       	ldi	r19, 0x00	; 0
    18aa:	40 e0       	ldi	r20, 0x00	; 0
    18ac:	50 e0       	ldi	r21, 0x00	; 0
    18ae:	bc 01       	movw	r22, r24
    18b0:	cd 01       	movw	r24, r26
    18b2:	0e 94 5d 20 	call	0x40ba	; 0x40ba <__udivmodsi4>
    18b6:	dc 01       	movw	r26, r24
    18b8:	cb 01       	movw	r24, r22
    18ba:	8a 83       	std	Y+2, r24	; 0x02
		Number=Number/10;
    18bc:	88 89       	ldd	r24, Y+16	; 0x10
    18be:	99 89       	ldd	r25, Y+17	; 0x11
    18c0:	aa 89       	ldd	r26, Y+18	; 0x12
    18c2:	bb 89       	ldd	r27, Y+19	; 0x13
    18c4:	2a e0       	ldi	r18, 0x0A	; 10
    18c6:	30 e0       	ldi	r19, 0x00	; 0
    18c8:	40 e0       	ldi	r20, 0x00	; 0
    18ca:	50 e0       	ldi	r21, 0x00	; 0
    18cc:	bc 01       	movw	r22, r24
    18ce:	cd 01       	movw	r24, r26
    18d0:	0e 94 5d 20 	call	0x40ba	; 0x40ba <__udivmodsi4>
    18d4:	da 01       	movw	r26, r20
    18d6:	c9 01       	movw	r24, r18
    18d8:	88 8b       	std	Y+16, r24	; 0x10
    18da:	99 8b       	std	Y+17, r25	; 0x11
    18dc:	aa 8b       	std	Y+18, r26	; 0x12
    18de:	bb 8b       	std	Y+19, r27	; 0x13
		str[len-(i+1)]=rem+'0';
    18e0:	89 81       	ldd	r24, Y+1	; 0x01
    18e2:	28 2f       	mov	r18, r24
    18e4:	30 e0       	ldi	r19, 0x00	; 0
    18e6:	8f 81       	ldd	r24, Y+7	; 0x07
    18e8:	88 2f       	mov	r24, r24
    18ea:	90 e0       	ldi	r25, 0x00	; 0
    18ec:	80 95       	com	r24
    18ee:	90 95       	com	r25
    18f0:	28 0f       	add	r18, r24
    18f2:	39 1f       	adc	r19, r25
    18f4:	8a 81       	ldd	r24, Y+2	; 0x02
    18f6:	48 2f       	mov	r20, r24
    18f8:	40 5d       	subi	r20, 0xD0	; 208
    18fa:	ce 01       	movw	r24, r28
    18fc:	08 96       	adiw	r24, 0x08	; 8
    18fe:	fc 01       	movw	r30, r24
    1900:	e2 0f       	add	r30, r18
    1902:	f3 1f       	adc	r31, r19
    1904:	40 83       	st	Z, r20
	if(len==0)
	{
		LCD_voidSendData('0');

	}
	for(i=0;i<len;i++)
    1906:	8f 81       	ldd	r24, Y+7	; 0x07
    1908:	8f 5f       	subi	r24, 0xFF	; 255
    190a:	8f 83       	std	Y+7, r24	; 0x07
    190c:	9f 81       	ldd	r25, Y+7	; 0x07
    190e:	89 81       	ldd	r24, Y+1	; 0x01
    1910:	98 17       	cp	r25, r24
    1912:	28 f2       	brcs	.-118    	; 0x189e <LCD_voidWriteNumber+0x7a>
	{
		rem=Number%10;
		Number=Number/10;
		str[len-(i+1)]=rem+'0';
	}
	str[len]='\0';
    1914:	89 81       	ldd	r24, Y+1	; 0x01
    1916:	28 2f       	mov	r18, r24
    1918:	30 e0       	ldi	r19, 0x00	; 0
    191a:	ce 01       	movw	r24, r28
    191c:	08 96       	adiw	r24, 0x08	; 8
    191e:	fc 01       	movw	r30, r24
    1920:	e2 0f       	add	r30, r18
    1922:	f3 1f       	adc	r31, r19
    1924:	10 82       	st	Z, r1
	LCD_voidSendString(str);
    1926:	ce 01       	movw	r24, r28
    1928:	08 96       	adiw	r24, 0x08	; 8
    192a:	0e 94 8b 0b 	call	0x1716	; 0x1716 <LCD_voidSendString>
}
    192e:	63 96       	adiw	r28, 0x13	; 19
    1930:	0f b6       	in	r0, 0x3f	; 63
    1932:	f8 94       	cli
    1934:	de bf       	out	0x3e, r29	; 62
    1936:	0f be       	out	0x3f, r0	; 63
    1938:	cd bf       	out	0x3d, r28	; 61
    193a:	cf 91       	pop	r28
    193c:	df 91       	pop	r29
    193e:	08 95       	ret

00001940 <KP_u8GetPressedKey>:
/*********************************************************************************/
/*********************************************************************************/
#include "KP_interface.h"

u8 KP_u8GetPressedKey(void)
{
    1940:	df 93       	push	r29
    1942:	cf 93       	push	r28
    1944:	00 d0       	rcall	.+0      	; 0x1946 <KP_u8GetPressedKey+0x6>
    1946:	00 d0       	rcall	.+0      	; 0x1948 <KP_u8GetPressedKey+0x8>
    1948:	0f 92       	push	r0
    194a:	cd b7       	in	r28, 0x3d	; 61
    194c:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPortDirection(KP_PORT, 0b00001111);
    194e:	83 e0       	ldi	r24, 0x03	; 3
    1950:	6f e0       	ldi	r22, 0x0F	; 15
    1952:	0e 94 23 1c 	call	0x3846	; 0x3846 <DIO_u8SetPortDirection>
	DIO_u8SetPortValue(KP_PORT, 0xff);
    1956:	83 e0       	ldi	r24, 0x03	; 3
    1958:	6f ef       	ldi	r22, 0xFF	; 255
    195a:	0e 94 7e 1d 	call	0x3afc	; 0x3afc <DIO_u8SetPortValue>
	 u8 PressedKey = NoPressedKey;
    195e:	8f ef       	ldi	r24, 0xFF	; 255
    1960:	8b 83       	std	Y+3, r24	; 0x03
	 u8 Column,Row;
	static u8 KP_arr[4][4]= KPD_arr_val;
	static u8 KP_ColArr[4] ={KP_Col1,KP_Col2,KP_Col3,KP_Col4};
	static u8 KP_RowArr[4] ={KP_Row1,KP_Row2,KP_Row3,KP_Row4};

	for(Column=0;Column<4;Column++)
    1962:	1a 82       	std	Y+2, r1	; 0x02
    1964:	6a c0       	rjmp	.+212    	; 0x1a3a <KP_u8GetPressedKey+0xfa>
	{
		/*activate current Column*/
		DIO_u8SetPinValue(KP_PORT,KP_ColArr[Column],LOW);
    1966:	8a 81       	ldd	r24, Y+2	; 0x02
    1968:	88 2f       	mov	r24, r24
    196a:	90 e0       	ldi	r25, 0x00	; 0
    196c:	fc 01       	movw	r30, r24
    196e:	ea 58       	subi	r30, 0x8A	; 138
    1970:	fe 4f       	sbci	r31, 0xFE	; 254
    1972:	90 81       	ld	r25, Z
    1974:	83 e0       	ldi	r24, 0x03	; 3
    1976:	69 2f       	mov	r22, r25
    1978:	40 e0       	ldi	r20, 0x00	; 0
    197a:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>

		for(Row=0;Row<4;Row++)
    197e:	19 82       	std	Y+1, r1	; 0x01
    1980:	49 c0       	rjmp	.+146    	; 0x1a14 <KP_u8GetPressedKey+0xd4>
		{
			/*Check Row Pins*/
			DIO_u8GetPinValue(KP_PORT, KP_RowArr[Row],&PinState);
    1982:	89 81       	ldd	r24, Y+1	; 0x01
    1984:	88 2f       	mov	r24, r24
    1986:	90 e0       	ldi	r25, 0x00	; 0
    1988:	fc 01       	movw	r30, r24
    198a:	ee 58       	subi	r30, 0x8E	; 142
    198c:	fe 4f       	sbci	r31, 0xFE	; 254
    198e:	90 81       	ld	r25, Z
    1990:	9e 01       	movw	r18, r28
    1992:	2c 5f       	subi	r18, 0xFC	; 252
    1994:	3f 4f       	sbci	r19, 0xFF	; 255
    1996:	83 e0       	ldi	r24, 0x03	; 3
    1998:	69 2f       	mov	r22, r25
    199a:	a9 01       	movw	r20, r18
    199c:	0e 94 c7 1d 	call	0x3b8e	; 0x3b8e <DIO_u8GetPinValue>
			/*Check pin state*/
			if(PinState==0)
    19a0:	8c 81       	ldd	r24, Y+4	; 0x04
    19a2:	88 23       	and	r24, r24
    19a4:	a1 f5       	brne	.+104    	; 0x1a0e <KP_u8GetPressedKey+0xce>
			{
				PressedKey=KP_arr[Row][Column];
    19a6:	89 81       	ldd	r24, Y+1	; 0x01
    19a8:	48 2f       	mov	r20, r24
    19aa:	50 e0       	ldi	r21, 0x00	; 0
    19ac:	8a 81       	ldd	r24, Y+2	; 0x02
    19ae:	28 2f       	mov	r18, r24
    19b0:	30 e0       	ldi	r19, 0x00	; 0
    19b2:	ca 01       	movw	r24, r20
    19b4:	88 0f       	add	r24, r24
    19b6:	99 1f       	adc	r25, r25
    19b8:	88 0f       	add	r24, r24
    19ba:	99 1f       	adc	r25, r25
    19bc:	82 0f       	add	r24, r18
    19be:	93 1f       	adc	r25, r19
    19c0:	fc 01       	movw	r30, r24
    19c2:	e6 58       	subi	r30, 0x86	; 134
    19c4:	fe 4f       	sbci	r31, 0xFE	; 254
    19c6:	80 81       	ld	r24, Z
    19c8:	8b 83       	std	Y+3, r24	; 0x03
    19ca:	0f c0       	rjmp	.+30     	; 0x19ea <KP_u8GetPressedKey+0xaa>
				while(PinState==0)
				{
					DIO_u8GetPinValue(KP_PORT, KP_RowArr[Row],&PinState);
    19cc:	89 81       	ldd	r24, Y+1	; 0x01
    19ce:	88 2f       	mov	r24, r24
    19d0:	90 e0       	ldi	r25, 0x00	; 0
    19d2:	fc 01       	movw	r30, r24
    19d4:	ee 58       	subi	r30, 0x8E	; 142
    19d6:	fe 4f       	sbci	r31, 0xFE	; 254
    19d8:	90 81       	ld	r25, Z
    19da:	9e 01       	movw	r18, r28
    19dc:	2c 5f       	subi	r18, 0xFC	; 252
    19de:	3f 4f       	sbci	r19, 0xFF	; 255
    19e0:	83 e0       	ldi	r24, 0x03	; 3
    19e2:	69 2f       	mov	r22, r25
    19e4:	a9 01       	movw	r20, r18
    19e6:	0e 94 c7 1d 	call	0x3b8e	; 0x3b8e <DIO_u8GetPinValue>
			DIO_u8GetPinValue(KP_PORT, KP_RowArr[Row],&PinState);
			/*Check pin state*/
			if(PinState==0)
			{
				PressedKey=KP_arr[Row][Column];
				while(PinState==0)
    19ea:	8c 81       	ldd	r24, Y+4	; 0x04
    19ec:	88 23       	and	r24, r24
    19ee:	71 f3       	breq	.-36     	; 0x19cc <KP_u8GetPressedKey+0x8c>
				{
					DIO_u8GetPinValue(KP_PORT, KP_RowArr[Row],&PinState);
				}
				DIO_u8SetPinValue(KP_PORT,KP_ColArr[Column],HIGH);
    19f0:	8a 81       	ldd	r24, Y+2	; 0x02
    19f2:	88 2f       	mov	r24, r24
    19f4:	90 e0       	ldi	r25, 0x00	; 0
    19f6:	fc 01       	movw	r30, r24
    19f8:	ea 58       	subi	r30, 0x8A	; 138
    19fa:	fe 4f       	sbci	r31, 0xFE	; 254
    19fc:	90 81       	ld	r25, Z
    19fe:	83 e0       	ldi	r24, 0x03	; 3
    1a00:	69 2f       	mov	r22, r25
    1a02:	41 e0       	ldi	r20, 0x01	; 1
    1a04:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
				return PressedKey;
    1a08:	8b 81       	ldd	r24, Y+3	; 0x03
    1a0a:	8d 83       	std	Y+5, r24	; 0x05
    1a0c:	1c c0       	rjmp	.+56     	; 0x1a46 <KP_u8GetPressedKey+0x106>
	for(Column=0;Column<4;Column++)
	{
		/*activate current Column*/
		DIO_u8SetPinValue(KP_PORT,KP_ColArr[Column],LOW);

		for(Row=0;Row<4;Row++)
    1a0e:	89 81       	ldd	r24, Y+1	; 0x01
    1a10:	8f 5f       	subi	r24, 0xFF	; 255
    1a12:	89 83       	std	Y+1, r24	; 0x01
    1a14:	89 81       	ldd	r24, Y+1	; 0x01
    1a16:	84 30       	cpi	r24, 0x04	; 4
    1a18:	08 f4       	brcc	.+2      	; 0x1a1c <KP_u8GetPressedKey+0xdc>
    1a1a:	b3 cf       	rjmp	.-154    	; 0x1982 <KP_u8GetPressedKey+0x42>
				DIO_u8SetPinValue(KP_PORT,KP_ColArr[Column],HIGH);
				return PressedKey;
			}
		}
		/*Deactivate Column*/
		DIO_u8SetPinValue(KP_PORT,KP_ColArr[Column],HIGH);
    1a1c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a1e:	88 2f       	mov	r24, r24
    1a20:	90 e0       	ldi	r25, 0x00	; 0
    1a22:	fc 01       	movw	r30, r24
    1a24:	ea 58       	subi	r30, 0x8A	; 138
    1a26:	fe 4f       	sbci	r31, 0xFE	; 254
    1a28:	90 81       	ld	r25, Z
    1a2a:	83 e0       	ldi	r24, 0x03	; 3
    1a2c:	69 2f       	mov	r22, r25
    1a2e:	41 e0       	ldi	r20, 0x01	; 1
    1a30:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <DIO_u8SetPinValue>
	 u8 Column,Row;
	static u8 KP_arr[4][4]= KPD_arr_val;
	static u8 KP_ColArr[4] ={KP_Col1,KP_Col2,KP_Col3,KP_Col4};
	static u8 KP_RowArr[4] ={KP_Row1,KP_Row2,KP_Row3,KP_Row4};

	for(Column=0;Column<4;Column++)
    1a34:	8a 81       	ldd	r24, Y+2	; 0x02
    1a36:	8f 5f       	subi	r24, 0xFF	; 255
    1a38:	8a 83       	std	Y+2, r24	; 0x02
    1a3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a3c:	84 30       	cpi	r24, 0x04	; 4
    1a3e:	08 f4       	brcc	.+2      	; 0x1a42 <KP_u8GetPressedKey+0x102>
    1a40:	92 cf       	rjmp	.-220    	; 0x1966 <KP_u8GetPressedKey+0x26>
		/*Deactivate Column*/
		DIO_u8SetPinValue(KP_PORT,KP_ColArr[Column],HIGH);
	}


	return PressedKey;
    1a42:	8b 81       	ldd	r24, Y+3	; 0x03
    1a44:	8d 83       	std	Y+5, r24	; 0x05
    1a46:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1a48:	0f 90       	pop	r0
    1a4a:	0f 90       	pop	r0
    1a4c:	0f 90       	pop	r0
    1a4e:	0f 90       	pop	r0
    1a50:	0f 90       	pop	r0
    1a52:	cf 91       	pop	r28
    1a54:	df 91       	pop	r29
    1a56:	08 95       	ret

00001a58 <EEPROM_voidSendData>:
#include "EEPROM_interface.h"
#include "EEPROM_config.h"


void EEPROM_voidSendData(u8 Data,u16 Address)
{
    1a58:	df 93       	push	r29
    1a5a:	cf 93       	push	r28
    1a5c:	00 d0       	rcall	.+0      	; 0x1a5e <EEPROM_voidSendData+0x6>
    1a5e:	0f 92       	push	r0
    1a60:	cd b7       	in	r28, 0x3d	; 61
    1a62:	de b7       	in	r29, 0x3e	; 62
    1a64:	89 83       	std	Y+1, r24	; 0x01
    1a66:	7b 83       	std	Y+3, r23	; 0x03
    1a68:	6a 83       	std	Y+2, r22	; 0x02
	TWI_SendStart();
    1a6a:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <TWI_SendStart>
	TWI_SendSlaveAddWithWrite(0b1010|A2<<2|Address>>8);
    1a6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a70:	9b 81       	ldd	r25, Y+3	; 0x03
    1a72:	89 2f       	mov	r24, r25
    1a74:	99 27       	eor	r25, r25
    1a76:	8e 60       	ori	r24, 0x0E	; 14
    1a78:	0e 94 0d 0e 	call	0x1c1a	; 0x1c1a <TWI_SendSlaveAddWithWrite>
	TWI_MasterSendDataByte((u8)Address);
    1a7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a7e:	0e 94 7d 0e 	call	0x1cfa	; 0x1cfa <TWI_MasterSendDataByte>
	TWI_MasterSendDataByte(Data);
    1a82:	89 81       	ldd	r24, Y+1	; 0x01
    1a84:	0e 94 7d 0e 	call	0x1cfa	; 0x1cfa <TWI_MasterSendDataByte>
	TWI_SendStop();
    1a88:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <TWI_SendStop>
}
    1a8c:	0f 90       	pop	r0
    1a8e:	0f 90       	pop	r0
    1a90:	0f 90       	pop	r0
    1a92:	cf 91       	pop	r28
    1a94:	df 91       	pop	r29
    1a96:	08 95       	ret

00001a98 <EEPROM_voidReadData>:

void EEPROM_voidReadData(u16 Address,u8* pu8Data)
{
    1a98:	df 93       	push	r29
    1a9a:	cf 93       	push	r28
    1a9c:	00 d0       	rcall	.+0      	; 0x1a9e <EEPROM_voidReadData+0x6>
    1a9e:	00 d0       	rcall	.+0      	; 0x1aa0 <EEPROM_voidReadData+0x8>
    1aa0:	cd b7       	in	r28, 0x3d	; 61
    1aa2:	de b7       	in	r29, 0x3e	; 62
    1aa4:	9a 83       	std	Y+2, r25	; 0x02
    1aa6:	89 83       	std	Y+1, r24	; 0x01
    1aa8:	7c 83       	std	Y+4, r23	; 0x04
    1aaa:	6b 83       	std	Y+3, r22	; 0x03
	TWI_SendStart();
    1aac:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <TWI_SendStart>
	TWI_SendSlaveAddWithWrite(0b1010|A2<<2|Address>>8);
    1ab0:	89 81       	ldd	r24, Y+1	; 0x01
    1ab2:	9a 81       	ldd	r25, Y+2	; 0x02
    1ab4:	89 2f       	mov	r24, r25
    1ab6:	99 27       	eor	r25, r25
    1ab8:	8e 60       	ori	r24, 0x0E	; 14
    1aba:	0e 94 0d 0e 	call	0x1c1a	; 0x1c1a <TWI_SendSlaveAddWithWrite>
	TWI_MasterSendDataByte((u8)Address);
    1abe:	89 81       	ldd	r24, Y+1	; 0x01
    1ac0:	0e 94 7d 0e 	call	0x1cfa	; 0x1cfa <TWI_MasterSendDataByte>
	TWI_SendRepeatedStart();
    1ac4:	0e 94 e3 0d 	call	0x1bc6	; 0x1bc6 <TWI_SendRepeatedStart>
	TWI_SendSlaveAddWithRead(0b1010|A2<<2|Address>>8);
    1ac8:	89 81       	ldd	r24, Y+1	; 0x01
    1aca:	9a 81       	ldd	r25, Y+2	; 0x02
    1acc:	89 2f       	mov	r24, r25
    1ace:	99 27       	eor	r25, r25
    1ad0:	8e 60       	ori	r24, 0x0E	; 14
    1ad2:	0e 94 45 0e 	call	0x1c8a	; 0x1c8a <TWI_SendSlaveAddWithRead>
	TWI_MasterReadDataByte(pu8Data);
    1ad6:	8b 81       	ldd	r24, Y+3	; 0x03
    1ad8:	9c 81       	ldd	r25, Y+4	; 0x04
    1ada:	0e 94 a6 0e 	call	0x1d4c	; 0x1d4c <TWI_MasterReadDataByte>
	TWI_SendStop();
    1ade:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <TWI_SendStop>
}
    1ae2:	0f 90       	pop	r0
    1ae4:	0f 90       	pop	r0
    1ae6:	0f 90       	pop	r0
    1ae8:	0f 90       	pop	r0
    1aea:	cf 91       	pop	r28
    1aec:	df 91       	pop	r29
    1aee:	08 95       	ret

00001af0 <TWI_voidMasterInit>:
#include "TWI_interface.h"


/*Pass 0 if The master won't be Addressed*/
void TWI_voidMasterInit(u8 Copy_u8Address)
{
    1af0:	df 93       	push	r29
    1af2:	cf 93       	push	r28
    1af4:	0f 92       	push	r0
    1af6:	cd b7       	in	r28, 0x3d	; 61
    1af8:	de b7       	in	r29, 0x3e	; 62
    1afa:	89 83       	std	Y+1, r24	; 0x01
	/*Set Clock frequency to 400Kbs*/
	TWBR=2;
    1afc:	e0 e2       	ldi	r30, 0x20	; 32
    1afe:	f0 e0       	ldi	r31, 0x00	; 0
    1b00:	82 e0       	ldi	r24, 0x02	; 2
    1b02:	80 83       	st	Z, r24
	/*Set Prescaler to 1*/
	CLR_BIT(TWSR,TWSR_TWPS1);
    1b04:	a1 e2       	ldi	r26, 0x21	; 33
    1b06:	b0 e0       	ldi	r27, 0x00	; 0
    1b08:	e1 e2       	ldi	r30, 0x21	; 33
    1b0a:	f0 e0       	ldi	r31, 0x00	; 0
    1b0c:	80 81       	ld	r24, Z
    1b0e:	8d 7f       	andi	r24, 0xFD	; 253
    1b10:	8c 93       	st	X, r24
	CLR_BIT(TWSR,TWSR_TWPS0);
    1b12:	a1 e2       	ldi	r26, 0x21	; 33
    1b14:	b0 e0       	ldi	r27, 0x00	; 0
    1b16:	e1 e2       	ldi	r30, 0x21	; 33
    1b18:	f0 e0       	ldi	r31, 0x00	; 0
    1b1a:	80 81       	ld	r24, Z
    1b1c:	8e 7f       	andi	r24, 0xFE	; 254
    1b1e:	8c 93       	st	X, r24

	/*Initialize Master Address*/
	if(Copy_u8Address!=0)
    1b20:	89 81       	ldd	r24, Y+1	; 0x01
    1b22:	88 23       	and	r24, r24
    1b24:	29 f0       	breq	.+10     	; 0x1b30 <TWI_voidMasterInit+0x40>
	{
		TWAR=Copy_u8Address<<1;
    1b26:	e2 e2       	ldi	r30, 0x22	; 34
    1b28:	f0 e0       	ldi	r31, 0x00	; 0
    1b2a:	89 81       	ldd	r24, Y+1	; 0x01
    1b2c:	88 0f       	add	r24, r24
    1b2e:	80 83       	st	Z, r24
	}

	/*Enable TWI*/
	SET_BIT(TWCR,TWCR_TWEN);
    1b30:	a6 e5       	ldi	r26, 0x56	; 86
    1b32:	b0 e0       	ldi	r27, 0x00	; 0
    1b34:	e6 e5       	ldi	r30, 0x56	; 86
    1b36:	f0 e0       	ldi	r31, 0x00	; 0
    1b38:	80 81       	ld	r24, Z
    1b3a:	84 60       	ori	r24, 0x04	; 4
    1b3c:	8c 93       	st	X, r24
}
    1b3e:	0f 90       	pop	r0
    1b40:	cf 91       	pop	r28
    1b42:	df 91       	pop	r29
    1b44:	08 95       	ret

00001b46 <TWI_voidSlaveInit>:

void TWI_voidSlaveInit(u8 Copy_u8Adderss)
{
    1b46:	df 93       	push	r29
    1b48:	cf 93       	push	r28
    1b4a:	0f 92       	push	r0
    1b4c:	cd b7       	in	r28, 0x3d	; 61
    1b4e:	de b7       	in	r29, 0x3e	; 62
    1b50:	89 83       	std	Y+1, r24	; 0x01
	/*Initialize Slave Address*/
	TWAR=Copy_u8Adderss<<1;
    1b52:	e2 e2       	ldi	r30, 0x22	; 34
    1b54:	f0 e0       	ldi	r31, 0x00	; 0
    1b56:	89 81       	ldd	r24, Y+1	; 0x01
    1b58:	88 0f       	add	r24, r24
    1b5a:	80 83       	st	Z, r24

	/*Enable TWI*/
	SET_BIT(TWCR,TWCR_TWEN);
    1b5c:	a6 e5       	ldi	r26, 0x56	; 86
    1b5e:	b0 e0       	ldi	r27, 0x00	; 0
    1b60:	e6 e5       	ldi	r30, 0x56	; 86
    1b62:	f0 e0       	ldi	r31, 0x00	; 0
    1b64:	80 81       	ld	r24, Z
    1b66:	84 60       	ori	r24, 0x04	; 4
    1b68:	8c 93       	st	X, r24
}
    1b6a:	0f 90       	pop	r0
    1b6c:	cf 91       	pop	r28
    1b6e:	df 91       	pop	r29
    1b70:	08 95       	ret

00001b72 <TWI_SendStart>:

TWI_ErrState TWI_SendStart(void)
{
    1b72:	df 93       	push	r29
    1b74:	cf 93       	push	r28
    1b76:	0f 92       	push	r0
    1b78:	cd b7       	in	r28, 0x3d	; 61
    1b7a:	de b7       	in	r29, 0x3e	; 62
	TWI_ErrState  ErrorStatus = NoError;
    1b7c:	19 82       	std	Y+1, r1	; 0x01

	/*Send Start Condition*/
	SET_BIT(TWCR,TWCR_TWSTA);
    1b7e:	a6 e5       	ldi	r26, 0x56	; 86
    1b80:	b0 e0       	ldi	r27, 0x00	; 0
    1b82:	e6 e5       	ldi	r30, 0x56	; 86
    1b84:	f0 e0       	ldi	r31, 0x00	; 0
    1b86:	80 81       	ld	r24, Z
    1b88:	80 62       	ori	r24, 0x20	; 32
    1b8a:	8c 93       	st	X, r24

	/*Clear the Interrupt Flag to 1*/
	SET_BIT(TWCR,TWCR_TWINT);
    1b8c:	a6 e5       	ldi	r26, 0x56	; 86
    1b8e:	b0 e0       	ldi	r27, 0x00	; 0
    1b90:	e6 e5       	ldi	r30, 0x56	; 86
    1b92:	f0 e0       	ldi	r31, 0x00	; 0
    1b94:	80 81       	ld	r24, Z
    1b96:	80 68       	ori	r24, 0x80	; 128
    1b98:	8c 93       	st	X, r24

	/*Wait untill the INT flag is Raised again*/
	while((GET_BIT(TWCR,TWCR_TWINT))==0);
    1b9a:	e6 e5       	ldi	r30, 0x56	; 86
    1b9c:	f0 e0       	ldi	r31, 0x00	; 0
    1b9e:	80 81       	ld	r24, Z
    1ba0:	88 23       	and	r24, r24
    1ba2:	dc f7       	brge	.-10     	; 0x1b9a <TWI_SendStart+0x28>

	if((TWSR & 0xF8)!=TW_START)
    1ba4:	e1 e2       	ldi	r30, 0x21	; 33
    1ba6:	f0 e0       	ldi	r31, 0x00	; 0
    1ba8:	80 81       	ld	r24, Z
    1baa:	88 2f       	mov	r24, r24
    1bac:	90 e0       	ldi	r25, 0x00	; 0
    1bae:	88 7f       	andi	r24, 0xF8	; 248
    1bb0:	90 70       	andi	r25, 0x00	; 0
    1bb2:	88 30       	cpi	r24, 0x08	; 8
    1bb4:	91 05       	cpc	r25, r1
    1bb6:	11 f0       	breq	.+4      	; 0x1bbc <TWI_SendStart+0x4a>
	{
		ErrorStatus=StartConditionErr;
    1bb8:	81 e0       	ldi	r24, 0x01	; 1
    1bba:	89 83       	std	Y+1, r24	; 0x01
	}
	return ErrorStatus;
    1bbc:	89 81       	ldd	r24, Y+1	; 0x01
}
    1bbe:	0f 90       	pop	r0
    1bc0:	cf 91       	pop	r28
    1bc2:	df 91       	pop	r29
    1bc4:	08 95       	ret

00001bc6 <TWI_SendRepeatedStart>:

TWI_ErrState TWI_SendRepeatedStart(void)
{
    1bc6:	df 93       	push	r29
    1bc8:	cf 93       	push	r28
    1bca:	0f 92       	push	r0
    1bcc:	cd b7       	in	r28, 0x3d	; 61
    1bce:	de b7       	in	r29, 0x3e	; 62
	TWI_ErrState  ErrorStatus = NoError;
    1bd0:	19 82       	std	Y+1, r1	; 0x01

	/*Send Start Condition*/
	SET_BIT(TWCR,TWCR_TWSTA);
    1bd2:	a6 e5       	ldi	r26, 0x56	; 86
    1bd4:	b0 e0       	ldi	r27, 0x00	; 0
    1bd6:	e6 e5       	ldi	r30, 0x56	; 86
    1bd8:	f0 e0       	ldi	r31, 0x00	; 0
    1bda:	80 81       	ld	r24, Z
    1bdc:	80 62       	ori	r24, 0x20	; 32
    1bde:	8c 93       	st	X, r24

	/*Clear the Interrupt Flag to 1*/
	SET_BIT(TWCR,TWCR_TWINT);
    1be0:	a6 e5       	ldi	r26, 0x56	; 86
    1be2:	b0 e0       	ldi	r27, 0x00	; 0
    1be4:	e6 e5       	ldi	r30, 0x56	; 86
    1be6:	f0 e0       	ldi	r31, 0x00	; 0
    1be8:	80 81       	ld	r24, Z
    1bea:	80 68       	ori	r24, 0x80	; 128
    1bec:	8c 93       	st	X, r24

	/*Wait untill the INT flag is Raised again*/
	while((GET_BIT(TWCR,TWCR_TWINT))==0);
    1bee:	e6 e5       	ldi	r30, 0x56	; 86
    1bf0:	f0 e0       	ldi	r31, 0x00	; 0
    1bf2:	80 81       	ld	r24, Z
    1bf4:	88 23       	and	r24, r24
    1bf6:	dc f7       	brge	.-10     	; 0x1bee <TWI_SendRepeatedStart+0x28>

	if((TWSR & 0xF8)!=TW_REP_START)
    1bf8:	e1 e2       	ldi	r30, 0x21	; 33
    1bfa:	f0 e0       	ldi	r31, 0x00	; 0
    1bfc:	80 81       	ld	r24, Z
    1bfe:	88 2f       	mov	r24, r24
    1c00:	90 e0       	ldi	r25, 0x00	; 0
    1c02:	88 7f       	andi	r24, 0xF8	; 248
    1c04:	90 70       	andi	r25, 0x00	; 0
    1c06:	80 31       	cpi	r24, 0x10	; 16
    1c08:	91 05       	cpc	r25, r1
    1c0a:	11 f0       	breq	.+4      	; 0x1c10 <TWI_SendRepeatedStart+0x4a>
	{
		ErrorStatus=RepStartError;
    1c0c:	82 e0       	ldi	r24, 0x02	; 2
    1c0e:	89 83       	std	Y+1, r24	; 0x01
	}
	return ErrorStatus;
    1c10:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c12:	0f 90       	pop	r0
    1c14:	cf 91       	pop	r28
    1c16:	df 91       	pop	r29
    1c18:	08 95       	ret

00001c1a <TWI_SendSlaveAddWithWrite>:

TWI_ErrState TWI_SendSlaveAddWithWrite(u8 Copy_u8SlaveAdd)
{
    1c1a:	df 93       	push	r29
    1c1c:	cf 93       	push	r28
    1c1e:	00 d0       	rcall	.+0      	; 0x1c20 <TWI_SendSlaveAddWithWrite+0x6>
    1c20:	cd b7       	in	r28, 0x3d	; 61
    1c22:	de b7       	in	r29, 0x3e	; 62
    1c24:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrState  ErrorStatus = NoError;
    1c26:	19 82       	std	Y+1, r1	; 0x01
	/*Disable Start Bit*/
	CLR_BIT(TWCR,TWCR_TWSTA);
    1c28:	a6 e5       	ldi	r26, 0x56	; 86
    1c2a:	b0 e0       	ldi	r27, 0x00	; 0
    1c2c:	e6 e5       	ldi	r30, 0x56	; 86
    1c2e:	f0 e0       	ldi	r31, 0x00	; 0
    1c30:	80 81       	ld	r24, Z
    1c32:	8f 7d       	andi	r24, 0xDF	; 223
    1c34:	8c 93       	st	X, r24

	/*Set Slave Address then clr the last bit to make Write request */
	TWDR=Copy_u8SlaveAdd<<1;
    1c36:	e3 e2       	ldi	r30, 0x23	; 35
    1c38:	f0 e0       	ldi	r31, 0x00	; 0
    1c3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c3c:	88 0f       	add	r24, r24
    1c3e:	80 83       	st	Z, r24
	CLR_BIT(TWDR,0);
    1c40:	a3 e2       	ldi	r26, 0x23	; 35
    1c42:	b0 e0       	ldi	r27, 0x00	; 0
    1c44:	e3 e2       	ldi	r30, 0x23	; 35
    1c46:	f0 e0       	ldi	r31, 0x00	; 0
    1c48:	80 81       	ld	r24, Z
    1c4a:	8e 7f       	andi	r24, 0xFE	; 254
    1c4c:	8c 93       	st	X, r24


	/*Clear the Interrupt Flag to 1*/
	SET_BIT(TWCR,TWCR_TWINT);
    1c4e:	a6 e5       	ldi	r26, 0x56	; 86
    1c50:	b0 e0       	ldi	r27, 0x00	; 0
    1c52:	e6 e5       	ldi	r30, 0x56	; 86
    1c54:	f0 e0       	ldi	r31, 0x00	; 0
    1c56:	80 81       	ld	r24, Z
    1c58:	80 68       	ori	r24, 0x80	; 128
    1c5a:	8c 93       	st	X, r24

	/*Wait untill the INT flag is Raised again*/
	while((GET_BIT(TWCR,TWCR_TWINT))==0);
    1c5c:	e6 e5       	ldi	r30, 0x56	; 86
    1c5e:	f0 e0       	ldi	r31, 0x00	; 0
    1c60:	80 81       	ld	r24, Z
    1c62:	88 23       	and	r24, r24
    1c64:	dc f7       	brge	.-10     	; 0x1c5c <TWI_SendSlaveAddWithWrite+0x42>

	if((TWSR & 0xF8)!=TW_MT_SLA_ACK)
    1c66:	e1 e2       	ldi	r30, 0x21	; 33
    1c68:	f0 e0       	ldi	r31, 0x00	; 0
    1c6a:	80 81       	ld	r24, Z
    1c6c:	88 2f       	mov	r24, r24
    1c6e:	90 e0       	ldi	r25, 0x00	; 0
    1c70:	88 7f       	andi	r24, 0xF8	; 248
    1c72:	90 70       	andi	r25, 0x00	; 0
    1c74:	88 31       	cpi	r24, 0x18	; 24
    1c76:	91 05       	cpc	r25, r1
    1c78:	11 f0       	breq	.+4      	; 0x1c7e <TWI_SendSlaveAddWithWrite+0x64>
	{
		ErrorStatus=SendSlaveWithWriteErr;
    1c7a:	83 e0       	ldi	r24, 0x03	; 3
    1c7c:	89 83       	std	Y+1, r24	; 0x01
	}
	return ErrorStatus;
    1c7e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c80:	0f 90       	pop	r0
    1c82:	0f 90       	pop	r0
    1c84:	cf 91       	pop	r28
    1c86:	df 91       	pop	r29
    1c88:	08 95       	ret

00001c8a <TWI_SendSlaveAddWithRead>:

TWI_ErrState TWI_SendSlaveAddWithRead(u8 Copy_u8SlaveAdd)
{
    1c8a:	df 93       	push	r29
    1c8c:	cf 93       	push	r28
    1c8e:	00 d0       	rcall	.+0      	; 0x1c90 <TWI_SendSlaveAddWithRead+0x6>
    1c90:	cd b7       	in	r28, 0x3d	; 61
    1c92:	de b7       	in	r29, 0x3e	; 62
    1c94:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrState  ErrorStatus = NoError;
    1c96:	19 82       	std	Y+1, r1	; 0x01
	/*Disable Start Bit*/
	CLR_BIT(TWCR,TWCR_TWSTA);
    1c98:	a6 e5       	ldi	r26, 0x56	; 86
    1c9a:	b0 e0       	ldi	r27, 0x00	; 0
    1c9c:	e6 e5       	ldi	r30, 0x56	; 86
    1c9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ca0:	80 81       	ld	r24, Z
    1ca2:	8f 7d       	andi	r24, 0xDF	; 223
    1ca4:	8c 93       	st	X, r24

	/*Set Slave Address then set the last bit to make Read request */
	TWDR=Copy_u8SlaveAdd<<1;
    1ca6:	e3 e2       	ldi	r30, 0x23	; 35
    1ca8:	f0 e0       	ldi	r31, 0x00	; 0
    1caa:	8a 81       	ldd	r24, Y+2	; 0x02
    1cac:	88 0f       	add	r24, r24
    1cae:	80 83       	st	Z, r24
	SET_BIT(TWDR,0);
    1cb0:	a3 e2       	ldi	r26, 0x23	; 35
    1cb2:	b0 e0       	ldi	r27, 0x00	; 0
    1cb4:	e3 e2       	ldi	r30, 0x23	; 35
    1cb6:	f0 e0       	ldi	r31, 0x00	; 0
    1cb8:	80 81       	ld	r24, Z
    1cba:	81 60       	ori	r24, 0x01	; 1
    1cbc:	8c 93       	st	X, r24

	/*Clear the Interrupt Flag to 1*/
	SET_BIT(TWCR,TWCR_TWINT);
    1cbe:	a6 e5       	ldi	r26, 0x56	; 86
    1cc0:	b0 e0       	ldi	r27, 0x00	; 0
    1cc2:	e6 e5       	ldi	r30, 0x56	; 86
    1cc4:	f0 e0       	ldi	r31, 0x00	; 0
    1cc6:	80 81       	ld	r24, Z
    1cc8:	80 68       	ori	r24, 0x80	; 128
    1cca:	8c 93       	st	X, r24

	/*Wait untill the INT flag is Raised again*/
	while((GET_BIT(TWCR,TWCR_TWINT))==0);
    1ccc:	e6 e5       	ldi	r30, 0x56	; 86
    1cce:	f0 e0       	ldi	r31, 0x00	; 0
    1cd0:	80 81       	ld	r24, Z
    1cd2:	88 23       	and	r24, r24
    1cd4:	dc f7       	brge	.-10     	; 0x1ccc <TWI_SendSlaveAddWithRead+0x42>

	if((TWSR & 0xF8)!=TW_MR_SLA_ACK)
    1cd6:	e1 e2       	ldi	r30, 0x21	; 33
    1cd8:	f0 e0       	ldi	r31, 0x00	; 0
    1cda:	80 81       	ld	r24, Z
    1cdc:	88 2f       	mov	r24, r24
    1cde:	90 e0       	ldi	r25, 0x00	; 0
    1ce0:	88 7f       	andi	r24, 0xF8	; 248
    1ce2:	90 70       	andi	r25, 0x00	; 0
    1ce4:	80 34       	cpi	r24, 0x40	; 64
    1ce6:	91 05       	cpc	r25, r1
    1ce8:	11 f0       	breq	.+4      	; 0x1cee <TWI_SendSlaveAddWithRead+0x64>
	{
		ErrorStatus=SendSlaveWithReadErr;
    1cea:	84 e0       	ldi	r24, 0x04	; 4
    1cec:	89 83       	std	Y+1, r24	; 0x01
	}
	return ErrorStatus;
    1cee:	89 81       	ldd	r24, Y+1	; 0x01
}
    1cf0:	0f 90       	pop	r0
    1cf2:	0f 90       	pop	r0
    1cf4:	cf 91       	pop	r28
    1cf6:	df 91       	pop	r29
    1cf8:	08 95       	ret

00001cfa <TWI_MasterSendDataByte>:

TWI_ErrState TWI_MasterSendDataByte(u8 Copy_u8Data)
{
    1cfa:	df 93       	push	r29
    1cfc:	cf 93       	push	r28
    1cfe:	00 d0       	rcall	.+0      	; 0x1d00 <TWI_MasterSendDataByte+0x6>
    1d00:	cd b7       	in	r28, 0x3d	; 61
    1d02:	de b7       	in	r29, 0x3e	; 62
    1d04:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrState  ErrorStatus = NoError;
    1d06:	19 82       	std	Y+1, r1	; 0x01

	/*Set Data into the data register*/
	TWDR=Copy_u8Data;
    1d08:	e3 e2       	ldi	r30, 0x23	; 35
    1d0a:	f0 e0       	ldi	r31, 0x00	; 0
    1d0c:	8a 81       	ldd	r24, Y+2	; 0x02
    1d0e:	80 83       	st	Z, r24

	/*Clear the Interrupt Flag to 1*/
	SET_BIT(TWCR,TWCR_TWINT);
    1d10:	a6 e5       	ldi	r26, 0x56	; 86
    1d12:	b0 e0       	ldi	r27, 0x00	; 0
    1d14:	e6 e5       	ldi	r30, 0x56	; 86
    1d16:	f0 e0       	ldi	r31, 0x00	; 0
    1d18:	80 81       	ld	r24, Z
    1d1a:	80 68       	ori	r24, 0x80	; 128
    1d1c:	8c 93       	st	X, r24

	/*Wait untill the INT flag is Raised again*/
	while((GET_BIT(TWCR,TWCR_TWINT))==0);
    1d1e:	e6 e5       	ldi	r30, 0x56	; 86
    1d20:	f0 e0       	ldi	r31, 0x00	; 0
    1d22:	80 81       	ld	r24, Z
    1d24:	88 23       	and	r24, r24
    1d26:	dc f7       	brge	.-10     	; 0x1d1e <TWI_MasterSendDataByte+0x24>

	if((TWSR & 0xF8)!=TW_MT_DATA_ACK)
    1d28:	e1 e2       	ldi	r30, 0x21	; 33
    1d2a:	f0 e0       	ldi	r31, 0x00	; 0
    1d2c:	80 81       	ld	r24, Z
    1d2e:	88 2f       	mov	r24, r24
    1d30:	90 e0       	ldi	r25, 0x00	; 0
    1d32:	88 7f       	andi	r24, 0xF8	; 248
    1d34:	90 70       	andi	r25, 0x00	; 0
    1d36:	88 32       	cpi	r24, 0x28	; 40
    1d38:	91 05       	cpc	r25, r1
    1d3a:	11 f0       	breq	.+4      	; 0x1d40 <TWI_MasterSendDataByte+0x46>
	{
		ErrorStatus=MasterSendDataErr;
    1d3c:	85 e0       	ldi	r24, 0x05	; 5
    1d3e:	89 83       	std	Y+1, r24	; 0x01
	}
	return ErrorStatus;
    1d40:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d42:	0f 90       	pop	r0
    1d44:	0f 90       	pop	r0
    1d46:	cf 91       	pop	r28
    1d48:	df 91       	pop	r29
    1d4a:	08 95       	ret

00001d4c <TWI_MasterReadDataByte>:

TWI_ErrState TWI_MasterReadDataByte(u8 *Copy_pu8Data)
{
    1d4c:	df 93       	push	r29
    1d4e:	cf 93       	push	r28
    1d50:	00 d0       	rcall	.+0      	; 0x1d52 <TWI_MasterReadDataByte+0x6>
    1d52:	0f 92       	push	r0
    1d54:	cd b7       	in	r28, 0x3d	; 61
    1d56:	de b7       	in	r29, 0x3e	; 62
    1d58:	9b 83       	std	Y+3, r25	; 0x03
    1d5a:	8a 83       	std	Y+2, r24	; 0x02
	TWI_ErrState  ErrorStatus = NoError;
    1d5c:	19 82       	std	Y+1, r1	; 0x01

	/*Enable ACK bit*/
	SET_BIT(TWCR,TWCR_TWEA);
    1d5e:	a6 e5       	ldi	r26, 0x56	; 86
    1d60:	b0 e0       	ldi	r27, 0x00	; 0
    1d62:	e6 e5       	ldi	r30, 0x56	; 86
    1d64:	f0 e0       	ldi	r31, 0x00	; 0
    1d66:	80 81       	ld	r24, Z
    1d68:	80 64       	ori	r24, 0x40	; 64
    1d6a:	8c 93       	st	X, r24


	/*Clear the Interrupt Flag to start recieving*/
	SET_BIT(TWCR,TWCR_TWINT);
    1d6c:	a6 e5       	ldi	r26, 0x56	; 86
    1d6e:	b0 e0       	ldi	r27, 0x00	; 0
    1d70:	e6 e5       	ldi	r30, 0x56	; 86
    1d72:	f0 e0       	ldi	r31, 0x00	; 0
    1d74:	80 81       	ld	r24, Z
    1d76:	80 68       	ori	r24, 0x80	; 128
    1d78:	8c 93       	st	X, r24

	/*Wait untill the INT flag is Raised again*/
	while((GET_BIT(TWCR,TWCR_TWINT))==0);
    1d7a:	e6 e5       	ldi	r30, 0x56	; 86
    1d7c:	f0 e0       	ldi	r31, 0x00	; 0
    1d7e:	80 81       	ld	r24, Z
    1d80:	88 23       	and	r24, r24
    1d82:	dc f7       	brge	.-10     	; 0x1d7a <TWI_MasterReadDataByte+0x2e>

	if((TWSR & 0xF8)!=TW_MR_DATA_ACK)
    1d84:	e1 e2       	ldi	r30, 0x21	; 33
    1d86:	f0 e0       	ldi	r31, 0x00	; 0
    1d88:	80 81       	ld	r24, Z
    1d8a:	88 2f       	mov	r24, r24
    1d8c:	90 e0       	ldi	r25, 0x00	; 0
    1d8e:	88 7f       	andi	r24, 0xF8	; 248
    1d90:	90 70       	andi	r25, 0x00	; 0
    1d92:	80 35       	cpi	r24, 0x50	; 80
    1d94:	91 05       	cpc	r25, r1
    1d96:	19 f0       	breq	.+6      	; 0x1d9e <TWI_MasterReadDataByte+0x52>
	{
		ErrorStatus=MasterReadByteErr;
    1d98:	86 e0       	ldi	r24, 0x06	; 6
    1d9a:	89 83       	std	Y+1, r24	; 0x01
    1d9c:	06 c0       	rjmp	.+12     	; 0x1daa <TWI_MasterReadDataByte+0x5e>
	}
	else
	{
		/*Read The data from Data Register*/
		*Copy_pu8Data=TWDR;
    1d9e:	e3 e2       	ldi	r30, 0x23	; 35
    1da0:	f0 e0       	ldi	r31, 0x00	; 0
    1da2:	80 81       	ld	r24, Z
    1da4:	ea 81       	ldd	r30, Y+2	; 0x02
    1da6:	fb 81       	ldd	r31, Y+3	; 0x03
    1da8:	80 83       	st	Z, r24
	}
	return ErrorStatus;
    1daa:	89 81       	ldd	r24, Y+1	; 0x01
}
    1dac:	0f 90       	pop	r0
    1dae:	0f 90       	pop	r0
    1db0:	0f 90       	pop	r0
    1db2:	cf 91       	pop	r28
    1db4:	df 91       	pop	r29
    1db6:	08 95       	ret

00001db8 <TWI_SendStop>:

void TWI_SendStop(void)
{
    1db8:	df 93       	push	r29
    1dba:	cf 93       	push	r28
    1dbc:	cd b7       	in	r28, 0x3d	; 61
    1dbe:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TWCR,TWCR_TWSTO);
    1dc0:	a6 e5       	ldi	r26, 0x56	; 86
    1dc2:	b0 e0       	ldi	r27, 0x00	; 0
    1dc4:	e6 e5       	ldi	r30, 0x56	; 86
    1dc6:	f0 e0       	ldi	r31, 0x00	; 0
    1dc8:	80 81       	ld	r24, Z
    1dca:	80 61       	ori	r24, 0x10	; 16
    1dcc:	8c 93       	st	X, r24

	/*Clear the Interrupt Flag to start the Operation*/
	SET_BIT(TWCR,TWCR_TWINT);
    1dce:	a6 e5       	ldi	r26, 0x56	; 86
    1dd0:	b0 e0       	ldi	r27, 0x00	; 0
    1dd2:	e6 e5       	ldi	r30, 0x56	; 86
    1dd4:	f0 e0       	ldi	r31, 0x00	; 0
    1dd6:	80 81       	ld	r24, Z
    1dd8:	80 68       	ori	r24, 0x80	; 128
    1dda:	8c 93       	st	X, r24
}
    1ddc:	cf 91       	pop	r28
    1dde:	df 91       	pop	r29
    1de0:	08 95       	ret

00001de2 <SPI_voidMasterInit>:
/*********************************************************************************/

#include"SPI_interface.h"

void SPI_voidMasterInit(void)
{
    1de2:	df 93       	push	r29
    1de4:	cf 93       	push	r28
    1de6:	cd b7       	in	r28, 0x3d	; 61
    1de8:	de b7       	in	r29, 0x3e	; 62
	/*Set as Master*/
	SET_BIT(SPCR,SPCR_MSTR);
    1dea:	ad e2       	ldi	r26, 0x2D	; 45
    1dec:	b0 e0       	ldi	r27, 0x00	; 0
    1dee:	ed e2       	ldi	r30, 0x2D	; 45
    1df0:	f0 e0       	ldi	r31, 0x00	; 0
    1df2:	80 81       	ld	r24, Z
    1df4:	80 61       	ori	r24, 0x10	; 16
    1df6:	8c 93       	st	X, r24

	/*Set Prescaler to Fosc/16*/
	SET_BIT(SPCR,SPCR_SPR0);
    1df8:	ad e2       	ldi	r26, 0x2D	; 45
    1dfa:	b0 e0       	ldi	r27, 0x00	; 0
    1dfc:	ed e2       	ldi	r30, 0x2D	; 45
    1dfe:	f0 e0       	ldi	r31, 0x00	; 0
    1e00:	80 81       	ld	r24, Z
    1e02:	81 60       	ori	r24, 0x01	; 1
    1e04:	8c 93       	st	X, r24
	CLR_BIT(SPCR,SPCR_SPR1);
    1e06:	ad e2       	ldi	r26, 0x2D	; 45
    1e08:	b0 e0       	ldi	r27, 0x00	; 0
    1e0a:	ed e2       	ldi	r30, 0x2D	; 45
    1e0c:	f0 e0       	ldi	r31, 0x00	; 0
    1e0e:	80 81       	ld	r24, Z
    1e10:	8d 7f       	andi	r24, 0xFD	; 253
    1e12:	8c 93       	st	X, r24
	CLR_BIT(SPSR,SPSR_SPI2X);
    1e14:	ae e2       	ldi	r26, 0x2E	; 46
    1e16:	b0 e0       	ldi	r27, 0x00	; 0
    1e18:	ee e2       	ldi	r30, 0x2E	; 46
    1e1a:	f0 e0       	ldi	r31, 0x00	; 0
    1e1c:	80 81       	ld	r24, Z
    1e1e:	8e 7f       	andi	r24, 0xFE	; 254
    1e20:	8c 93       	st	X, r24


	/*SPI Enable*/
	SET_BIT(SPCR,SPCR_SPE);
    1e22:	ad e2       	ldi	r26, 0x2D	; 45
    1e24:	b0 e0       	ldi	r27, 0x00	; 0
    1e26:	ed e2       	ldi	r30, 0x2D	; 45
    1e28:	f0 e0       	ldi	r31, 0x00	; 0
    1e2a:	80 81       	ld	r24, Z
    1e2c:	80 64       	ori	r24, 0x40	; 64
    1e2e:	8c 93       	st	X, r24
}
    1e30:	cf 91       	pop	r28
    1e32:	df 91       	pop	r29
    1e34:	08 95       	ret

00001e36 <SPI_voidSlaveInit>:



void SPI_voidSlaveInit(void)
{
    1e36:	df 93       	push	r29
    1e38:	cf 93       	push	r28
    1e3a:	cd b7       	in	r28, 0x3d	; 61
    1e3c:	de b7       	in	r29, 0x3e	; 62
	/*Set as Slave*/
	CLR_BIT(SPCR,SPCR_MSTR);
    1e3e:	ad e2       	ldi	r26, 0x2D	; 45
    1e40:	b0 e0       	ldi	r27, 0x00	; 0
    1e42:	ed e2       	ldi	r30, 0x2D	; 45
    1e44:	f0 e0       	ldi	r31, 0x00	; 0
    1e46:	80 81       	ld	r24, Z
    1e48:	8f 7e       	andi	r24, 0xEF	; 239
    1e4a:	8c 93       	st	X, r24


	/*SPI Enable*/
	SET_BIT(SPCR,SPCR_SPE);
    1e4c:	ad e2       	ldi	r26, 0x2D	; 45
    1e4e:	b0 e0       	ldi	r27, 0x00	; 0
    1e50:	ed e2       	ldi	r30, 0x2D	; 45
    1e52:	f0 e0       	ldi	r31, 0x00	; 0
    1e54:	80 81       	ld	r24, Z
    1e56:	80 64       	ori	r24, 0x40	; 64
    1e58:	8c 93       	st	X, r24
}
    1e5a:	cf 91       	pop	r28
    1e5c:	df 91       	pop	r29
    1e5e:	08 95       	ret

00001e60 <SPI_u8TransCeive>:



u8 SPI_u8TransCeive(u8 Copy_u8Data)
{
    1e60:	df 93       	push	r29
    1e62:	cf 93       	push	r28
    1e64:	0f 92       	push	r0
    1e66:	cd b7       	in	r28, 0x3d	; 61
    1e68:	de b7       	in	r29, 0x3e	; 62
    1e6a:	89 83       	std	Y+1, r24	; 0x01

	/*Send Data*/
	SPDR=Copy_u8Data;
    1e6c:	ef e2       	ldi	r30, 0x2F	; 47
    1e6e:	f0 e0       	ldi	r31, 0x00	; 0
    1e70:	89 81       	ldd	r24, Y+1	; 0x01
    1e72:	80 83       	st	Z, r24

	/*Wait untill Transfere is complete*/
	while (GET_BIT(SPSR,SPSR_SPIF)==0);
    1e74:	ee e2       	ldi	r30, 0x2E	; 46
    1e76:	f0 e0       	ldi	r31, 0x00	; 0
    1e78:	80 81       	ld	r24, Z
    1e7a:	88 23       	and	r24, r24
    1e7c:	dc f7       	brge	.-10     	; 0x1e74 <SPI_u8TransCeive+0x14>

	/*Return The data*/
	return SPDR;
    1e7e:	ef e2       	ldi	r30, 0x2F	; 47
    1e80:	f0 e0       	ldi	r31, 0x00	; 0
    1e82:	80 81       	ld	r24, Z
}
    1e84:	0f 90       	pop	r0
    1e86:	cf 91       	pop	r28
    1e88:	df 91       	pop	r29
    1e8a:	08 95       	ret

00001e8c <USART_voidInit>:
/*********************************************************************************/

#include "USART_interface.h"

void USART_voidInit(void)
{
    1e8c:	df 93       	push	r29
    1e8e:	cf 93       	push	r28
    1e90:	0f 92       	push	r0
    1e92:	cd b7       	in	r28, 0x3d	; 61
    1e94:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8UCSRC=0;
    1e96:	19 82       	std	Y+1, r1	; 0x01
	/*Write on UCSRC needs to be as such 0b1xxxxxxx*/
	/*Set Async mode && no parity && 1 Stop bit && 8-bit mode */
	SET_BIT(Local_u8UCSRC,URSEL);
    1e98:	89 81       	ldd	r24, Y+1	; 0x01
    1e9a:	80 68       	ori	r24, 0x80	; 128
    1e9c:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(Local_u8UCSRC,UCSRC_UMSEL);
    1e9e:	89 81       	ldd	r24, Y+1	; 0x01
    1ea0:	8f 7b       	andi	r24, 0xBF	; 191
    1ea2:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(Local_u8UCSRC,UCSRC_UCPOL);
    1ea4:	89 81       	ldd	r24, Y+1	; 0x01
    1ea6:	8e 7f       	andi	r24, 0xFE	; 254
    1ea8:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(Local_u8UCSRC,UCSRC_USBS);
    1eaa:	89 81       	ldd	r24, Y+1	; 0x01
    1eac:	87 7f       	andi	r24, 0xF7	; 247
    1eae:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(Local_u8UCSRC,UCSRC_UMP0);
    1eb0:	89 81       	ldd	r24, Y+1	; 0x01
    1eb2:	8f 7d       	andi	r24, 0xDF	; 223
    1eb4:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(Local_u8UCSRC,UCSRC_UMP1);
    1eb6:	89 81       	ldd	r24, Y+1	; 0x01
    1eb8:	8f 7e       	andi	r24, 0xEF	; 239
    1eba:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(Local_u8UCSRC,UCSRC_UCSZ0);
    1ebc:	89 81       	ldd	r24, Y+1	; 0x01
    1ebe:	82 60       	ori	r24, 0x02	; 2
    1ec0:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(Local_u8UCSRC,UCSRC_UCSZ1);
    1ec2:	89 81       	ldd	r24, Y+1	; 0x01
    1ec4:	84 60       	ori	r24, 0x04	; 4
    1ec6:	89 83       	std	Y+1, r24	; 0x01
	UCSRC=Local_u8UCSRC;
    1ec8:	e0 e4       	ldi	r30, 0x40	; 64
    1eca:	f0 e0       	ldi	r31, 0x00	; 0
    1ecc:	89 81       	ldd	r24, Y+1	; 0x01
    1ece:	80 83       	st	Z, r24
	CLR_BIT(UCSRB,UCSRB_UCSZ2);
    1ed0:	aa e2       	ldi	r26, 0x2A	; 42
    1ed2:	b0 e0       	ldi	r27, 0x00	; 0
    1ed4:	ea e2       	ldi	r30, 0x2A	; 42
    1ed6:	f0 e0       	ldi	r31, 0x00	; 0
    1ed8:	80 81       	ld	r24, Z
    1eda:	8b 7f       	andi	r24, 0xFB	; 251
    1edc:	8c 93       	st	X, r24

	/*Set BPS to 9600*/
	UBRRL=51;
    1ede:	e9 e2       	ldi	r30, 0x29	; 41
    1ee0:	f0 e0       	ldi	r31, 0x00	; 0
    1ee2:	83 e3       	ldi	r24, 0x33	; 51
    1ee4:	80 83       	st	Z, r24

	/*Enable TX and RX*/
	SET_BIT(UCSRB,UCSRB_TXEN);
    1ee6:	aa e2       	ldi	r26, 0x2A	; 42
    1ee8:	b0 e0       	ldi	r27, 0x00	; 0
    1eea:	ea e2       	ldi	r30, 0x2A	; 42
    1eec:	f0 e0       	ldi	r31, 0x00	; 0
    1eee:	80 81       	ld	r24, Z
    1ef0:	80 61       	ori	r24, 0x10	; 16
    1ef2:	8c 93       	st	X, r24
	SET_BIT(UCSRB,UCSRB_RXEN);
    1ef4:	aa e2       	ldi	r26, 0x2A	; 42
    1ef6:	b0 e0       	ldi	r27, 0x00	; 0
    1ef8:	ea e2       	ldi	r30, 0x2A	; 42
    1efa:	f0 e0       	ldi	r31, 0x00	; 0
    1efc:	80 81       	ld	r24, Z
    1efe:	88 60       	ori	r24, 0x08	; 8
    1f00:	8c 93       	st	X, r24
}
    1f02:	0f 90       	pop	r0
    1f04:	cf 91       	pop	r28
    1f06:	df 91       	pop	r29
    1f08:	08 95       	ret

00001f0a <USART_voidSendData>:



void USART_voidSendData(u8 Data)
{
    1f0a:	df 93       	push	r29
    1f0c:	cf 93       	push	r28
    1f0e:	0f 92       	push	r0
    1f10:	cd b7       	in	r28, 0x3d	; 61
    1f12:	de b7       	in	r29, 0x3e	; 62
    1f14:	89 83       	std	Y+1, r24	; 0x01
	/*Wait until the Flag is Set*/
	while(GET_BIT(UCSRA,UCSRA_UDRE)==0);
    1f16:	eb e2       	ldi	r30, 0x2B	; 43
    1f18:	f0 e0       	ldi	r31, 0x00	; 0
    1f1a:	80 81       	ld	r24, Z
    1f1c:	82 95       	swap	r24
    1f1e:	86 95       	lsr	r24
    1f20:	87 70       	andi	r24, 0x07	; 7
    1f22:	88 2f       	mov	r24, r24
    1f24:	90 e0       	ldi	r25, 0x00	; 0
    1f26:	81 70       	andi	r24, 0x01	; 1
    1f28:	90 70       	andi	r25, 0x00	; 0
    1f2a:	00 97       	sbiw	r24, 0x00	; 0
    1f2c:	a1 f3       	breq	.-24     	; 0x1f16 <USART_voidSendData+0xc>

	UDR=Data;
    1f2e:	ec e2       	ldi	r30, 0x2C	; 44
    1f30:	f0 e0       	ldi	r31, 0x00	; 0
    1f32:	89 81       	ldd	r24, Y+1	; 0x01
    1f34:	80 83       	st	Z, r24
}
    1f36:	0f 90       	pop	r0
    1f38:	cf 91       	pop	r28
    1f3a:	df 91       	pop	r29
    1f3c:	08 95       	ret

00001f3e <USART_u8ReadData>:



u8 USART_u8ReadData(void)
{
    1f3e:	df 93       	push	r29
    1f40:	cf 93       	push	r28
    1f42:	cd b7       	in	r28, 0x3d	; 61
    1f44:	de b7       	in	r29, 0x3e	; 62
	/*Wait Until the recieve is complete*/
	while(GET_BIT(UCSRA,UCSRA_RXC)==0);
    1f46:	eb e2       	ldi	r30, 0x2B	; 43
    1f48:	f0 e0       	ldi	r31, 0x00	; 0
    1f4a:	80 81       	ld	r24, Z
    1f4c:	88 23       	and	r24, r24
    1f4e:	dc f7       	brge	.-10     	; 0x1f46 <USART_u8ReadData+0x8>

	return UDR;
    1f50:	ec e2       	ldi	r30, 0x2C	; 44
    1f52:	f0 e0       	ldi	r31, 0x00	; 0
    1f54:	80 81       	ld	r24, Z
}
    1f56:	cf 91       	pop	r28
    1f58:	df 91       	pop	r29
    1f5a:	08 95       	ret

00001f5c <PORT_voidInit>:
/*********************************************************************************/
/*********************************************************************************/
#include "Port_interface.h"

void PORT_voidInit(void)
{
    1f5c:	df 93       	push	r29
    1f5e:	cf 93       	push	r28
    1f60:	cd b7       	in	r28, 0x3d	; 61
    1f62:	de b7       	in	r29, 0x3e	; 62
	DDRA = PORTA_DIR ;
    1f64:	ea e3       	ldi	r30, 0x3A	; 58
    1f66:	f0 e0       	ldi	r31, 0x00	; 0
    1f68:	8f ef       	ldi	r24, 0xFF	; 255
    1f6a:	80 83       	st	Z, r24
	DDRB = PORTB_DIR ;
    1f6c:	e7 e3       	ldi	r30, 0x37	; 55
    1f6e:	f0 e0       	ldi	r31, 0x00	; 0
    1f70:	10 82       	st	Z, r1
	DDRC = PORTC_DIR ;
    1f72:	e4 e3       	ldi	r30, 0x34	; 52
    1f74:	f0 e0       	ldi	r31, 0x00	; 0
    1f76:	10 82       	st	Z, r1
	DDRD = PORTD_DIR ;
    1f78:	e1 e3       	ldi	r30, 0x31	; 49
    1f7a:	f0 e0       	ldi	r31, 0x00	; 0
    1f7c:	10 82       	st	Z, r1

	PORTA = PORTA_INT;
    1f7e:	eb e3       	ldi	r30, 0x3B	; 59
    1f80:	f0 e0       	ldi	r31, 0x00	; 0
    1f82:	10 82       	st	Z, r1
	PORTB = PORTB_INT;
    1f84:	e8 e3       	ldi	r30, 0x38	; 56
    1f86:	f0 e0       	ldi	r31, 0x00	; 0
    1f88:	10 82       	st	Z, r1
	PORTC = PORTC_INT;
    1f8a:	e5 e3       	ldi	r30, 0x35	; 53
    1f8c:	f0 e0       	ldi	r31, 0x00	; 0
    1f8e:	10 82       	st	Z, r1
	PORTD = PORTD_INT;
    1f90:	e2 e3       	ldi	r30, 0x32	; 50
    1f92:	f0 e0       	ldi	r31, 0x00	; 0
    1f94:	10 82       	st	Z, r1
}
    1f96:	cf 91       	pop	r28
    1f98:	df 91       	pop	r29
    1f9a:	08 95       	ret

00001f9c <DELAY_NonBlockHelper>:
static u8 Init_F=NOT_INITIALIZED;
static u16 Copy_u8Time=0;
static u8 Period=0;

void DELAY_NonBlockHelper(void)
{
    1f9c:	df 93       	push	r29
    1f9e:	cf 93       	push	r28
    1fa0:	cd b7       	in	r28, 0x3d	; 61
    1fa2:	de b7       	in	r29, 0x3e	; 62
	static u16 counter_ms=0;
	static u8 counter_us=0;
	counter_us++;
    1fa4:	80 91 96 01 	lds	r24, 0x0196
    1fa8:	8f 5f       	subi	r24, 0xFF	; 255
    1faa:	80 93 96 01 	sts	0x0196, r24
	if(Period==PERIODIC)
    1fae:	80 91 95 01 	lds	r24, 0x0195
    1fb2:	81 30       	cpi	r24, 0x01	; 1
    1fb4:	21 f5       	brne	.+72     	; 0x1ffe <DELAY_NonBlockHelper+0x62>
	{
		if(counter_us==4)
    1fb6:	80 91 96 01 	lds	r24, 0x0196
    1fba:	84 30       	cpi	r24, 0x04	; 4
    1fbc:	59 f4       	brne	.+22     	; 0x1fd4 <DELAY_NonBlockHelper+0x38>
		{
			counter_ms++;
    1fbe:	80 91 97 01 	lds	r24, 0x0197
    1fc2:	90 91 98 01 	lds	r25, 0x0198
    1fc6:	01 96       	adiw	r24, 0x01	; 1
    1fc8:	90 93 98 01 	sts	0x0198, r25
    1fcc:	80 93 97 01 	sts	0x0197, r24
			counter_us=0;
    1fd0:	10 92 96 01 	sts	0x0196, r1
		}
		if(counter_ms==Copy_u8Time)
    1fd4:	20 91 97 01 	lds	r18, 0x0197
    1fd8:	30 91 98 01 	lds	r19, 0x0198
    1fdc:	80 91 93 01 	lds	r24, 0x0193
    1fe0:	90 91 94 01 	lds	r25, 0x0194
    1fe4:	28 17       	cp	r18, r24
    1fe6:	39 07       	cpc	r19, r25
    1fe8:	a1 f5       	brne	.+104    	; 0x2052 <DELAY_NonBlockHelper+0xb6>
		{
			TIMER0_COMPCallBack();
    1fea:	e0 91 8c 01 	lds	r30, 0x018C
    1fee:	f0 91 8d 01 	lds	r31, 0x018D
    1ff2:	09 95       	icall
			counter_ms=0;
    1ff4:	10 92 98 01 	sts	0x0198, r1
    1ff8:	10 92 97 01 	sts	0x0197, r1
    1ffc:	2a c0       	rjmp	.+84     	; 0x2052 <DELAY_NonBlockHelper+0xb6>
		}
	}
	else if (Period==NON_PERIODIC)
    1ffe:	80 91 95 01 	lds	r24, 0x0195
    2002:	82 30       	cpi	r24, 0x02	; 2
    2004:	31 f5       	brne	.+76     	; 0x2052 <DELAY_NonBlockHelper+0xb6>
	{
		if(counter_us==4)
    2006:	80 91 96 01 	lds	r24, 0x0196
    200a:	84 30       	cpi	r24, 0x04	; 4
    200c:	59 f4       	brne	.+22     	; 0x2024 <DELAY_NonBlockHelper+0x88>
		{
			counter_ms++;
    200e:	80 91 97 01 	lds	r24, 0x0197
    2012:	90 91 98 01 	lds	r25, 0x0198
    2016:	01 96       	adiw	r24, 0x01	; 1
    2018:	90 93 98 01 	sts	0x0198, r25
    201c:	80 93 97 01 	sts	0x0197, r24
			counter_us=0;
    2020:	10 92 96 01 	sts	0x0196, r1
		}
		if(counter_ms==Copy_u8Time)
    2024:	20 91 97 01 	lds	r18, 0x0197
    2028:	30 91 98 01 	lds	r19, 0x0198
    202c:	80 91 93 01 	lds	r24, 0x0193
    2030:	90 91 94 01 	lds	r25, 0x0194
    2034:	28 17       	cp	r18, r24
    2036:	39 07       	cpc	r19, r25
    2038:	61 f4       	brne	.+24     	; 0x2052 <DELAY_NonBlockHelper+0xb6>
		{
			TIMER0_COMPCallBack();
    203a:	e0 91 8c 01 	lds	r30, 0x018C
    203e:	f0 91 8d 01 	lds	r31, 0x018D
    2042:	09 95       	icall
			counter_ms=0;
    2044:	10 92 98 01 	sts	0x0198, r1
    2048:	10 92 97 01 	sts	0x0197, r1
			TIMER0_COMPIntE(DISABLE);
    204c:	82 e0       	ldi	r24, 0x02	; 2
    204e:	0e 94 9d 12 	call	0x253a	; 0x253a <TIMER0_COMPIntE>
		}
	}
}
    2052:	cf 91       	pop	r28
    2054:	df 91       	pop	r29
    2056:	08 95       	ret

00002058 <TIMER0_voidINIT>:

void TIMER0_voidINIT(u8 Copy_u8Mode,u8 Copy_u8Prescaler)
{
    2058:	df 93       	push	r29
    205a:	cf 93       	push	r28
    205c:	00 d0       	rcall	.+0      	; 0x205e <TIMER0_voidINIT+0x6>
    205e:	00 d0       	rcall	.+0      	; 0x2060 <TIMER0_voidINIT+0x8>
    2060:	00 d0       	rcall	.+0      	; 0x2062 <TIMER0_voidINIT+0xa>
    2062:	cd b7       	in	r28, 0x3d	; 61
    2064:	de b7       	in	r29, 0x3e	; 62
    2066:	89 83       	std	Y+1, r24	; 0x01
    2068:	6a 83       	std	Y+2, r22	; 0x02
	Mode=Copy_u8Mode;
    206a:	89 81       	ldd	r24, Y+1	; 0x01
    206c:	80 93 92 01 	sts	0x0192, r24
	/*Select TIMER0 Mode
	 * ->Normal
	 * ->PWM
	 * ->CTC
	 * ->Fast_PWM */
	switch(Copy_u8Mode)
    2070:	89 81       	ldd	r24, Y+1	; 0x01
    2072:	28 2f       	mov	r18, r24
    2074:	30 e0       	ldi	r19, 0x00	; 0
    2076:	3e 83       	std	Y+6, r19	; 0x06
    2078:	2d 83       	std	Y+5, r18	; 0x05
    207a:	8d 81       	ldd	r24, Y+5	; 0x05
    207c:	9e 81       	ldd	r25, Y+6	; 0x06
    207e:	82 30       	cpi	r24, 0x02	; 2
    2080:	91 05       	cpc	r25, r1
    2082:	29 f1       	breq	.+74     	; 0x20ce <TIMER0_voidINIT+0x76>
    2084:	2d 81       	ldd	r18, Y+5	; 0x05
    2086:	3e 81       	ldd	r19, Y+6	; 0x06
    2088:	23 30       	cpi	r18, 0x03	; 3
    208a:	31 05       	cpc	r19, r1
    208c:	34 f4       	brge	.+12     	; 0x209a <TIMER0_voidINIT+0x42>
    208e:	8d 81       	ldd	r24, Y+5	; 0x05
    2090:	9e 81       	ldd	r25, Y+6	; 0x06
    2092:	81 30       	cpi	r24, 0x01	; 1
    2094:	91 05       	cpc	r25, r1
    2096:	61 f0       	breq	.+24     	; 0x20b0 <TIMER0_voidINIT+0x58>
    2098:	46 c0       	rjmp	.+140    	; 0x2126 <TIMER0_voidINIT+0xce>
    209a:	2d 81       	ldd	r18, Y+5	; 0x05
    209c:	3e 81       	ldd	r19, Y+6	; 0x06
    209e:	23 30       	cpi	r18, 0x03	; 3
    20a0:	31 05       	cpc	r19, r1
    20a2:	21 f1       	breq	.+72     	; 0x20ec <TIMER0_voidINIT+0x94>
    20a4:	8d 81       	ldd	r24, Y+5	; 0x05
    20a6:	9e 81       	ldd	r25, Y+6	; 0x06
    20a8:	84 30       	cpi	r24, 0x04	; 4
    20aa:	91 05       	cpc	r25, r1
    20ac:	71 f1       	breq	.+92     	; 0x210a <TIMER0_voidINIT+0xb2>
    20ae:	3b c0       	rjmp	.+118    	; 0x2126 <TIMER0_voidINIT+0xce>
	{
	case NORMAL :
		CLR_BIT(TCCR0,TCCR0_WGM00);
    20b0:	a3 e5       	ldi	r26, 0x53	; 83
    20b2:	b0 e0       	ldi	r27, 0x00	; 0
    20b4:	e3 e5       	ldi	r30, 0x53	; 83
    20b6:	f0 e0       	ldi	r31, 0x00	; 0
    20b8:	80 81       	ld	r24, Z
    20ba:	8f 7b       	andi	r24, 0xBF	; 191
    20bc:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,TCCR0_WGM01);
    20be:	a3 e5       	ldi	r26, 0x53	; 83
    20c0:	b0 e0       	ldi	r27, 0x00	; 0
    20c2:	e3 e5       	ldi	r30, 0x53	; 83
    20c4:	f0 e0       	ldi	r31, 0x00	; 0
    20c6:	80 81       	ld	r24, Z
    20c8:	87 7f       	andi	r24, 0xF7	; 247
    20ca:	8c 93       	st	X, r24
    20cc:	2c c0       	rjmp	.+88     	; 0x2126 <TIMER0_voidINIT+0xce>
		break;
	case PWM :
		SET_BIT(TCCR0,TCCR0_WGM00);
    20ce:	a3 e5       	ldi	r26, 0x53	; 83
    20d0:	b0 e0       	ldi	r27, 0x00	; 0
    20d2:	e3 e5       	ldi	r30, 0x53	; 83
    20d4:	f0 e0       	ldi	r31, 0x00	; 0
    20d6:	80 81       	ld	r24, Z
    20d8:	80 64       	ori	r24, 0x40	; 64
    20da:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,TCCR0_WGM01);
    20dc:	a3 e5       	ldi	r26, 0x53	; 83
    20de:	b0 e0       	ldi	r27, 0x00	; 0
    20e0:	e3 e5       	ldi	r30, 0x53	; 83
    20e2:	f0 e0       	ldi	r31, 0x00	; 0
    20e4:	80 81       	ld	r24, Z
    20e6:	87 7f       	andi	r24, 0xF7	; 247
    20e8:	8c 93       	st	X, r24
    20ea:	1d c0       	rjmp	.+58     	; 0x2126 <TIMER0_voidINIT+0xce>
		break;
	case CTC :
		CLR_BIT(TCCR0,TCCR0_WGM00);
    20ec:	a3 e5       	ldi	r26, 0x53	; 83
    20ee:	b0 e0       	ldi	r27, 0x00	; 0
    20f0:	e3 e5       	ldi	r30, 0x53	; 83
    20f2:	f0 e0       	ldi	r31, 0x00	; 0
    20f4:	80 81       	ld	r24, Z
    20f6:	8f 7b       	andi	r24, 0xBF	; 191
    20f8:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_WGM01);
    20fa:	a3 e5       	ldi	r26, 0x53	; 83
    20fc:	b0 e0       	ldi	r27, 0x00	; 0
    20fe:	e3 e5       	ldi	r30, 0x53	; 83
    2100:	f0 e0       	ldi	r31, 0x00	; 0
    2102:	80 81       	ld	r24, Z
    2104:	88 60       	ori	r24, 0x08	; 8
    2106:	8c 93       	st	X, r24
    2108:	0e c0       	rjmp	.+28     	; 0x2126 <TIMER0_voidINIT+0xce>
		break;
	case FAST_PWM :
		SET_BIT(TCCR0,TCCR0_WGM00);
    210a:	a3 e5       	ldi	r26, 0x53	; 83
    210c:	b0 e0       	ldi	r27, 0x00	; 0
    210e:	e3 e5       	ldi	r30, 0x53	; 83
    2110:	f0 e0       	ldi	r31, 0x00	; 0
    2112:	80 81       	ld	r24, Z
    2114:	80 64       	ori	r24, 0x40	; 64
    2116:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_WGM01);
    2118:	a3 e5       	ldi	r26, 0x53	; 83
    211a:	b0 e0       	ldi	r27, 0x00	; 0
    211c:	e3 e5       	ldi	r30, 0x53	; 83
    211e:	f0 e0       	ldi	r31, 0x00	; 0
    2120:	80 81       	ld	r24, Z
    2122:	88 60       	ori	r24, 0x08	; 8
    2124:	8c 93       	st	X, r24
	 * ->DIV_64
	 * ->DIV_256
	 * ->DIV_1024
	 * ->EXT_T0_FALLING
	 * ->EXT_T0_RISING*/
	switch(Copy_u8Prescaler)
    2126:	8a 81       	ldd	r24, Y+2	; 0x02
    2128:	28 2f       	mov	r18, r24
    212a:	30 e0       	ldi	r19, 0x00	; 0
    212c:	3c 83       	std	Y+4, r19	; 0x04
    212e:	2b 83       	std	Y+3, r18	; 0x03
    2130:	8b 81       	ldd	r24, Y+3	; 0x03
    2132:	9c 81       	ldd	r25, Y+4	; 0x04
    2134:	84 30       	cpi	r24, 0x04	; 4
    2136:	91 05       	cpc	r25, r1
    2138:	09 f4       	brne	.+2      	; 0x213c <TIMER0_voidINIT+0xe4>
    213a:	71 c0       	rjmp	.+226    	; 0x221e <TIMER0_voidINIT+0x1c6>
    213c:	2b 81       	ldd	r18, Y+3	; 0x03
    213e:	3c 81       	ldd	r19, Y+4	; 0x04
    2140:	25 30       	cpi	r18, 0x05	; 5
    2142:	31 05       	cpc	r19, r1
    2144:	8c f4       	brge	.+34     	; 0x2168 <TIMER0_voidINIT+0x110>
    2146:	8b 81       	ldd	r24, Y+3	; 0x03
    2148:	9c 81       	ldd	r25, Y+4	; 0x04
    214a:	82 30       	cpi	r24, 0x02	; 2
    214c:	91 05       	cpc	r25, r1
    214e:	d9 f1       	breq	.+118    	; 0x21c6 <TIMER0_voidINIT+0x16e>
    2150:	2b 81       	ldd	r18, Y+3	; 0x03
    2152:	3c 81       	ldd	r19, Y+4	; 0x04
    2154:	23 30       	cpi	r18, 0x03	; 3
    2156:	31 05       	cpc	r19, r1
    2158:	0c f0       	brlt	.+2      	; 0x215c <TIMER0_voidINIT+0x104>
    215a:	4b c0       	rjmp	.+150    	; 0x21f2 <TIMER0_voidINIT+0x19a>
    215c:	8b 81       	ldd	r24, Y+3	; 0x03
    215e:	9c 81       	ldd	r25, Y+4	; 0x04
    2160:	81 30       	cpi	r24, 0x01	; 1
    2162:	91 05       	cpc	r25, r1
    2164:	d1 f0       	breq	.+52     	; 0x219a <TIMER0_voidINIT+0x142>
    2166:	c8 c0       	rjmp	.+400    	; 0x22f8 <TIMER0_voidINIT+0x2a0>
    2168:	2b 81       	ldd	r18, Y+3	; 0x03
    216a:	3c 81       	ldd	r19, Y+4	; 0x04
    216c:	26 30       	cpi	r18, 0x06	; 6
    216e:	31 05       	cpc	r19, r1
    2170:	09 f4       	brne	.+2      	; 0x2174 <TIMER0_voidINIT+0x11c>
    2172:	81 c0       	rjmp	.+258    	; 0x2276 <TIMER0_voidINIT+0x21e>
    2174:	8b 81       	ldd	r24, Y+3	; 0x03
    2176:	9c 81       	ldd	r25, Y+4	; 0x04
    2178:	86 30       	cpi	r24, 0x06	; 6
    217a:	91 05       	cpc	r25, r1
    217c:	0c f4       	brge	.+2      	; 0x2180 <TIMER0_voidINIT+0x128>
    217e:	65 c0       	rjmp	.+202    	; 0x224a <TIMER0_voidINIT+0x1f2>
    2180:	2b 81       	ldd	r18, Y+3	; 0x03
    2182:	3c 81       	ldd	r19, Y+4	; 0x04
    2184:	27 30       	cpi	r18, 0x07	; 7
    2186:	31 05       	cpc	r19, r1
    2188:	09 f4       	brne	.+2      	; 0x218c <TIMER0_voidINIT+0x134>
    218a:	8b c0       	rjmp	.+278    	; 0x22a2 <TIMER0_voidINIT+0x24a>
    218c:	8b 81       	ldd	r24, Y+3	; 0x03
    218e:	9c 81       	ldd	r25, Y+4	; 0x04
    2190:	88 30       	cpi	r24, 0x08	; 8
    2192:	91 05       	cpc	r25, r1
    2194:	09 f4       	brne	.+2      	; 0x2198 <TIMER0_voidINIT+0x140>
    2196:	9b c0       	rjmp	.+310    	; 0x22ce <TIMER0_voidINIT+0x276>
    2198:	af c0       	rjmp	.+350    	; 0x22f8 <TIMER0_voidINIT+0x2a0>
	{
	case NO_CLOCK :
		CLR_BIT(TCCR0,TCCR0_CS00);
    219a:	a3 e5       	ldi	r26, 0x53	; 83
    219c:	b0 e0       	ldi	r27, 0x00	; 0
    219e:	e3 e5       	ldi	r30, 0x53	; 83
    21a0:	f0 e0       	ldi	r31, 0x00	; 0
    21a2:	80 81       	ld	r24, Z
    21a4:	8e 7f       	andi	r24, 0xFE	; 254
    21a6:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,TCCR0_CS01);
    21a8:	a3 e5       	ldi	r26, 0x53	; 83
    21aa:	b0 e0       	ldi	r27, 0x00	; 0
    21ac:	e3 e5       	ldi	r30, 0x53	; 83
    21ae:	f0 e0       	ldi	r31, 0x00	; 0
    21b0:	80 81       	ld	r24, Z
    21b2:	8d 7f       	andi	r24, 0xFD	; 253
    21b4:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,TCCR0_CS02);
    21b6:	a3 e5       	ldi	r26, 0x53	; 83
    21b8:	b0 e0       	ldi	r27, 0x00	; 0
    21ba:	e3 e5       	ldi	r30, 0x53	; 83
    21bc:	f0 e0       	ldi	r31, 0x00	; 0
    21be:	80 81       	ld	r24, Z
    21c0:	8b 7f       	andi	r24, 0xFB	; 251
    21c2:	8c 93       	st	X, r24
    21c4:	99 c0       	rjmp	.+306    	; 0x22f8 <TIMER0_voidINIT+0x2a0>
		break;
	case DIV_1 :
		SET_BIT(TCCR0,TCCR0_CS00);
    21c6:	a3 e5       	ldi	r26, 0x53	; 83
    21c8:	b0 e0       	ldi	r27, 0x00	; 0
    21ca:	e3 e5       	ldi	r30, 0x53	; 83
    21cc:	f0 e0       	ldi	r31, 0x00	; 0
    21ce:	80 81       	ld	r24, Z
    21d0:	81 60       	ori	r24, 0x01	; 1
    21d2:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,TCCR0_CS01);
    21d4:	a3 e5       	ldi	r26, 0x53	; 83
    21d6:	b0 e0       	ldi	r27, 0x00	; 0
    21d8:	e3 e5       	ldi	r30, 0x53	; 83
    21da:	f0 e0       	ldi	r31, 0x00	; 0
    21dc:	80 81       	ld	r24, Z
    21de:	8d 7f       	andi	r24, 0xFD	; 253
    21e0:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,TCCR0_CS02);
    21e2:	a3 e5       	ldi	r26, 0x53	; 83
    21e4:	b0 e0       	ldi	r27, 0x00	; 0
    21e6:	e3 e5       	ldi	r30, 0x53	; 83
    21e8:	f0 e0       	ldi	r31, 0x00	; 0
    21ea:	80 81       	ld	r24, Z
    21ec:	8b 7f       	andi	r24, 0xFB	; 251
    21ee:	8c 93       	st	X, r24
    21f0:	83 c0       	rjmp	.+262    	; 0x22f8 <TIMER0_voidINIT+0x2a0>
		break;
	case DIV_8 :
		CLR_BIT(TCCR0,TCCR0_CS00);
    21f2:	a3 e5       	ldi	r26, 0x53	; 83
    21f4:	b0 e0       	ldi	r27, 0x00	; 0
    21f6:	e3 e5       	ldi	r30, 0x53	; 83
    21f8:	f0 e0       	ldi	r31, 0x00	; 0
    21fa:	80 81       	ld	r24, Z
    21fc:	8e 7f       	andi	r24, 0xFE	; 254
    21fe:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_CS01);
    2200:	a3 e5       	ldi	r26, 0x53	; 83
    2202:	b0 e0       	ldi	r27, 0x00	; 0
    2204:	e3 e5       	ldi	r30, 0x53	; 83
    2206:	f0 e0       	ldi	r31, 0x00	; 0
    2208:	80 81       	ld	r24, Z
    220a:	82 60       	ori	r24, 0x02	; 2
    220c:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,TCCR0_CS02);
    220e:	a3 e5       	ldi	r26, 0x53	; 83
    2210:	b0 e0       	ldi	r27, 0x00	; 0
    2212:	e3 e5       	ldi	r30, 0x53	; 83
    2214:	f0 e0       	ldi	r31, 0x00	; 0
    2216:	80 81       	ld	r24, Z
    2218:	8b 7f       	andi	r24, 0xFB	; 251
    221a:	8c 93       	st	X, r24
    221c:	6d c0       	rjmp	.+218    	; 0x22f8 <TIMER0_voidINIT+0x2a0>
		break;
	case DIV_64 :
		SET_BIT(TCCR0,TCCR0_CS00);
    221e:	a3 e5       	ldi	r26, 0x53	; 83
    2220:	b0 e0       	ldi	r27, 0x00	; 0
    2222:	e3 e5       	ldi	r30, 0x53	; 83
    2224:	f0 e0       	ldi	r31, 0x00	; 0
    2226:	80 81       	ld	r24, Z
    2228:	81 60       	ori	r24, 0x01	; 1
    222a:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_CS01);
    222c:	a3 e5       	ldi	r26, 0x53	; 83
    222e:	b0 e0       	ldi	r27, 0x00	; 0
    2230:	e3 e5       	ldi	r30, 0x53	; 83
    2232:	f0 e0       	ldi	r31, 0x00	; 0
    2234:	80 81       	ld	r24, Z
    2236:	82 60       	ori	r24, 0x02	; 2
    2238:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,TCCR0_CS02);
    223a:	a3 e5       	ldi	r26, 0x53	; 83
    223c:	b0 e0       	ldi	r27, 0x00	; 0
    223e:	e3 e5       	ldi	r30, 0x53	; 83
    2240:	f0 e0       	ldi	r31, 0x00	; 0
    2242:	80 81       	ld	r24, Z
    2244:	8b 7f       	andi	r24, 0xFB	; 251
    2246:	8c 93       	st	X, r24
    2248:	57 c0       	rjmp	.+174    	; 0x22f8 <TIMER0_voidINIT+0x2a0>
		break;
	case DIV_256 :
		CLR_BIT(TCCR0,TCCR0_CS00);
    224a:	a3 e5       	ldi	r26, 0x53	; 83
    224c:	b0 e0       	ldi	r27, 0x00	; 0
    224e:	e3 e5       	ldi	r30, 0x53	; 83
    2250:	f0 e0       	ldi	r31, 0x00	; 0
    2252:	80 81       	ld	r24, Z
    2254:	8e 7f       	andi	r24, 0xFE	; 254
    2256:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,TCCR0_CS01);
    2258:	a3 e5       	ldi	r26, 0x53	; 83
    225a:	b0 e0       	ldi	r27, 0x00	; 0
    225c:	e3 e5       	ldi	r30, 0x53	; 83
    225e:	f0 e0       	ldi	r31, 0x00	; 0
    2260:	80 81       	ld	r24, Z
    2262:	8d 7f       	andi	r24, 0xFD	; 253
    2264:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_CS02);
    2266:	a3 e5       	ldi	r26, 0x53	; 83
    2268:	b0 e0       	ldi	r27, 0x00	; 0
    226a:	e3 e5       	ldi	r30, 0x53	; 83
    226c:	f0 e0       	ldi	r31, 0x00	; 0
    226e:	80 81       	ld	r24, Z
    2270:	84 60       	ori	r24, 0x04	; 4
    2272:	8c 93       	st	X, r24
    2274:	41 c0       	rjmp	.+130    	; 0x22f8 <TIMER0_voidINIT+0x2a0>
		break;
	case DIV_1024 :
		SET_BIT(TCCR0,TCCR0_CS00);
    2276:	a3 e5       	ldi	r26, 0x53	; 83
    2278:	b0 e0       	ldi	r27, 0x00	; 0
    227a:	e3 e5       	ldi	r30, 0x53	; 83
    227c:	f0 e0       	ldi	r31, 0x00	; 0
    227e:	80 81       	ld	r24, Z
    2280:	81 60       	ori	r24, 0x01	; 1
    2282:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,TCCR0_CS01);
    2284:	a3 e5       	ldi	r26, 0x53	; 83
    2286:	b0 e0       	ldi	r27, 0x00	; 0
    2288:	e3 e5       	ldi	r30, 0x53	; 83
    228a:	f0 e0       	ldi	r31, 0x00	; 0
    228c:	80 81       	ld	r24, Z
    228e:	8d 7f       	andi	r24, 0xFD	; 253
    2290:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_CS02);
    2292:	a3 e5       	ldi	r26, 0x53	; 83
    2294:	b0 e0       	ldi	r27, 0x00	; 0
    2296:	e3 e5       	ldi	r30, 0x53	; 83
    2298:	f0 e0       	ldi	r31, 0x00	; 0
    229a:	80 81       	ld	r24, Z
    229c:	84 60       	ori	r24, 0x04	; 4
    229e:	8c 93       	st	X, r24
    22a0:	2b c0       	rjmp	.+86     	; 0x22f8 <TIMER0_voidINIT+0x2a0>
		break;
	case EXT_T0_FALLING :
		CLR_BIT(TCCR0,TCCR0_CS00);
    22a2:	a3 e5       	ldi	r26, 0x53	; 83
    22a4:	b0 e0       	ldi	r27, 0x00	; 0
    22a6:	e3 e5       	ldi	r30, 0x53	; 83
    22a8:	f0 e0       	ldi	r31, 0x00	; 0
    22aa:	80 81       	ld	r24, Z
    22ac:	8e 7f       	andi	r24, 0xFE	; 254
    22ae:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_CS01);
    22b0:	a3 e5       	ldi	r26, 0x53	; 83
    22b2:	b0 e0       	ldi	r27, 0x00	; 0
    22b4:	e3 e5       	ldi	r30, 0x53	; 83
    22b6:	f0 e0       	ldi	r31, 0x00	; 0
    22b8:	80 81       	ld	r24, Z
    22ba:	82 60       	ori	r24, 0x02	; 2
    22bc:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_CS02);
    22be:	a3 e5       	ldi	r26, 0x53	; 83
    22c0:	b0 e0       	ldi	r27, 0x00	; 0
    22c2:	e3 e5       	ldi	r30, 0x53	; 83
    22c4:	f0 e0       	ldi	r31, 0x00	; 0
    22c6:	80 81       	ld	r24, Z
    22c8:	84 60       	ori	r24, 0x04	; 4
    22ca:	8c 93       	st	X, r24
    22cc:	15 c0       	rjmp	.+42     	; 0x22f8 <TIMER0_voidINIT+0x2a0>
		break;
	case EXT_T0_RISING :
		SET_BIT(TCCR0,TCCR0_CS00);
    22ce:	a3 e5       	ldi	r26, 0x53	; 83
    22d0:	b0 e0       	ldi	r27, 0x00	; 0
    22d2:	e3 e5       	ldi	r30, 0x53	; 83
    22d4:	f0 e0       	ldi	r31, 0x00	; 0
    22d6:	80 81       	ld	r24, Z
    22d8:	81 60       	ori	r24, 0x01	; 1
    22da:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_CS01);
    22dc:	a3 e5       	ldi	r26, 0x53	; 83
    22de:	b0 e0       	ldi	r27, 0x00	; 0
    22e0:	e3 e5       	ldi	r30, 0x53	; 83
    22e2:	f0 e0       	ldi	r31, 0x00	; 0
    22e4:	80 81       	ld	r24, Z
    22e6:	82 60       	ori	r24, 0x02	; 2
    22e8:	8c 93       	st	X, r24
		SET_BIT(TCCR0,TCCR0_CS02);
    22ea:	a3 e5       	ldi	r26, 0x53	; 83
    22ec:	b0 e0       	ldi	r27, 0x00	; 0
    22ee:	e3 e5       	ldi	r30, 0x53	; 83
    22f0:	f0 e0       	ldi	r31, 0x00	; 0
    22f2:	80 81       	ld	r24, Z
    22f4:	84 60       	ori	r24, 0x04	; 4
    22f6:	8c 93       	st	X, r24
		break;
	default:
		break;
	}
}
    22f8:	26 96       	adiw	r28, 0x06	; 6
    22fa:	0f b6       	in	r0, 0x3f	; 63
    22fc:	f8 94       	cli
    22fe:	de bf       	out	0x3e, r29	; 62
    2300:	0f be       	out	0x3f, r0	; 63
    2302:	cd bf       	out	0x3d, r28	; 61
    2304:	cf 91       	pop	r28
    2306:	df 91       	pop	r29
    2308:	08 95       	ret

0000230a <TIMER0_SetCOMPValue>:


void TIMER0_SetCOMPValue(u8 Value)
{
    230a:	df 93       	push	r29
    230c:	cf 93       	push	r28
    230e:	0f 92       	push	r0
    2310:	cd b7       	in	r28, 0x3d	; 61
    2312:	de b7       	in	r29, 0x3e	; 62
    2314:	89 83       	std	Y+1, r24	; 0x01
	OCR0=Value;
    2316:	ec e5       	ldi	r30, 0x5C	; 92
    2318:	f0 e0       	ldi	r31, 0x00	; 0
    231a:	89 81       	ldd	r24, Y+1	; 0x01
    231c:	80 83       	st	Z, r24
}
    231e:	0f 90       	pop	r0
    2320:	cf 91       	pop	r28
    2322:	df 91       	pop	r29
    2324:	08 95       	ret

00002326 <TIMER0_SetOutMode>:

void TIMER0_SetOutMode(u8 Copy_u8OutMode)
{
    2326:	df 93       	push	r29
    2328:	cf 93       	push	r28
    232a:	cd b7       	in	r28, 0x3d	; 61
    232c:	de b7       	in	r29, 0x3e	; 62
    232e:	29 97       	sbiw	r28, 0x09	; 9
    2330:	0f b6       	in	r0, 0x3f	; 63
    2332:	f8 94       	cli
    2334:	de bf       	out	0x3e, r29	; 62
    2336:	0f be       	out	0x3f, r0	; 63
    2338:	cd bf       	out	0x3d, r28	; 61
    233a:	89 83       	std	Y+1, r24	; 0x01
	/*Copy_Mode ranges from 1-->4*/
	switch (Mode)
    233c:	80 91 92 01 	lds	r24, 0x0192
    2340:	28 2f       	mov	r18, r24
    2342:	30 e0       	ldi	r19, 0x00	; 0
    2344:	39 87       	std	Y+9, r19	; 0x09
    2346:	28 87       	std	Y+8, r18	; 0x08
    2348:	88 85       	ldd	r24, Y+8	; 0x08
    234a:	99 85       	ldd	r25, Y+9	; 0x09
    234c:	82 30       	cpi	r24, 0x02	; 2
    234e:	91 05       	cpc	r25, r1
    2350:	09 f4       	brne	.+2      	; 0x2354 <TIMER0_SetOutMode+0x2e>
    2352:	68 c0       	rjmp	.+208    	; 0x2424 <TIMER0_SetOutMode+0xfe>
    2354:	28 85       	ldd	r18, Y+8	; 0x08
    2356:	39 85       	ldd	r19, Y+9	; 0x09
    2358:	24 30       	cpi	r18, 0x04	; 4
    235a:	31 05       	cpc	r19, r1
    235c:	09 f4       	brne	.+2      	; 0x2360 <TIMER0_SetOutMode+0x3a>
    235e:	a4 c0       	rjmp	.+328    	; 0x24a8 <TIMER0_SetOutMode+0x182>
    2360:	88 85       	ldd	r24, Y+8	; 0x08
    2362:	99 85       	ldd	r25, Y+9	; 0x09
    2364:	81 30       	cpi	r24, 0x01	; 1
    2366:	91 05       	cpc	r25, r1
    2368:	09 f0       	breq	.+2      	; 0x236c <TIMER0_SetOutMode+0x46>
    236a:	de c0       	rjmp	.+444    	; 0x2528 <TIMER0_SetOutMode+0x202>
	case NORMAL :
		/* 1-OC0 disconnected
		 * 2-Toggle OC0 on Compare
		 * 3-Clear OC0 on Compare
		 * 4-Set OC0 on Compare*/
		switch(Copy_u8OutMode)
    236c:	89 81       	ldd	r24, Y+1	; 0x01
    236e:	28 2f       	mov	r18, r24
    2370:	30 e0       	ldi	r19, 0x00	; 0
    2372:	3f 83       	std	Y+7, r19	; 0x07
    2374:	2e 83       	std	Y+6, r18	; 0x06
    2376:	8e 81       	ldd	r24, Y+6	; 0x06
    2378:	9f 81       	ldd	r25, Y+7	; 0x07
    237a:	82 30       	cpi	r24, 0x02	; 2
    237c:	91 05       	cpc	r25, r1
    237e:	29 f1       	breq	.+74     	; 0x23ca <TIMER0_SetOutMode+0xa4>
    2380:	2e 81       	ldd	r18, Y+6	; 0x06
    2382:	3f 81       	ldd	r19, Y+7	; 0x07
    2384:	23 30       	cpi	r18, 0x03	; 3
    2386:	31 05       	cpc	r19, r1
    2388:	34 f4       	brge	.+12     	; 0x2396 <TIMER0_SetOutMode+0x70>
    238a:	8e 81       	ldd	r24, Y+6	; 0x06
    238c:	9f 81       	ldd	r25, Y+7	; 0x07
    238e:	81 30       	cpi	r24, 0x01	; 1
    2390:	91 05       	cpc	r25, r1
    2392:	61 f0       	breq	.+24     	; 0x23ac <TIMER0_SetOutMode+0x86>
    2394:	c9 c0       	rjmp	.+402    	; 0x2528 <TIMER0_SetOutMode+0x202>
    2396:	2e 81       	ldd	r18, Y+6	; 0x06
    2398:	3f 81       	ldd	r19, Y+7	; 0x07
    239a:	23 30       	cpi	r18, 0x03	; 3
    239c:	31 05       	cpc	r19, r1
    239e:	21 f1       	breq	.+72     	; 0x23e8 <TIMER0_SetOutMode+0xc2>
    23a0:	8e 81       	ldd	r24, Y+6	; 0x06
    23a2:	9f 81       	ldd	r25, Y+7	; 0x07
    23a4:	84 30       	cpi	r24, 0x04	; 4
    23a6:	91 05       	cpc	r25, r1
    23a8:	71 f1       	breq	.+92     	; 0x2406 <TIMER0_SetOutMode+0xe0>
    23aa:	be c0       	rjmp	.+380    	; 0x2528 <TIMER0_SetOutMode+0x202>
		{
		case DISC:
			CLR_BIT(TCCR0,TCCR0_COM00);
    23ac:	a3 e5       	ldi	r26, 0x53	; 83
    23ae:	b0 e0       	ldi	r27, 0x00	; 0
    23b0:	e3 e5       	ldi	r30, 0x53	; 83
    23b2:	f0 e0       	ldi	r31, 0x00	; 0
    23b4:	80 81       	ld	r24, Z
    23b6:	8f 7e       	andi	r24, 0xEF	; 239
    23b8:	8c 93       	st	X, r24
			CLR_BIT(TCCR0,TCCR0_COM01);
    23ba:	a3 e5       	ldi	r26, 0x53	; 83
    23bc:	b0 e0       	ldi	r27, 0x00	; 0
    23be:	e3 e5       	ldi	r30, 0x53	; 83
    23c0:	f0 e0       	ldi	r31, 0x00	; 0
    23c2:	80 81       	ld	r24, Z
    23c4:	8f 7d       	andi	r24, 0xDF	; 223
    23c6:	8c 93       	st	X, r24
    23c8:	af c0       	rjmp	.+350    	; 0x2528 <TIMER0_SetOutMode+0x202>
			break;
		case TOGGLE:
			SET_BIT(TCCR0,TCCR0_COM00);
    23ca:	a3 e5       	ldi	r26, 0x53	; 83
    23cc:	b0 e0       	ldi	r27, 0x00	; 0
    23ce:	e3 e5       	ldi	r30, 0x53	; 83
    23d0:	f0 e0       	ldi	r31, 0x00	; 0
    23d2:	80 81       	ld	r24, Z
    23d4:	80 61       	ori	r24, 0x10	; 16
    23d6:	8c 93       	st	X, r24
			CLR_BIT(TCCR0,TCCR0_COM01);
    23d8:	a3 e5       	ldi	r26, 0x53	; 83
    23da:	b0 e0       	ldi	r27, 0x00	; 0
    23dc:	e3 e5       	ldi	r30, 0x53	; 83
    23de:	f0 e0       	ldi	r31, 0x00	; 0
    23e0:	80 81       	ld	r24, Z
    23e2:	8f 7d       	andi	r24, 0xDF	; 223
    23e4:	8c 93       	st	X, r24
    23e6:	a0 c0       	rjmp	.+320    	; 0x2528 <TIMER0_SetOutMode+0x202>
			break;
		case CLEAR:
			CLR_BIT(TCCR0,TCCR0_COM00);
    23e8:	a3 e5       	ldi	r26, 0x53	; 83
    23ea:	b0 e0       	ldi	r27, 0x00	; 0
    23ec:	e3 e5       	ldi	r30, 0x53	; 83
    23ee:	f0 e0       	ldi	r31, 0x00	; 0
    23f0:	80 81       	ld	r24, Z
    23f2:	8f 7e       	andi	r24, 0xEF	; 239
    23f4:	8c 93       	st	X, r24
			SET_BIT(TCCR0,TCCR0_COM01);
    23f6:	a3 e5       	ldi	r26, 0x53	; 83
    23f8:	b0 e0       	ldi	r27, 0x00	; 0
    23fa:	e3 e5       	ldi	r30, 0x53	; 83
    23fc:	f0 e0       	ldi	r31, 0x00	; 0
    23fe:	80 81       	ld	r24, Z
    2400:	80 62       	ori	r24, 0x20	; 32
    2402:	8c 93       	st	X, r24
    2404:	91 c0       	rjmp	.+290    	; 0x2528 <TIMER0_SetOutMode+0x202>
			break;
		case SET:
			SET_BIT(TCCR0,TCCR0_COM00);
    2406:	a3 e5       	ldi	r26, 0x53	; 83
    2408:	b0 e0       	ldi	r27, 0x00	; 0
    240a:	e3 e5       	ldi	r30, 0x53	; 83
    240c:	f0 e0       	ldi	r31, 0x00	; 0
    240e:	80 81       	ld	r24, Z
    2410:	80 61       	ori	r24, 0x10	; 16
    2412:	8c 93       	st	X, r24
			SET_BIT(TCCR0,TCCR0_COM01);
    2414:	a3 e5       	ldi	r26, 0x53	; 83
    2416:	b0 e0       	ldi	r27, 0x00	; 0
    2418:	e3 e5       	ldi	r30, 0x53	; 83
    241a:	f0 e0       	ldi	r31, 0x00	; 0
    241c:	80 81       	ld	r24, Z
    241e:	80 62       	ori	r24, 0x20	; 32
    2420:	8c 93       	st	X, r24
    2422:	82 c0       	rjmp	.+260    	; 0x2528 <TIMER0_SetOutMode+0x202>
		case PWM :
			/* 1-OC0 DISCONNECTED
			 * 2-RESERVED
			 * 3-Clear OC0 on compare when UP-Counting && Set OC0 on compare when DOWN-COUNTING
			 * 4-Set OC0 on compare when UP-Counting && Clear OC0 on compare when DOWN-COUNTING*/
			switch(Copy_u8OutMode)
    2424:	89 81       	ldd	r24, Y+1	; 0x01
    2426:	28 2f       	mov	r18, r24
    2428:	30 e0       	ldi	r19, 0x00	; 0
    242a:	3d 83       	std	Y+5, r19	; 0x05
    242c:	2c 83       	std	Y+4, r18	; 0x04
    242e:	8c 81       	ldd	r24, Y+4	; 0x04
    2430:	9d 81       	ldd	r25, Y+5	; 0x05
    2432:	83 30       	cpi	r24, 0x03	; 3
    2434:	91 05       	cpc	r25, r1
    2436:	d1 f0       	breq	.+52     	; 0x246c <TIMER0_SetOutMode+0x146>
    2438:	2c 81       	ldd	r18, Y+4	; 0x04
    243a:	3d 81       	ldd	r19, Y+5	; 0x05
    243c:	24 30       	cpi	r18, 0x04	; 4
    243e:	31 05       	cpc	r19, r1
    2440:	21 f1       	breq	.+72     	; 0x248a <TIMER0_SetOutMode+0x164>
    2442:	8c 81       	ldd	r24, Y+4	; 0x04
    2444:	9d 81       	ldd	r25, Y+5	; 0x05
    2446:	81 30       	cpi	r24, 0x01	; 1
    2448:	91 05       	cpc	r25, r1
    244a:	09 f0       	breq	.+2      	; 0x244e <TIMER0_SetOutMode+0x128>
    244c:	6d c0       	rjmp	.+218    	; 0x2528 <TIMER0_SetOutMode+0x202>
			{
			case PWM_DISC :
				CLR_BIT(TCCR0,TCCR0_COM00);
    244e:	a3 e5       	ldi	r26, 0x53	; 83
    2450:	b0 e0       	ldi	r27, 0x00	; 0
    2452:	e3 e5       	ldi	r30, 0x53	; 83
    2454:	f0 e0       	ldi	r31, 0x00	; 0
    2456:	80 81       	ld	r24, Z
    2458:	8f 7e       	andi	r24, 0xEF	; 239
    245a:	8c 93       	st	X, r24
				CLR_BIT(TCCR0,TCCR0_COM01);
    245c:	a3 e5       	ldi	r26, 0x53	; 83
    245e:	b0 e0       	ldi	r27, 0x00	; 0
    2460:	e3 e5       	ldi	r30, 0x53	; 83
    2462:	f0 e0       	ldi	r31, 0x00	; 0
    2464:	80 81       	ld	r24, Z
    2466:	8f 7d       	andi	r24, 0xDF	; 223
    2468:	8c 93       	st	X, r24
    246a:	5e c0       	rjmp	.+188    	; 0x2528 <TIMER0_SetOutMode+0x202>
				break;
			case PWM_CLR_UP :
				CLR_BIT(TCCR0,TCCR0_COM00);
    246c:	a3 e5       	ldi	r26, 0x53	; 83
    246e:	b0 e0       	ldi	r27, 0x00	; 0
    2470:	e3 e5       	ldi	r30, 0x53	; 83
    2472:	f0 e0       	ldi	r31, 0x00	; 0
    2474:	80 81       	ld	r24, Z
    2476:	8f 7e       	andi	r24, 0xEF	; 239
    2478:	8c 93       	st	X, r24
				SET_BIT(TCCR0,TCCR0_COM01);
    247a:	a3 e5       	ldi	r26, 0x53	; 83
    247c:	b0 e0       	ldi	r27, 0x00	; 0
    247e:	e3 e5       	ldi	r30, 0x53	; 83
    2480:	f0 e0       	ldi	r31, 0x00	; 0
    2482:	80 81       	ld	r24, Z
    2484:	80 62       	ori	r24, 0x20	; 32
    2486:	8c 93       	st	X, r24
    2488:	4f c0       	rjmp	.+158    	; 0x2528 <TIMER0_SetOutMode+0x202>
				break;
			case PWM_SET_UP :
				SET_BIT(TCCR0,TCCR0_COM00);
    248a:	a3 e5       	ldi	r26, 0x53	; 83
    248c:	b0 e0       	ldi	r27, 0x00	; 0
    248e:	e3 e5       	ldi	r30, 0x53	; 83
    2490:	f0 e0       	ldi	r31, 0x00	; 0
    2492:	80 81       	ld	r24, Z
    2494:	80 61       	ori	r24, 0x10	; 16
    2496:	8c 93       	st	X, r24
				SET_BIT(TCCR0,TCCR0_COM01);
    2498:	a3 e5       	ldi	r26, 0x53	; 83
    249a:	b0 e0       	ldi	r27, 0x00	; 0
    249c:	e3 e5       	ldi	r30, 0x53	; 83
    249e:	f0 e0       	ldi	r31, 0x00	; 0
    24a0:	80 81       	ld	r24, Z
    24a2:	80 62       	ori	r24, 0x20	; 32
    24a4:	8c 93       	st	X, r24
    24a6:	40 c0       	rjmp	.+128    	; 0x2528 <TIMER0_SetOutMode+0x202>
			case FAST_PWM :
				/* 1-OC0 DISCONNECTED
				 * 2-RESERVED
				 * 3-Clear on compare && Set on Top
				 * 4-Set on Compare && clear on Top*/
				switch(Copy_u8OutMode)
    24a8:	89 81       	ldd	r24, Y+1	; 0x01
    24aa:	28 2f       	mov	r18, r24
    24ac:	30 e0       	ldi	r19, 0x00	; 0
    24ae:	3b 83       	std	Y+3, r19	; 0x03
    24b0:	2a 83       	std	Y+2, r18	; 0x02
    24b2:	8a 81       	ldd	r24, Y+2	; 0x02
    24b4:	9b 81       	ldd	r25, Y+3	; 0x03
    24b6:	83 30       	cpi	r24, 0x03	; 3
    24b8:	91 05       	cpc	r25, r1
    24ba:	c9 f0       	breq	.+50     	; 0x24ee <TIMER0_SetOutMode+0x1c8>
    24bc:	2a 81       	ldd	r18, Y+2	; 0x02
    24be:	3b 81       	ldd	r19, Y+3	; 0x03
    24c0:	24 30       	cpi	r18, 0x04	; 4
    24c2:	31 05       	cpc	r19, r1
    24c4:	19 f1       	breq	.+70     	; 0x250c <TIMER0_SetOutMode+0x1e6>
    24c6:	8a 81       	ldd	r24, Y+2	; 0x02
    24c8:	9b 81       	ldd	r25, Y+3	; 0x03
    24ca:	81 30       	cpi	r24, 0x01	; 1
    24cc:	91 05       	cpc	r25, r1
    24ce:	61 f5       	brne	.+88     	; 0x2528 <TIMER0_SetOutMode+0x202>
				{
				case FAST_PWM_DISC :
					CLR_BIT(TCCR0,TCCR0_COM00);
    24d0:	a3 e5       	ldi	r26, 0x53	; 83
    24d2:	b0 e0       	ldi	r27, 0x00	; 0
    24d4:	e3 e5       	ldi	r30, 0x53	; 83
    24d6:	f0 e0       	ldi	r31, 0x00	; 0
    24d8:	80 81       	ld	r24, Z
    24da:	8f 7e       	andi	r24, 0xEF	; 239
    24dc:	8c 93       	st	X, r24
					CLR_BIT(TCCR0,TCCR0_COM01);
    24de:	a3 e5       	ldi	r26, 0x53	; 83
    24e0:	b0 e0       	ldi	r27, 0x00	; 0
    24e2:	e3 e5       	ldi	r30, 0x53	; 83
    24e4:	f0 e0       	ldi	r31, 0x00	; 0
    24e6:	80 81       	ld	r24, Z
    24e8:	8f 7d       	andi	r24, 0xDF	; 223
    24ea:	8c 93       	st	X, r24
    24ec:	1d c0       	rjmp	.+58     	; 0x2528 <TIMER0_SetOutMode+0x202>
					break;
				case FAST_PWM_CLR_COMP :
					CLR_BIT(TCCR0,TCCR0_COM00);
    24ee:	a3 e5       	ldi	r26, 0x53	; 83
    24f0:	b0 e0       	ldi	r27, 0x00	; 0
    24f2:	e3 e5       	ldi	r30, 0x53	; 83
    24f4:	f0 e0       	ldi	r31, 0x00	; 0
    24f6:	80 81       	ld	r24, Z
    24f8:	8f 7e       	andi	r24, 0xEF	; 239
    24fa:	8c 93       	st	X, r24
					SET_BIT(TCCR0,TCCR0_COM01);
    24fc:	a3 e5       	ldi	r26, 0x53	; 83
    24fe:	b0 e0       	ldi	r27, 0x00	; 0
    2500:	e3 e5       	ldi	r30, 0x53	; 83
    2502:	f0 e0       	ldi	r31, 0x00	; 0
    2504:	80 81       	ld	r24, Z
    2506:	80 62       	ori	r24, 0x20	; 32
    2508:	8c 93       	st	X, r24
    250a:	0e c0       	rjmp	.+28     	; 0x2528 <TIMER0_SetOutMode+0x202>
					break;
				case FAST_PWM_SET_COMP :
					SET_BIT(TCCR0,TCCR0_COM00);
    250c:	a3 e5       	ldi	r26, 0x53	; 83
    250e:	b0 e0       	ldi	r27, 0x00	; 0
    2510:	e3 e5       	ldi	r30, 0x53	; 83
    2512:	f0 e0       	ldi	r31, 0x00	; 0
    2514:	80 81       	ld	r24, Z
    2516:	80 61       	ori	r24, 0x10	; 16
    2518:	8c 93       	st	X, r24
					SET_BIT(TCCR0,TCCR0_COM01);
    251a:	a3 e5       	ldi	r26, 0x53	; 83
    251c:	b0 e0       	ldi	r27, 0x00	; 0
    251e:	e3 e5       	ldi	r30, 0x53	; 83
    2520:	f0 e0       	ldi	r31, 0x00	; 0
    2522:	80 81       	ld	r24, Z
    2524:	80 62       	ori	r24, 0x20	; 32
    2526:	8c 93       	st	X, r24
				break;
				default:
					break;
	}

}
    2528:	29 96       	adiw	r28, 0x09	; 9
    252a:	0f b6       	in	r0, 0x3f	; 63
    252c:	f8 94       	cli
    252e:	de bf       	out	0x3e, r29	; 62
    2530:	0f be       	out	0x3f, r0	; 63
    2532:	cd bf       	out	0x3d, r28	; 61
    2534:	cf 91       	pop	r28
    2536:	df 91       	pop	r29
    2538:	08 95       	ret

0000253a <TIMER0_COMPIntE>:

void TIMER0_COMPIntE(u8 Copy_u8Enable)
{
    253a:	df 93       	push	r29
    253c:	cf 93       	push	r28
    253e:	00 d0       	rcall	.+0      	; 0x2540 <TIMER0_COMPIntE+0x6>
    2540:	0f 92       	push	r0
    2542:	cd b7       	in	r28, 0x3d	; 61
    2544:	de b7       	in	r29, 0x3e	; 62
    2546:	89 83       	std	Y+1, r24	; 0x01
	switch (Copy_u8Enable)
    2548:	89 81       	ldd	r24, Y+1	; 0x01
    254a:	28 2f       	mov	r18, r24
    254c:	30 e0       	ldi	r19, 0x00	; 0
    254e:	3b 83       	std	Y+3, r19	; 0x03
    2550:	2a 83       	std	Y+2, r18	; 0x02
    2552:	8a 81       	ldd	r24, Y+2	; 0x02
    2554:	9b 81       	ldd	r25, Y+3	; 0x03
    2556:	81 30       	cpi	r24, 0x01	; 1
    2558:	91 05       	cpc	r25, r1
    255a:	31 f0       	breq	.+12     	; 0x2568 <TIMER0_COMPIntE+0x2e>
    255c:	2a 81       	ldd	r18, Y+2	; 0x02
    255e:	3b 81       	ldd	r19, Y+3	; 0x03
    2560:	22 30       	cpi	r18, 0x02	; 2
    2562:	31 05       	cpc	r19, r1
    2564:	49 f0       	breq	.+18     	; 0x2578 <TIMER0_COMPIntE+0x3e>
    2566:	0f c0       	rjmp	.+30     	; 0x2586 <TIMER0_COMPIntE+0x4c>
	{
	case ENABLE :
		SET_BIT(TIMSK,TIMSK_OCIE0);
    2568:	a9 e5       	ldi	r26, 0x59	; 89
    256a:	b0 e0       	ldi	r27, 0x00	; 0
    256c:	e9 e5       	ldi	r30, 0x59	; 89
    256e:	f0 e0       	ldi	r31, 0x00	; 0
    2570:	80 81       	ld	r24, Z
    2572:	82 60       	ori	r24, 0x02	; 2
    2574:	8c 93       	st	X, r24
    2576:	07 c0       	rjmp	.+14     	; 0x2586 <TIMER0_COMPIntE+0x4c>
		break;
	case DISABLE :
		CLR_BIT(TIMSK,TIMSK_OCIE0);
    2578:	a9 e5       	ldi	r26, 0x59	; 89
    257a:	b0 e0       	ldi	r27, 0x00	; 0
    257c:	e9 e5       	ldi	r30, 0x59	; 89
    257e:	f0 e0       	ldi	r31, 0x00	; 0
    2580:	80 81       	ld	r24, Z
    2582:	8d 7f       	andi	r24, 0xFD	; 253
    2584:	8c 93       	st	X, r24
		break;
	default:
		break;
	}
}
    2586:	0f 90       	pop	r0
    2588:	0f 90       	pop	r0
    258a:	0f 90       	pop	r0
    258c:	cf 91       	pop	r28
    258e:	df 91       	pop	r29
    2590:	08 95       	ret

00002592 <TIMER0_OVFIntE>:

void TIMER0_OVFIntE(u8 Copy_u8Enable)
{
    2592:	df 93       	push	r29
    2594:	cf 93       	push	r28
    2596:	00 d0       	rcall	.+0      	; 0x2598 <TIMER0_OVFIntE+0x6>
    2598:	0f 92       	push	r0
    259a:	cd b7       	in	r28, 0x3d	; 61
    259c:	de b7       	in	r29, 0x3e	; 62
    259e:	89 83       	std	Y+1, r24	; 0x01
	switch (Copy_u8Enable)
    25a0:	89 81       	ldd	r24, Y+1	; 0x01
    25a2:	28 2f       	mov	r18, r24
    25a4:	30 e0       	ldi	r19, 0x00	; 0
    25a6:	3b 83       	std	Y+3, r19	; 0x03
    25a8:	2a 83       	std	Y+2, r18	; 0x02
    25aa:	8a 81       	ldd	r24, Y+2	; 0x02
    25ac:	9b 81       	ldd	r25, Y+3	; 0x03
    25ae:	81 30       	cpi	r24, 0x01	; 1
    25b0:	91 05       	cpc	r25, r1
    25b2:	31 f0       	breq	.+12     	; 0x25c0 <TIMER0_OVFIntE+0x2e>
    25b4:	2a 81       	ldd	r18, Y+2	; 0x02
    25b6:	3b 81       	ldd	r19, Y+3	; 0x03
    25b8:	22 30       	cpi	r18, 0x02	; 2
    25ba:	31 05       	cpc	r19, r1
    25bc:	49 f0       	breq	.+18     	; 0x25d0 <TIMER0_OVFIntE+0x3e>
    25be:	0f c0       	rjmp	.+30     	; 0x25de <TIMER0_OVFIntE+0x4c>
	{
	case ENABLE :
		SET_BIT(TIMSK,TIMSK_TOIE0);
    25c0:	a9 e5       	ldi	r26, 0x59	; 89
    25c2:	b0 e0       	ldi	r27, 0x00	; 0
    25c4:	e9 e5       	ldi	r30, 0x59	; 89
    25c6:	f0 e0       	ldi	r31, 0x00	; 0
    25c8:	80 81       	ld	r24, Z
    25ca:	81 60       	ori	r24, 0x01	; 1
    25cc:	8c 93       	st	X, r24
    25ce:	07 c0       	rjmp	.+14     	; 0x25de <TIMER0_OVFIntE+0x4c>
		break;
	case DISABLE :
		CLR_BIT(TIMSK,TIMSK_TOIE0);
    25d0:	a9 e5       	ldi	r26, 0x59	; 89
    25d2:	b0 e0       	ldi	r27, 0x00	; 0
    25d4:	e9 e5       	ldi	r30, 0x59	; 89
    25d6:	f0 e0       	ldi	r31, 0x00	; 0
    25d8:	80 81       	ld	r24, Z
    25da:	8e 7f       	andi	r24, 0xFE	; 254
    25dc:	8c 93       	st	X, r24
		break;
	default:
		break;
	}
}
    25de:	0f 90       	pop	r0
    25e0:	0f 90       	pop	r0
    25e2:	0f 90       	pop	r0
    25e4:	cf 91       	pop	r28
    25e6:	df 91       	pop	r29
    25e8:	08 95       	ret

000025ea <TIMER0_u8COMPCallBackFunc>:

u8 TIMER0_u8COMPCallBackFunc(void(*pvNotfication)(void))
{
    25ea:	df 93       	push	r29
    25ec:	cf 93       	push	r28
    25ee:	00 d0       	rcall	.+0      	; 0x25f0 <TIMER0_u8COMPCallBackFunc+0x6>
    25f0:	0f 92       	push	r0
    25f2:	cd b7       	in	r28, 0x3d	; 61
    25f4:	de b7       	in	r29, 0x3e	; 62
    25f6:	9b 83       	std	Y+3, r25	; 0x03
    25f8:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorStatus=OK;
    25fa:	19 82       	std	Y+1, r1	; 0x01
	if(pvNotfication!=NULL)
    25fc:	8a 81       	ldd	r24, Y+2	; 0x02
    25fe:	9b 81       	ldd	r25, Y+3	; 0x03
    2600:	00 97       	sbiw	r24, 0x00	; 0
    2602:	39 f0       	breq	.+14     	; 0x2612 <TIMER0_u8COMPCallBackFunc+0x28>
	{
		TIMER0_COMPCallBack = pvNotfication;
    2604:	8a 81       	ldd	r24, Y+2	; 0x02
    2606:	9b 81       	ldd	r25, Y+3	; 0x03
    2608:	90 93 8d 01 	sts	0x018D, r25
    260c:	80 93 8c 01 	sts	0x018C, r24
    2610:	02 c0       	rjmp	.+4      	; 0x2616 <TIMER0_u8COMPCallBackFunc+0x2c>
	}
	else
	{
		Local_u8ErrorStatus = P_NULL;
    2612:	83 e0       	ldi	r24, 0x03	; 3
    2614:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorStatus;
    2616:	89 81       	ldd	r24, Y+1	; 0x01
}
    2618:	0f 90       	pop	r0
    261a:	0f 90       	pop	r0
    261c:	0f 90       	pop	r0
    261e:	cf 91       	pop	r28
    2620:	df 91       	pop	r29
    2622:	08 95       	ret

00002624 <TIMER0_u8OVFCallBackFunc>:

u8 TIMER0_u8OVFCallBackFunc(void(*pvNotfication)(void))
{
    2624:	df 93       	push	r29
    2626:	cf 93       	push	r28
    2628:	00 d0       	rcall	.+0      	; 0x262a <TIMER0_u8OVFCallBackFunc+0x6>
    262a:	0f 92       	push	r0
    262c:	cd b7       	in	r28, 0x3d	; 61
    262e:	de b7       	in	r29, 0x3e	; 62
    2630:	9b 83       	std	Y+3, r25	; 0x03
    2632:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorStatus=OK;
    2634:	19 82       	std	Y+1, r1	; 0x01
	if(pvNotfication!=NULL)
    2636:	8a 81       	ldd	r24, Y+2	; 0x02
    2638:	9b 81       	ldd	r25, Y+3	; 0x03
    263a:	00 97       	sbiw	r24, 0x00	; 0
    263c:	39 f0       	breq	.+14     	; 0x264c <TIMER0_u8OVFCallBackFunc+0x28>
	{
		TIMER0_OVFCallBack = pvNotfication;
    263e:	8a 81       	ldd	r24, Y+2	; 0x02
    2640:	9b 81       	ldd	r25, Y+3	; 0x03
    2642:	90 93 8f 01 	sts	0x018F, r25
    2646:	80 93 8e 01 	sts	0x018E, r24
    264a:	02 c0       	rjmp	.+4      	; 0x2650 <TIMER0_u8OVFCallBackFunc+0x2c>
	}
	else
	{
		Local_u8ErrorStatus = P_NULL;
    264c:	83 e0       	ldi	r24, 0x03	; 3
    264e:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorStatus;
    2650:	89 81       	ldd	r24, Y+1	; 0x01
}
    2652:	0f 90       	pop	r0
    2654:	0f 90       	pop	r0
    2656:	0f 90       	pop	r0
    2658:	cf 91       	pop	r28
    265a:	df 91       	pop	r29
    265c:	08 95       	ret

0000265e <DELYA_voidNonBlockDelay>:


void DELYA_voidNonBlockDelay(u16 Copy_ms, void(*pvFunc)(void) ,u8 Copy_u8Periodic)
{
    265e:	df 93       	push	r29
    2660:	cf 93       	push	r28
    2662:	00 d0       	rcall	.+0      	; 0x2664 <DELYA_voidNonBlockDelay+0x6>
    2664:	00 d0       	rcall	.+0      	; 0x2666 <DELYA_voidNonBlockDelay+0x8>
    2666:	0f 92       	push	r0
    2668:	cd b7       	in	r28, 0x3d	; 61
    266a:	de b7       	in	r29, 0x3e	; 62
    266c:	9a 83       	std	Y+2, r25	; 0x02
    266e:	89 83       	std	Y+1, r24	; 0x01
    2670:	7c 83       	std	Y+4, r23	; 0x04
    2672:	6b 83       	std	Y+3, r22	; 0x03
    2674:	4d 83       	std	Y+5, r20	; 0x05
	if(Init_F==NOT_INITIALIZED)
    2676:	80 91 8a 01 	lds	r24, 0x018A
    267a:	81 30       	cpi	r24, 0x01	; 1
    267c:	e1 f4       	brne	.+56     	; 0x26b6 <DELYA_voidNonBlockDelay+0x58>
	{
		TIMER0_voidINIT(CTC,DIV_8);
    267e:	83 e0       	ldi	r24, 0x03	; 3
    2680:	63 e0       	ldi	r22, 0x03	; 3
    2682:	0e 94 2c 10 	call	0x2058	; 0x2058 <TIMER0_voidINIT>

		/*Set Comp value to 250 us*/
		TIMER0_SetCOMPValue(250);
    2686:	8a ef       	ldi	r24, 0xFA	; 250
    2688:	0e 94 85 11 	call	0x230a	; 0x230a <TIMER0_SetCOMPValue>

		/*Enable COMP INT*/
		TIMER0_COMPIntE(ENABLE);
    268c:	81 e0       	ldi	r24, 0x01	; 1
    268e:	0e 94 9d 12 	call	0x253a	; 0x253a <TIMER0_COMPIntE>

		Period=Copy_u8Periodic;
    2692:	8d 81       	ldd	r24, Y+5	; 0x05
    2694:	80 93 95 01 	sts	0x0195, r24
		Copy_u8Time=Copy_ms;
    2698:	89 81       	ldd	r24, Y+1	; 0x01
    269a:	9a 81       	ldd	r25, Y+2	; 0x02
    269c:	90 93 94 01 	sts	0x0194, r25
    26a0:	80 93 93 01 	sts	0x0193, r24
		TIMER0_COMPCallBack=pvFunc;
    26a4:	8b 81       	ldd	r24, Y+3	; 0x03
    26a6:	9c 81       	ldd	r25, Y+4	; 0x04
    26a8:	90 93 8d 01 	sts	0x018D, r25
    26ac:	80 93 8c 01 	sts	0x018C, r24

		Init_F=INITIALIZED;
    26b0:	82 e0       	ldi	r24, 0x02	; 2
    26b2:	80 93 8a 01 	sts	0x018A, r24
	}
	TIMER0_u8COMPCallBackFunc(&DELAY_NonBlockHelper);
    26b6:	8e ec       	ldi	r24, 0xCE	; 206
    26b8:	9f e0       	ldi	r25, 0x0F	; 15
    26ba:	0e 94 f5 12 	call	0x25ea	; 0x25ea <TIMER0_u8COMPCallBackFunc>
}
    26be:	0f 90       	pop	r0
    26c0:	0f 90       	pop	r0
    26c2:	0f 90       	pop	r0
    26c4:	0f 90       	pop	r0
    26c6:	0f 90       	pop	r0
    26c8:	cf 91       	pop	r28
    26ca:	df 91       	pop	r29
    26cc:	08 95       	ret

000026ce <TIMER1_voidInit>:

void TIMER1_voidInit(void)
{
    26ce:	df 93       	push	r29
    26d0:	cf 93       	push	r28
    26d2:	cd b7       	in	r28, 0x3d	; 61
    26d4:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR1A,TCCR1A_COM1A0);
	SET_BIT(TCCR1A,TCCR1A_COM1A1);*/


	/*Select NORMAL mode*/
	CLR_BIT(TCCR1A,TCCR1A_WGM10);
    26d6:	af e4       	ldi	r26, 0x4F	; 79
    26d8:	b0 e0       	ldi	r27, 0x00	; 0
    26da:	ef e4       	ldi	r30, 0x4F	; 79
    26dc:	f0 e0       	ldi	r31, 0x00	; 0
    26de:	80 81       	ld	r24, Z
    26e0:	8e 7f       	andi	r24, 0xFE	; 254
    26e2:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A,TCCR1A_WGM11);
    26e4:	af e4       	ldi	r26, 0x4F	; 79
    26e6:	b0 e0       	ldi	r27, 0x00	; 0
    26e8:	ef e4       	ldi	r30, 0x4F	; 79
    26ea:	f0 e0       	ldi	r31, 0x00	; 0
    26ec:	80 81       	ld	r24, Z
    26ee:	8d 7f       	andi	r24, 0xFD	; 253
    26f0:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B,TCCR1B_WGM12);
    26f2:	ae e4       	ldi	r26, 0x4E	; 78
    26f4:	b0 e0       	ldi	r27, 0x00	; 0
    26f6:	ee e4       	ldi	r30, 0x4E	; 78
    26f8:	f0 e0       	ldi	r31, 0x00	; 0
    26fa:	80 81       	ld	r24, Z
    26fc:	87 7f       	andi	r24, 0xF7	; 247
    26fe:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B,TCCR1B_WGM13);
    2700:	ae e4       	ldi	r26, 0x4E	; 78
    2702:	b0 e0       	ldi	r27, 0x00	; 0
    2704:	ee e4       	ldi	r30, 0x4E	; 78
    2706:	f0 e0       	ldi	r31, 0x00	; 0
    2708:	80 81       	ld	r24, Z
    270a:	8f 7e       	andi	r24, 0xEF	; 239
    270c:	8c 93       	st	X, r24

	/*Set Prescaler DIV by 8*/
	SET_BIT(TCCR1B,TCCR1B_CS11);
    270e:	ae e4       	ldi	r26, 0x4E	; 78
    2710:	b0 e0       	ldi	r27, 0x00	; 0
    2712:	ee e4       	ldi	r30, 0x4E	; 78
    2714:	f0 e0       	ldi	r31, 0x00	; 0
    2716:	80 81       	ld	r24, Z
    2718:	82 60       	ori	r24, 0x02	; 2
    271a:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B,TCCR1B_CS10);
    271c:	ae e4       	ldi	r26, 0x4E	; 78
    271e:	b0 e0       	ldi	r27, 0x00	; 0
    2720:	ee e4       	ldi	r30, 0x4E	; 78
    2722:	f0 e0       	ldi	r31, 0x00	; 0
    2724:	80 81       	ld	r24, Z
    2726:	8e 7f       	andi	r24, 0xFE	; 254
    2728:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B,TCCR1B_CS12);
    272a:	ae e4       	ldi	r26, 0x4E	; 78
    272c:	b0 e0       	ldi	r27, 0x00	; 0
    272e:	ee e4       	ldi	r30, 0x4E	; 78
    2730:	f0 e0       	ldi	r31, 0x00	; 0
    2732:	80 81       	ld	r24, Z
    2734:	8b 7f       	andi	r24, 0xFB	; 251
    2736:	8c 93       	st	X, r24
}
    2738:	cf 91       	pop	r28
    273a:	df 91       	pop	r29
    273c:	08 95       	ret

0000273e <TIMER1_TopValue>:


void TIMER1_TopValue(u16 Value)
{
    273e:	df 93       	push	r29
    2740:	cf 93       	push	r28
    2742:	00 d0       	rcall	.+0      	; 0x2744 <TIMER1_TopValue+0x6>
    2744:	cd b7       	in	r28, 0x3d	; 61
    2746:	de b7       	in	r29, 0x3e	; 62
    2748:	9a 83       	std	Y+2, r25	; 0x02
    274a:	89 83       	std	Y+1, r24	; 0x01
	ICR1=Value;
    274c:	e6 e4       	ldi	r30, 0x46	; 70
    274e:	f0 e0       	ldi	r31, 0x00	; 0
    2750:	89 81       	ldd	r24, Y+1	; 0x01
    2752:	9a 81       	ldd	r25, Y+2	; 0x02
    2754:	91 83       	std	Z+1, r25	; 0x01
    2756:	80 83       	st	Z, r24
}
    2758:	0f 90       	pop	r0
    275a:	0f 90       	pop	r0
    275c:	cf 91       	pop	r28
    275e:	df 91       	pop	r29
    2760:	08 95       	ret

00002762 <TIMER1_channelACOMPValue>:

void TIMER1_channelACOMPValue(u16 Value)
{
    2762:	df 93       	push	r29
    2764:	cf 93       	push	r28
    2766:	00 d0       	rcall	.+0      	; 0x2768 <TIMER1_channelACOMPValue+0x6>
    2768:	cd b7       	in	r28, 0x3d	; 61
    276a:	de b7       	in	r29, 0x3e	; 62
    276c:	9a 83       	std	Y+2, r25	; 0x02
    276e:	89 83       	std	Y+1, r24	; 0x01
	OCR1A=Value;
    2770:	ea e4       	ldi	r30, 0x4A	; 74
    2772:	f0 e0       	ldi	r31, 0x00	; 0
    2774:	89 81       	ldd	r24, Y+1	; 0x01
    2776:	9a 81       	ldd	r25, Y+2	; 0x02
    2778:	91 83       	std	Z+1, r25	; 0x01
    277a:	80 83       	st	Z, r24
}
    277c:	0f 90       	pop	r0
    277e:	0f 90       	pop	r0
    2780:	cf 91       	pop	r28
    2782:	df 91       	pop	r29
    2784:	08 95       	ret

00002786 <TIMER1_SetChannelReading>:

void TIMER1_SetChannelReading(u16 Value)
{
    2786:	df 93       	push	r29
    2788:	cf 93       	push	r28
    278a:	00 d0       	rcall	.+0      	; 0x278c <TIMER1_SetChannelReading+0x6>
    278c:	cd b7       	in	r28, 0x3d	; 61
    278e:	de b7       	in	r29, 0x3e	; 62
    2790:	9a 83       	std	Y+2, r25	; 0x02
    2792:	89 83       	std	Y+1, r24	; 0x01
	TCNT1=Value;
    2794:	ec e4       	ldi	r30, 0x4C	; 76
    2796:	f0 e0       	ldi	r31, 0x00	; 0
    2798:	89 81       	ldd	r24, Y+1	; 0x01
    279a:	9a 81       	ldd	r25, Y+2	; 0x02
    279c:	91 83       	std	Z+1, r25	; 0x01
    279e:	80 83       	st	Z, r24
}
    27a0:	0f 90       	pop	r0
    27a2:	0f 90       	pop	r0
    27a4:	cf 91       	pop	r28
    27a6:	df 91       	pop	r29
    27a8:	08 95       	ret

000027aa <TIMER1_ReadChannelReading>:

u16 TIMER1_ReadChannelReading(void)
{
    27aa:	df 93       	push	r29
    27ac:	cf 93       	push	r28
    27ae:	cd b7       	in	r28, 0x3d	; 61
    27b0:	de b7       	in	r29, 0x3e	; 62
	return TCNT1;
    27b2:	ec e4       	ldi	r30, 0x4C	; 76
    27b4:	f0 e0       	ldi	r31, 0x00	; 0
    27b6:	80 81       	ld	r24, Z
    27b8:	91 81       	ldd	r25, Z+1	; 0x01
}
    27ba:	cf 91       	pop	r28
    27bc:	df 91       	pop	r29
    27be:	08 95       	ret

000027c0 <ICU_voidInit>:

void ICU_voidInit(void)
{
    27c0:	df 93       	push	r29
    27c2:	cf 93       	push	r28
    27c4:	cd b7       	in	r28, 0x3d	; 61
    27c6:	de b7       	in	r29, 0x3e	; 62
	/*Set Input Capture Edge Select to Rising Edge*/
	SET_BIT(TCCR1B,TCCR1B_ICES1);
    27c8:	ae e4       	ldi	r26, 0x4E	; 78
    27ca:	b0 e0       	ldi	r27, 0x00	; 0
    27cc:	ee e4       	ldi	r30, 0x4E	; 78
    27ce:	f0 e0       	ldi	r31, 0x00	; 0
    27d0:	80 81       	ld	r24, Z
    27d2:	80 64       	ori	r24, 0x40	; 64
    27d4:	8c 93       	st	X, r24

	/*Enable Input Capture Interrupt*/
	SET_BIT(TIMSK,TIMSK_TICIE1);
    27d6:	a9 e5       	ldi	r26, 0x59	; 89
    27d8:	b0 e0       	ldi	r27, 0x00	; 0
    27da:	e9 e5       	ldi	r30, 0x59	; 89
    27dc:	f0 e0       	ldi	r31, 0x00	; 0
    27de:	80 81       	ld	r24, Z
    27e0:	80 62       	ori	r24, 0x20	; 32
    27e2:	8c 93       	st	X, r24
}
    27e4:	cf 91       	pop	r28
    27e6:	df 91       	pop	r29
    27e8:	08 95       	ret

000027ea <ICU_voidSetEdge>:


void ICU_voidSetEdge(u8 Edge)
{
    27ea:	df 93       	push	r29
    27ec:	cf 93       	push	r28
    27ee:	00 d0       	rcall	.+0      	; 0x27f0 <ICU_voidSetEdge+0x6>
    27f0:	0f 92       	push	r0
    27f2:	cd b7       	in	r28, 0x3d	; 61
    27f4:	de b7       	in	r29, 0x3e	; 62
    27f6:	89 83       	std	Y+1, r24	; 0x01
	switch(Edge)
    27f8:	89 81       	ldd	r24, Y+1	; 0x01
    27fa:	28 2f       	mov	r18, r24
    27fc:	30 e0       	ldi	r19, 0x00	; 0
    27fe:	3b 83       	std	Y+3, r19	; 0x03
    2800:	2a 83       	std	Y+2, r18	; 0x02
    2802:	8a 81       	ldd	r24, Y+2	; 0x02
    2804:	9b 81       	ldd	r25, Y+3	; 0x03
    2806:	81 30       	cpi	r24, 0x01	; 1
    2808:	91 05       	cpc	r25, r1
    280a:	31 f0       	breq	.+12     	; 0x2818 <ICU_voidSetEdge+0x2e>
    280c:	2a 81       	ldd	r18, Y+2	; 0x02
    280e:	3b 81       	ldd	r19, Y+3	; 0x03
    2810:	22 30       	cpi	r18, 0x02	; 2
    2812:	31 05       	cpc	r19, r1
    2814:	49 f0       	breq	.+18     	; 0x2828 <ICU_voidSetEdge+0x3e>
    2816:	0f c0       	rjmp	.+30     	; 0x2836 <ICU_voidSetEdge+0x4c>
	{
	case FALLING :
		CLR_BIT(TCCR1B,TCCR1B_ICES1);
    2818:	ae e4       	ldi	r26, 0x4E	; 78
    281a:	b0 e0       	ldi	r27, 0x00	; 0
    281c:	ee e4       	ldi	r30, 0x4E	; 78
    281e:	f0 e0       	ldi	r31, 0x00	; 0
    2820:	80 81       	ld	r24, Z
    2822:	8f 7b       	andi	r24, 0xBF	; 191
    2824:	8c 93       	st	X, r24
    2826:	07 c0       	rjmp	.+14     	; 0x2836 <ICU_voidSetEdge+0x4c>
		break;
	case RISING :
		SET_BIT(TCCR1B,TCCR1B_ICES1);
    2828:	ae e4       	ldi	r26, 0x4E	; 78
    282a:	b0 e0       	ldi	r27, 0x00	; 0
    282c:	ee e4       	ldi	r30, 0x4E	; 78
    282e:	f0 e0       	ldi	r31, 0x00	; 0
    2830:	80 81       	ld	r24, Z
    2832:	80 64       	ori	r24, 0x40	; 64
    2834:	8c 93       	st	X, r24
		break;
	default:
		break;
	}
}
    2836:	0f 90       	pop	r0
    2838:	0f 90       	pop	r0
    283a:	0f 90       	pop	r0
    283c:	cf 91       	pop	r28
    283e:	df 91       	pop	r29
    2840:	08 95       	ret

00002842 <ICU_voidInterrupt>:

void ICU_voidInterrupt(u8 EN)
{
    2842:	df 93       	push	r29
    2844:	cf 93       	push	r28
    2846:	00 d0       	rcall	.+0      	; 0x2848 <ICU_voidInterrupt+0x6>
    2848:	0f 92       	push	r0
    284a:	cd b7       	in	r28, 0x3d	; 61
    284c:	de b7       	in	r29, 0x3e	; 62
    284e:	89 83       	std	Y+1, r24	; 0x01
	switch(EN)
    2850:	89 81       	ldd	r24, Y+1	; 0x01
    2852:	28 2f       	mov	r18, r24
    2854:	30 e0       	ldi	r19, 0x00	; 0
    2856:	3b 83       	std	Y+3, r19	; 0x03
    2858:	2a 83       	std	Y+2, r18	; 0x02
    285a:	8a 81       	ldd	r24, Y+2	; 0x02
    285c:	9b 81       	ldd	r25, Y+3	; 0x03
    285e:	81 30       	cpi	r24, 0x01	; 1
    2860:	91 05       	cpc	r25, r1
    2862:	31 f0       	breq	.+12     	; 0x2870 <ICU_voidInterrupt+0x2e>
    2864:	2a 81       	ldd	r18, Y+2	; 0x02
    2866:	3b 81       	ldd	r19, Y+3	; 0x03
    2868:	22 30       	cpi	r18, 0x02	; 2
    286a:	31 05       	cpc	r19, r1
    286c:	49 f0       	breq	.+18     	; 0x2880 <ICU_voidInterrupt+0x3e>
    286e:	0f c0       	rjmp	.+30     	; 0x288e <ICU_voidInterrupt+0x4c>
	{
	case ENABLE :
		SET_BIT(TIMSK,TIMSK_TICIE1);
    2870:	a9 e5       	ldi	r26, 0x59	; 89
    2872:	b0 e0       	ldi	r27, 0x00	; 0
    2874:	e9 e5       	ldi	r30, 0x59	; 89
    2876:	f0 e0       	ldi	r31, 0x00	; 0
    2878:	80 81       	ld	r24, Z
    287a:	80 62       	ori	r24, 0x20	; 32
    287c:	8c 93       	st	X, r24
    287e:	07 c0       	rjmp	.+14     	; 0x288e <ICU_voidInterrupt+0x4c>
		break;
	case DISABLE:
		CLR_BIT(TIMSK,TIMSK_TICIE1);
    2880:	a9 e5       	ldi	r26, 0x59	; 89
    2882:	b0 e0       	ldi	r27, 0x00	; 0
    2884:	e9 e5       	ldi	r30, 0x59	; 89
    2886:	f0 e0       	ldi	r31, 0x00	; 0
    2888:	80 81       	ld	r24, Z
    288a:	8f 7d       	andi	r24, 0xDF	; 223
    288c:	8c 93       	st	X, r24
	}
}
    288e:	0f 90       	pop	r0
    2890:	0f 90       	pop	r0
    2892:	0f 90       	pop	r0
    2894:	cf 91       	pop	r28
    2896:	df 91       	pop	r29
    2898:	08 95       	ret

0000289a <ICU_ReadChannelReading>:


u16 ICU_ReadChannelReading(void)
{
    289a:	df 93       	push	r29
    289c:	cf 93       	push	r28
    289e:	cd b7       	in	r28, 0x3d	; 61
    28a0:	de b7       	in	r29, 0x3e	; 62
	return ICR1;
    28a2:	e6 e4       	ldi	r30, 0x46	; 70
    28a4:	f0 e0       	ldi	r31, 0x00	; 0
    28a6:	80 81       	ld	r24, Z
    28a8:	91 81       	ldd	r25, Z+1	; 0x01
}
    28aa:	cf 91       	pop	r28
    28ac:	df 91       	pop	r29
    28ae:	08 95       	ret

000028b0 <ICU_voidSetCallBack>:


u8 ICU_voidSetCallBack(void (*pvCallBack)(void))
{
    28b0:	df 93       	push	r29
    28b2:	cf 93       	push	r28
    28b4:	00 d0       	rcall	.+0      	; 0x28b6 <ICU_voidSetCallBack+0x6>
    28b6:	0f 92       	push	r0
    28b8:	cd b7       	in	r28, 0x3d	; 61
    28ba:	de b7       	in	r29, 0x3e	; 62
    28bc:	9b 83       	std	Y+3, r25	; 0x03
    28be:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ICUErrorState=0;
    28c0:	19 82       	std	Y+1, r1	; 0x01
	if(pvCallBack!=NULL)
    28c2:	8a 81       	ldd	r24, Y+2	; 0x02
    28c4:	9b 81       	ldd	r25, Y+3	; 0x03
    28c6:	00 97       	sbiw	r24, 0x00	; 0
    28c8:	39 f0       	breq	.+14     	; 0x28d8 <ICU_voidSetCallBack+0x28>
	{
		ICU_CallBack=pvCallBack;
    28ca:	8a 81       	ldd	r24, Y+2	; 0x02
    28cc:	9b 81       	ldd	r25, Y+3	; 0x03
    28ce:	90 93 91 01 	sts	0x0191, r25
    28d2:	80 93 90 01 	sts	0x0190, r24
    28d6:	02 c0       	rjmp	.+4      	; 0x28dc <ICU_voidSetCallBack+0x2c>
	}
	else
	{
		Local_u8ICUErrorState = P_NULL;
    28d8:	83 e0       	ldi	r24, 0x03	; 3
    28da:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ICUErrorState;
    28dc:	89 81       	ldd	r24, Y+1	; 0x01
}
    28de:	0f 90       	pop	r0
    28e0:	0f 90       	pop	r0
    28e2:	0f 90       	pop	r0
    28e4:	cf 91       	pop	r28
    28e6:	df 91       	pop	r29
    28e8:	08 95       	ret

000028ea <WDT_voidSleep>:

void WDT_voidSleep(u8 Value)
{
    28ea:	df 93       	push	r29
    28ec:	cf 93       	push	r28
    28ee:	00 d0       	rcall	.+0      	; 0x28f0 <WDT_voidSleep+0x6>
    28f0:	0f 92       	push	r0
    28f2:	cd b7       	in	r28, 0x3d	; 61
    28f4:	de b7       	in	r29, 0x3e	; 62
    28f6:	89 83       	std	Y+1, r24	; 0x01
	SET_BIT(WDTCR,WDTCR_WDE);
    28f8:	a1 e4       	ldi	r26, 0x41	; 65
    28fa:	b0 e0       	ldi	r27, 0x00	; 0
    28fc:	e1 e4       	ldi	r30, 0x41	; 65
    28fe:	f0 e0       	ldi	r31, 0x00	; 0
    2900:	80 81       	ld	r24, Z
    2902:	88 60       	ori	r24, 0x08	; 8
    2904:	8c 93       	st	X, r24
	 * 3 	 For 0.13sec
	 * 4	 For 0.26sec
	 * 5 	 For 0.52sec
	 * 6 	 For 1sec
	 * 7	 For 2.1sec */
	switch(Value)
    2906:	89 81       	ldd	r24, Y+1	; 0x01
    2908:	28 2f       	mov	r18, r24
    290a:	30 e0       	ldi	r19, 0x00	; 0
    290c:	3b 83       	std	Y+3, r19	; 0x03
    290e:	2a 83       	std	Y+2, r18	; 0x02
    2910:	8a 81       	ldd	r24, Y+2	; 0x02
    2912:	9b 81       	ldd	r25, Y+3	; 0x03
    2914:	83 30       	cpi	r24, 0x03	; 3
    2916:	91 05       	cpc	r25, r1
    2918:	09 f4       	brne	.+2      	; 0x291c <WDT_voidSleep+0x32>
    291a:	70 c0       	rjmp	.+224    	; 0x29fc <WDT_voidSleep+0x112>
    291c:	2a 81       	ldd	r18, Y+2	; 0x02
    291e:	3b 81       	ldd	r19, Y+3	; 0x03
    2920:	24 30       	cpi	r18, 0x04	; 4
    2922:	31 05       	cpc	r19, r1
    2924:	84 f4       	brge	.+32     	; 0x2946 <WDT_voidSleep+0x5c>
    2926:	8a 81       	ldd	r24, Y+2	; 0x02
    2928:	9b 81       	ldd	r25, Y+3	; 0x03
    292a:	81 30       	cpi	r24, 0x01	; 1
    292c:	91 05       	cpc	r25, r1
    292e:	d1 f1       	breq	.+116    	; 0x29a4 <WDT_voidSleep+0xba>
    2930:	2a 81       	ldd	r18, Y+2	; 0x02
    2932:	3b 81       	ldd	r19, Y+3	; 0x03
    2934:	22 30       	cpi	r18, 0x02	; 2
    2936:	31 05       	cpc	r19, r1
    2938:	0c f0       	brlt	.+2      	; 0x293c <WDT_voidSleep+0x52>
    293a:	4a c0       	rjmp	.+148    	; 0x29d0 <WDT_voidSleep+0xe6>
    293c:	8a 81       	ldd	r24, Y+2	; 0x02
    293e:	9b 81       	ldd	r25, Y+3	; 0x03
    2940:	00 97       	sbiw	r24, 0x00	; 0
    2942:	d1 f0       	breq	.+52     	; 0x2978 <WDT_voidSleep+0x8e>
    2944:	c8 c0       	rjmp	.+400    	; 0x2ad6 <WDT_voidSleep+0x1ec>
    2946:	2a 81       	ldd	r18, Y+2	; 0x02
    2948:	3b 81       	ldd	r19, Y+3	; 0x03
    294a:	25 30       	cpi	r18, 0x05	; 5
    294c:	31 05       	cpc	r19, r1
    294e:	09 f4       	brne	.+2      	; 0x2952 <WDT_voidSleep+0x68>
    2950:	81 c0       	rjmp	.+258    	; 0x2a54 <WDT_voidSleep+0x16a>
    2952:	8a 81       	ldd	r24, Y+2	; 0x02
    2954:	9b 81       	ldd	r25, Y+3	; 0x03
    2956:	85 30       	cpi	r24, 0x05	; 5
    2958:	91 05       	cpc	r25, r1
    295a:	0c f4       	brge	.+2      	; 0x295e <WDT_voidSleep+0x74>
    295c:	65 c0       	rjmp	.+202    	; 0x2a28 <WDT_voidSleep+0x13e>
    295e:	2a 81       	ldd	r18, Y+2	; 0x02
    2960:	3b 81       	ldd	r19, Y+3	; 0x03
    2962:	26 30       	cpi	r18, 0x06	; 6
    2964:	31 05       	cpc	r19, r1
    2966:	09 f4       	brne	.+2      	; 0x296a <WDT_voidSleep+0x80>
    2968:	8b c0       	rjmp	.+278    	; 0x2a80 <WDT_voidSleep+0x196>
    296a:	8a 81       	ldd	r24, Y+2	; 0x02
    296c:	9b 81       	ldd	r25, Y+3	; 0x03
    296e:	87 30       	cpi	r24, 0x07	; 7
    2970:	91 05       	cpc	r25, r1
    2972:	09 f4       	brne	.+2      	; 0x2976 <WDT_voidSleep+0x8c>
    2974:	9b c0       	rjmp	.+310    	; 0x2aac <WDT_voidSleep+0x1c2>
    2976:	af c0       	rjmp	.+350    	; 0x2ad6 <WDT_voidSleep+0x1ec>
	{
	case 0:
		CLR_BIT(WDTCR,WDTCR_WDP0);
    2978:	a1 e4       	ldi	r26, 0x41	; 65
    297a:	b0 e0       	ldi	r27, 0x00	; 0
    297c:	e1 e4       	ldi	r30, 0x41	; 65
    297e:	f0 e0       	ldi	r31, 0x00	; 0
    2980:	80 81       	ld	r24, Z
    2982:	8e 7f       	andi	r24, 0xFE	; 254
    2984:	8c 93       	st	X, r24
		CLR_BIT(WDTCR,WDTCR_WDP1);
    2986:	a1 e4       	ldi	r26, 0x41	; 65
    2988:	b0 e0       	ldi	r27, 0x00	; 0
    298a:	e1 e4       	ldi	r30, 0x41	; 65
    298c:	f0 e0       	ldi	r31, 0x00	; 0
    298e:	80 81       	ld	r24, Z
    2990:	8d 7f       	andi	r24, 0xFD	; 253
    2992:	8c 93       	st	X, r24
		CLR_BIT(WDTCR,WDTCR_WDP2);
    2994:	a1 e4       	ldi	r26, 0x41	; 65
    2996:	b0 e0       	ldi	r27, 0x00	; 0
    2998:	e1 e4       	ldi	r30, 0x41	; 65
    299a:	f0 e0       	ldi	r31, 0x00	; 0
    299c:	80 81       	ld	r24, Z
    299e:	8b 7f       	andi	r24, 0xFB	; 251
    29a0:	8c 93       	st	X, r24
    29a2:	99 c0       	rjmp	.+306    	; 0x2ad6 <WDT_voidSleep+0x1ec>
		break;
	case 1:
		SET_BIT(WDTCR,WDTCR_WDP0);
    29a4:	a1 e4       	ldi	r26, 0x41	; 65
    29a6:	b0 e0       	ldi	r27, 0x00	; 0
    29a8:	e1 e4       	ldi	r30, 0x41	; 65
    29aa:	f0 e0       	ldi	r31, 0x00	; 0
    29ac:	80 81       	ld	r24, Z
    29ae:	81 60       	ori	r24, 0x01	; 1
    29b0:	8c 93       	st	X, r24
		CLR_BIT(WDTCR,WDTCR_WDP1);
    29b2:	a1 e4       	ldi	r26, 0x41	; 65
    29b4:	b0 e0       	ldi	r27, 0x00	; 0
    29b6:	e1 e4       	ldi	r30, 0x41	; 65
    29b8:	f0 e0       	ldi	r31, 0x00	; 0
    29ba:	80 81       	ld	r24, Z
    29bc:	8d 7f       	andi	r24, 0xFD	; 253
    29be:	8c 93       	st	X, r24
		CLR_BIT(WDTCR,WDTCR_WDP2);
    29c0:	a1 e4       	ldi	r26, 0x41	; 65
    29c2:	b0 e0       	ldi	r27, 0x00	; 0
    29c4:	e1 e4       	ldi	r30, 0x41	; 65
    29c6:	f0 e0       	ldi	r31, 0x00	; 0
    29c8:	80 81       	ld	r24, Z
    29ca:	8b 7f       	andi	r24, 0xFB	; 251
    29cc:	8c 93       	st	X, r24
    29ce:	83 c0       	rjmp	.+262    	; 0x2ad6 <WDT_voidSleep+0x1ec>
		break;
	case 2:
		CLR_BIT(WDTCR,WDTCR_WDP0);
    29d0:	a1 e4       	ldi	r26, 0x41	; 65
    29d2:	b0 e0       	ldi	r27, 0x00	; 0
    29d4:	e1 e4       	ldi	r30, 0x41	; 65
    29d6:	f0 e0       	ldi	r31, 0x00	; 0
    29d8:	80 81       	ld	r24, Z
    29da:	8e 7f       	andi	r24, 0xFE	; 254
    29dc:	8c 93       	st	X, r24
		SET_BIT(WDTCR,WDTCR_WDP1);
    29de:	a1 e4       	ldi	r26, 0x41	; 65
    29e0:	b0 e0       	ldi	r27, 0x00	; 0
    29e2:	e1 e4       	ldi	r30, 0x41	; 65
    29e4:	f0 e0       	ldi	r31, 0x00	; 0
    29e6:	80 81       	ld	r24, Z
    29e8:	82 60       	ori	r24, 0x02	; 2
    29ea:	8c 93       	st	X, r24
		CLR_BIT(WDTCR,WDTCR_WDP2);
    29ec:	a1 e4       	ldi	r26, 0x41	; 65
    29ee:	b0 e0       	ldi	r27, 0x00	; 0
    29f0:	e1 e4       	ldi	r30, 0x41	; 65
    29f2:	f0 e0       	ldi	r31, 0x00	; 0
    29f4:	80 81       	ld	r24, Z
    29f6:	8b 7f       	andi	r24, 0xFB	; 251
    29f8:	8c 93       	st	X, r24
    29fa:	6d c0       	rjmp	.+218    	; 0x2ad6 <WDT_voidSleep+0x1ec>
		break;
	case 3:
		SET_BIT(WDTCR,WDTCR_WDP0);
    29fc:	a1 e4       	ldi	r26, 0x41	; 65
    29fe:	b0 e0       	ldi	r27, 0x00	; 0
    2a00:	e1 e4       	ldi	r30, 0x41	; 65
    2a02:	f0 e0       	ldi	r31, 0x00	; 0
    2a04:	80 81       	ld	r24, Z
    2a06:	81 60       	ori	r24, 0x01	; 1
    2a08:	8c 93       	st	X, r24
		SET_BIT(WDTCR,WDTCR_WDP1);
    2a0a:	a1 e4       	ldi	r26, 0x41	; 65
    2a0c:	b0 e0       	ldi	r27, 0x00	; 0
    2a0e:	e1 e4       	ldi	r30, 0x41	; 65
    2a10:	f0 e0       	ldi	r31, 0x00	; 0
    2a12:	80 81       	ld	r24, Z
    2a14:	82 60       	ori	r24, 0x02	; 2
    2a16:	8c 93       	st	X, r24
		CLR_BIT(WDTCR,WDTCR_WDP2);
    2a18:	a1 e4       	ldi	r26, 0x41	; 65
    2a1a:	b0 e0       	ldi	r27, 0x00	; 0
    2a1c:	e1 e4       	ldi	r30, 0x41	; 65
    2a1e:	f0 e0       	ldi	r31, 0x00	; 0
    2a20:	80 81       	ld	r24, Z
    2a22:	8b 7f       	andi	r24, 0xFB	; 251
    2a24:	8c 93       	st	X, r24
    2a26:	57 c0       	rjmp	.+174    	; 0x2ad6 <WDT_voidSleep+0x1ec>
		break;
	case 4:
		CLR_BIT(WDTCR,WDTCR_WDP0);
    2a28:	a1 e4       	ldi	r26, 0x41	; 65
    2a2a:	b0 e0       	ldi	r27, 0x00	; 0
    2a2c:	e1 e4       	ldi	r30, 0x41	; 65
    2a2e:	f0 e0       	ldi	r31, 0x00	; 0
    2a30:	80 81       	ld	r24, Z
    2a32:	8e 7f       	andi	r24, 0xFE	; 254
    2a34:	8c 93       	st	X, r24
		CLR_BIT(WDTCR,WDTCR_WDP1);
    2a36:	a1 e4       	ldi	r26, 0x41	; 65
    2a38:	b0 e0       	ldi	r27, 0x00	; 0
    2a3a:	e1 e4       	ldi	r30, 0x41	; 65
    2a3c:	f0 e0       	ldi	r31, 0x00	; 0
    2a3e:	80 81       	ld	r24, Z
    2a40:	8d 7f       	andi	r24, 0xFD	; 253
    2a42:	8c 93       	st	X, r24
		SET_BIT(WDTCR,WDTCR_WDP2);
    2a44:	a1 e4       	ldi	r26, 0x41	; 65
    2a46:	b0 e0       	ldi	r27, 0x00	; 0
    2a48:	e1 e4       	ldi	r30, 0x41	; 65
    2a4a:	f0 e0       	ldi	r31, 0x00	; 0
    2a4c:	80 81       	ld	r24, Z
    2a4e:	84 60       	ori	r24, 0x04	; 4
    2a50:	8c 93       	st	X, r24
    2a52:	41 c0       	rjmp	.+130    	; 0x2ad6 <WDT_voidSleep+0x1ec>
		break;
	case 5:
		SET_BIT(WDTCR,WDTCR_WDP0);
    2a54:	a1 e4       	ldi	r26, 0x41	; 65
    2a56:	b0 e0       	ldi	r27, 0x00	; 0
    2a58:	e1 e4       	ldi	r30, 0x41	; 65
    2a5a:	f0 e0       	ldi	r31, 0x00	; 0
    2a5c:	80 81       	ld	r24, Z
    2a5e:	81 60       	ori	r24, 0x01	; 1
    2a60:	8c 93       	st	X, r24
		CLR_BIT(WDTCR,WDTCR_WDP1);
    2a62:	a1 e4       	ldi	r26, 0x41	; 65
    2a64:	b0 e0       	ldi	r27, 0x00	; 0
    2a66:	e1 e4       	ldi	r30, 0x41	; 65
    2a68:	f0 e0       	ldi	r31, 0x00	; 0
    2a6a:	80 81       	ld	r24, Z
    2a6c:	8d 7f       	andi	r24, 0xFD	; 253
    2a6e:	8c 93       	st	X, r24
		SET_BIT(WDTCR,WDTCR_WDP2);
    2a70:	a1 e4       	ldi	r26, 0x41	; 65
    2a72:	b0 e0       	ldi	r27, 0x00	; 0
    2a74:	e1 e4       	ldi	r30, 0x41	; 65
    2a76:	f0 e0       	ldi	r31, 0x00	; 0
    2a78:	80 81       	ld	r24, Z
    2a7a:	84 60       	ori	r24, 0x04	; 4
    2a7c:	8c 93       	st	X, r24
    2a7e:	2b c0       	rjmp	.+86     	; 0x2ad6 <WDT_voidSleep+0x1ec>
		break;
	case 6:
		CLR_BIT(WDTCR,WDTCR_WDP0);
    2a80:	a1 e4       	ldi	r26, 0x41	; 65
    2a82:	b0 e0       	ldi	r27, 0x00	; 0
    2a84:	e1 e4       	ldi	r30, 0x41	; 65
    2a86:	f0 e0       	ldi	r31, 0x00	; 0
    2a88:	80 81       	ld	r24, Z
    2a8a:	8e 7f       	andi	r24, 0xFE	; 254
    2a8c:	8c 93       	st	X, r24
		SET_BIT(WDTCR,WDTCR_WDP1);
    2a8e:	a1 e4       	ldi	r26, 0x41	; 65
    2a90:	b0 e0       	ldi	r27, 0x00	; 0
    2a92:	e1 e4       	ldi	r30, 0x41	; 65
    2a94:	f0 e0       	ldi	r31, 0x00	; 0
    2a96:	80 81       	ld	r24, Z
    2a98:	82 60       	ori	r24, 0x02	; 2
    2a9a:	8c 93       	st	X, r24
		SET_BIT(WDTCR,WDTCR_WDP2);
    2a9c:	a1 e4       	ldi	r26, 0x41	; 65
    2a9e:	b0 e0       	ldi	r27, 0x00	; 0
    2aa0:	e1 e4       	ldi	r30, 0x41	; 65
    2aa2:	f0 e0       	ldi	r31, 0x00	; 0
    2aa4:	80 81       	ld	r24, Z
    2aa6:	84 60       	ori	r24, 0x04	; 4
    2aa8:	8c 93       	st	X, r24
    2aaa:	15 c0       	rjmp	.+42     	; 0x2ad6 <WDT_voidSleep+0x1ec>
		break;
	case 7:
		SET_BIT(WDTCR,WDTCR_WDP0);
    2aac:	a1 e4       	ldi	r26, 0x41	; 65
    2aae:	b0 e0       	ldi	r27, 0x00	; 0
    2ab0:	e1 e4       	ldi	r30, 0x41	; 65
    2ab2:	f0 e0       	ldi	r31, 0x00	; 0
    2ab4:	80 81       	ld	r24, Z
    2ab6:	81 60       	ori	r24, 0x01	; 1
    2ab8:	8c 93       	st	X, r24
		SET_BIT(WDTCR,WDTCR_WDP1);
    2aba:	a1 e4       	ldi	r26, 0x41	; 65
    2abc:	b0 e0       	ldi	r27, 0x00	; 0
    2abe:	e1 e4       	ldi	r30, 0x41	; 65
    2ac0:	f0 e0       	ldi	r31, 0x00	; 0
    2ac2:	80 81       	ld	r24, Z
    2ac4:	82 60       	ori	r24, 0x02	; 2
    2ac6:	8c 93       	st	X, r24
		SET_BIT(WDTCR,WDTCR_WDP2);
    2ac8:	a1 e4       	ldi	r26, 0x41	; 65
    2aca:	b0 e0       	ldi	r27, 0x00	; 0
    2acc:	e1 e4       	ldi	r30, 0x41	; 65
    2ace:	f0 e0       	ldi	r31, 0x00	; 0
    2ad0:	80 81       	ld	r24, Z
    2ad2:	84 60       	ori	r24, 0x04	; 4
    2ad4:	8c 93       	st	X, r24
		break;

	}
}
    2ad6:	0f 90       	pop	r0
    2ad8:	0f 90       	pop	r0
    2ada:	0f 90       	pop	r0
    2adc:	cf 91       	pop	r28
    2ade:	df 91       	pop	r29
    2ae0:	08 95       	ret

00002ae2 <WDT_voidDisable>:

void WDT_voidDisable(void)
{
    2ae2:	df 93       	push	r29
    2ae4:	cf 93       	push	r28
    2ae6:	cd b7       	in	r28, 0x3d	; 61
    2ae8:	de b7       	in	r29, 0x3e	; 62
	WDTCR=0b00011000;
    2aea:	e1 e4       	ldi	r30, 0x41	; 65
    2aec:	f0 e0       	ldi	r31, 0x00	; 0
    2aee:	88 e1       	ldi	r24, 0x18	; 24
    2af0:	80 83       	st	Z, r24
	WDTCR=0;
    2af2:	e1 e4       	ldi	r30, 0x41	; 65
    2af4:	f0 e0       	ldi	r31, 0x00	; 0
    2af6:	10 82       	st	Z, r1
}
    2af8:	cf 91       	pop	r28
    2afa:	df 91       	pop	r29
    2afc:	08 95       	ret

00002afe <__vector_10>:



void __vector_10(void)      __attribute__((signal));
void __vector_10(void)
{
    2afe:	1f 92       	push	r1
    2b00:	0f 92       	push	r0
    2b02:	0f b6       	in	r0, 0x3f	; 63
    2b04:	0f 92       	push	r0
    2b06:	11 24       	eor	r1, r1
    2b08:	2f 93       	push	r18
    2b0a:	3f 93       	push	r19
    2b0c:	4f 93       	push	r20
    2b0e:	5f 93       	push	r21
    2b10:	6f 93       	push	r22
    2b12:	7f 93       	push	r23
    2b14:	8f 93       	push	r24
    2b16:	9f 93       	push	r25
    2b18:	af 93       	push	r26
    2b1a:	bf 93       	push	r27
    2b1c:	ef 93       	push	r30
    2b1e:	ff 93       	push	r31
    2b20:	df 93       	push	r29
    2b22:	cf 93       	push	r28
    2b24:	cd b7       	in	r28, 0x3d	; 61
    2b26:	de b7       	in	r29, 0x3e	; 62
	if(TIMER0_COMPCallBack!=NULL)
    2b28:	80 91 8c 01 	lds	r24, 0x018C
    2b2c:	90 91 8d 01 	lds	r25, 0x018D
    2b30:	00 97       	sbiw	r24, 0x00	; 0
    2b32:	29 f0       	breq	.+10     	; 0x2b3e <__vector_10+0x40>
	{
		TIMER0_COMPCallBack();
    2b34:	e0 91 8c 01 	lds	r30, 0x018C
    2b38:	f0 91 8d 01 	lds	r31, 0x018D
    2b3c:	09 95       	icall
	}
}
    2b3e:	cf 91       	pop	r28
    2b40:	df 91       	pop	r29
    2b42:	ff 91       	pop	r31
    2b44:	ef 91       	pop	r30
    2b46:	bf 91       	pop	r27
    2b48:	af 91       	pop	r26
    2b4a:	9f 91       	pop	r25
    2b4c:	8f 91       	pop	r24
    2b4e:	7f 91       	pop	r23
    2b50:	6f 91       	pop	r22
    2b52:	5f 91       	pop	r21
    2b54:	4f 91       	pop	r20
    2b56:	3f 91       	pop	r19
    2b58:	2f 91       	pop	r18
    2b5a:	0f 90       	pop	r0
    2b5c:	0f be       	out	0x3f, r0	; 63
    2b5e:	0f 90       	pop	r0
    2b60:	1f 90       	pop	r1
    2b62:	18 95       	reti

00002b64 <__vector_11>:

void __vector_11(void)      __attribute__((signal));
void __vector_11(void)
{
    2b64:	1f 92       	push	r1
    2b66:	0f 92       	push	r0
    2b68:	0f b6       	in	r0, 0x3f	; 63
    2b6a:	0f 92       	push	r0
    2b6c:	11 24       	eor	r1, r1
    2b6e:	2f 93       	push	r18
    2b70:	3f 93       	push	r19
    2b72:	4f 93       	push	r20
    2b74:	5f 93       	push	r21
    2b76:	6f 93       	push	r22
    2b78:	7f 93       	push	r23
    2b7a:	8f 93       	push	r24
    2b7c:	9f 93       	push	r25
    2b7e:	af 93       	push	r26
    2b80:	bf 93       	push	r27
    2b82:	ef 93       	push	r30
    2b84:	ff 93       	push	r31
    2b86:	df 93       	push	r29
    2b88:	cf 93       	push	r28
    2b8a:	cd b7       	in	r28, 0x3d	; 61
    2b8c:	de b7       	in	r29, 0x3e	; 62
	if(TIMER0_OVFCallBack!=NULL)
    2b8e:	80 91 8e 01 	lds	r24, 0x018E
    2b92:	90 91 8f 01 	lds	r25, 0x018F
    2b96:	00 97       	sbiw	r24, 0x00	; 0
    2b98:	29 f0       	breq	.+10     	; 0x2ba4 <__vector_11+0x40>
	{
		TIMER0_OVFCallBack();
    2b9a:	e0 91 8e 01 	lds	r30, 0x018E
    2b9e:	f0 91 8f 01 	lds	r31, 0x018F
    2ba2:	09 95       	icall
	}
}
    2ba4:	cf 91       	pop	r28
    2ba6:	df 91       	pop	r29
    2ba8:	ff 91       	pop	r31
    2baa:	ef 91       	pop	r30
    2bac:	bf 91       	pop	r27
    2bae:	af 91       	pop	r26
    2bb0:	9f 91       	pop	r25
    2bb2:	8f 91       	pop	r24
    2bb4:	7f 91       	pop	r23
    2bb6:	6f 91       	pop	r22
    2bb8:	5f 91       	pop	r21
    2bba:	4f 91       	pop	r20
    2bbc:	3f 91       	pop	r19
    2bbe:	2f 91       	pop	r18
    2bc0:	0f 90       	pop	r0
    2bc2:	0f be       	out	0x3f, r0	; 63
    2bc4:	0f 90       	pop	r0
    2bc6:	1f 90       	pop	r1
    2bc8:	18 95       	reti

00002bca <__vector_6>:


void __vector_6(void)		__attribute__((signal));
void __vector_6(void)
{
    2bca:	1f 92       	push	r1
    2bcc:	0f 92       	push	r0
    2bce:	0f b6       	in	r0, 0x3f	; 63
    2bd0:	0f 92       	push	r0
    2bd2:	11 24       	eor	r1, r1
    2bd4:	2f 93       	push	r18
    2bd6:	3f 93       	push	r19
    2bd8:	4f 93       	push	r20
    2bda:	5f 93       	push	r21
    2bdc:	6f 93       	push	r22
    2bde:	7f 93       	push	r23
    2be0:	8f 93       	push	r24
    2be2:	9f 93       	push	r25
    2be4:	af 93       	push	r26
    2be6:	bf 93       	push	r27
    2be8:	ef 93       	push	r30
    2bea:	ff 93       	push	r31
    2bec:	df 93       	push	r29
    2bee:	cf 93       	push	r28
    2bf0:	cd b7       	in	r28, 0x3d	; 61
    2bf2:	de b7       	in	r29, 0x3e	; 62
	if(ICU_CallBack != NULL)
    2bf4:	80 91 90 01 	lds	r24, 0x0190
    2bf8:	90 91 91 01 	lds	r25, 0x0191
    2bfc:	00 97       	sbiw	r24, 0x00	; 0
    2bfe:	29 f0       	breq	.+10     	; 0x2c0a <__vector_6+0x40>
	{
		ICU_CallBack();
    2c00:	e0 91 90 01 	lds	r30, 0x0190
    2c04:	f0 91 91 01 	lds	r31, 0x0191
    2c08:	09 95       	icall
	}
}
    2c0a:	cf 91       	pop	r28
    2c0c:	df 91       	pop	r29
    2c0e:	ff 91       	pop	r31
    2c10:	ef 91       	pop	r30
    2c12:	bf 91       	pop	r27
    2c14:	af 91       	pop	r26
    2c16:	9f 91       	pop	r25
    2c18:	8f 91       	pop	r24
    2c1a:	7f 91       	pop	r23
    2c1c:	6f 91       	pop	r22
    2c1e:	5f 91       	pop	r21
    2c20:	4f 91       	pop	r20
    2c22:	3f 91       	pop	r19
    2c24:	2f 91       	pop	r18
    2c26:	0f 90       	pop	r0
    2c28:	0f be       	out	0x3f, r0	; 63
    2c2a:	0f 90       	pop	r0
    2c2c:	1f 90       	pop	r1
    2c2e:	18 95       	reti

00002c30 <ADC_voidInit>:
static u8 ADC_u8CahinIndex;
static u8 ADC_u8ISRSource;
static u8 SingleChannelAsync=0;
static u8 ChainChannel=1;
void ADC_voidInit(void)
{
    2c30:	df 93       	push	r29
    2c32:	cf 93       	push	r28
    2c34:	cd b7       	in	r28, 0x3d	; 61
    2c36:	de b7       	in	r29, 0x3e	; 62
	/*AVCC as reference voltage*/
	SET_BIT(ADMUX,ADMUX_REFS0);
    2c38:	a7 e2       	ldi	r26, 0x27	; 39
    2c3a:	b0 e0       	ldi	r27, 0x00	; 0
    2c3c:	e7 e2       	ldi	r30, 0x27	; 39
    2c3e:	f0 e0       	ldi	r31, 0x00	; 0
    2c40:	80 81       	ld	r24, Z
    2c42:	80 64       	ori	r24, 0x40	; 64
    2c44:	8c 93       	st	X, r24
	CLR_BIT(ADMUX,ADMUX_REFS1);
    2c46:	a7 e2       	ldi	r26, 0x27	; 39
    2c48:	b0 e0       	ldi	r27, 0x00	; 0
    2c4a:	e7 e2       	ldi	r30, 0x27	; 39
    2c4c:	f0 e0       	ldi	r31, 0x00	; 0
    2c4e:	80 81       	ld	r24, Z
    2c50:	8f 77       	andi	r24, 0x7F	; 127
    2c52:	8c 93       	st	X, r24

#if ADC_ADJUST == ENABLE
	/*ACTIVATE left adjust to 1*/
	SET_BIT(ADMUX,ADMUX_ADLAR);
    2c54:	a7 e2       	ldi	r26, 0x27	; 39
    2c56:	b0 e0       	ldi	r27, 0x00	; 0
    2c58:	e7 e2       	ldi	r30, 0x27	; 39
    2c5a:	f0 e0       	ldi	r31, 0x00	; 0
    2c5c:	80 81       	ld	r24, Z
    2c5e:	80 62       	ori	r24, 0x20	; 32
    2c60:	8c 93       	st	X, r24
	CLR_BIT(ADMUX,ADMUX_ADLAR);

#endif

	/*Set Prescaler Bits*/
	ADCSRA &= 0b11111000;
    2c62:	a6 e2       	ldi	r26, 0x26	; 38
    2c64:	b0 e0       	ldi	r27, 0x00	; 0
    2c66:	e6 e2       	ldi	r30, 0x26	; 38
    2c68:	f0 e0       	ldi	r31, 0x00	; 0
    2c6a:	80 81       	ld	r24, Z
    2c6c:	88 7f       	andi	r24, 0xF8	; 248
    2c6e:	8c 93       	st	X, r24
	ADCSRA |= ADC_PRESC ;
    2c70:	a6 e2       	ldi	r26, 0x26	; 38
    2c72:	b0 e0       	ldi	r27, 0x00	; 0
    2c74:	e6 e2       	ldi	r30, 0x26	; 38
    2c76:	f0 e0       	ldi	r31, 0x00	; 0
    2c78:	80 81       	ld	r24, Z
    2c7a:	87 60       	ori	r24, 0x07	; 7
    2c7c:	8c 93       	st	X, r24

	/*Enable ADC */
	SET_BIT(ADCSRA,ADCSRA_ADEN);
    2c7e:	a6 e2       	ldi	r26, 0x26	; 38
    2c80:	b0 e0       	ldi	r27, 0x00	; 0
    2c82:	e6 e2       	ldi	r30, 0x26	; 38
    2c84:	f0 e0       	ldi	r31, 0x00	; 0
    2c86:	80 81       	ld	r24, Z
    2c88:	80 68       	ori	r24, 0x80	; 128
    2c8a:	8c 93       	st	X, r24
}
    2c8c:	cf 91       	pop	r28
    2c8e:	df 91       	pop	r29
    2c90:	08 95       	ret

00002c92 <ADC_u8StartConversionSync>:

u8 ADC_u8StartConversionSync(u8 Copy_u8Channel,u8* Copy_pu8Reading)
{
    2c92:	df 93       	push	r29
    2c94:	cf 93       	push	r28
    2c96:	cd b7       	in	r28, 0x3d	; 61
    2c98:	de b7       	in	r29, 0x3e	; 62
    2c9a:	28 97       	sbiw	r28, 0x08	; 8
    2c9c:	0f b6       	in	r0, 0x3f	; 63
    2c9e:	f8 94       	cli
    2ca0:	de bf       	out	0x3e, r29	; 62
    2ca2:	0f be       	out	0x3f, r0	; 63
    2ca4:	cd bf       	out	0x3d, r28	; 61
    2ca6:	8e 83       	std	Y+6, r24	; 0x06
    2ca8:	78 87       	std	Y+8, r23	; 0x08
    2caa:	6f 83       	std	Y+7, r22	; 0x07
	u8 Local_ErrorState=OK;
    2cac:	1d 82       	std	Y+5, r1	; 0x05
	if(Local_u8BusyState==IDLE)
    2cae:	80 91 9d 01 	lds	r24, 0x019D
    2cb2:	88 23       	and	r24, r24
    2cb4:	09 f0       	breq	.+2      	; 0x2cb8 <ADC_u8StartConversionSync+0x26>
    2cb6:	5f c0       	rjmp	.+190    	; 0x2d76 <ADC_u8StartConversionSync+0xe4>
	{
		Local_u8BusyState = BUSY;
    2cb8:	81 e0       	ldi	r24, 0x01	; 1
    2cba:	80 93 9d 01 	sts	0x019D, r24
		u32 Local_u32Counter=0;
    2cbe:	19 82       	std	Y+1, r1	; 0x01
    2cc0:	1a 82       	std	Y+2, r1	; 0x02
    2cc2:	1b 82       	std	Y+3, r1	; 0x03
    2cc4:	1c 82       	std	Y+4, r1	; 0x04
		/*Clear MUX bits*/
		ADMUX &= 0b11100000;
    2cc6:	a7 e2       	ldi	r26, 0x27	; 39
    2cc8:	b0 e0       	ldi	r27, 0x00	; 0
    2cca:	e7 e2       	ldi	r30, 0x27	; 39
    2ccc:	f0 e0       	ldi	r31, 0x00	; 0
    2cce:	80 81       	ld	r24, Z
    2cd0:	80 7e       	andi	r24, 0xE0	; 224
    2cd2:	8c 93       	st	X, r24

		/*Set Channel on MUX*/
		ADMUX |= Copy_u8Channel;
    2cd4:	a7 e2       	ldi	r26, 0x27	; 39
    2cd6:	b0 e0       	ldi	r27, 0x00	; 0
    2cd8:	e7 e2       	ldi	r30, 0x27	; 39
    2cda:	f0 e0       	ldi	r31, 0x00	; 0
    2cdc:	90 81       	ld	r25, Z
    2cde:	8e 81       	ldd	r24, Y+6	; 0x06
    2ce0:	89 2b       	or	r24, r25
    2ce2:	8c 93       	st	X, r24

		/*Start Conversion*/
		SET_BIT(ADCSRA,ADCSRA_ADSC);
    2ce4:	a6 e2       	ldi	r26, 0x26	; 38
    2ce6:	b0 e0       	ldi	r27, 0x00	; 0
    2ce8:	e6 e2       	ldi	r30, 0x26	; 38
    2cea:	f0 e0       	ldi	r31, 0x00	; 0
    2cec:	80 81       	ld	r24, Z
    2cee:	80 64       	ori	r24, 0x40	; 64
    2cf0:	8c 93       	st	X, r24
    2cf2:	0b c0       	rjmp	.+22     	; 0x2d0a <ADC_u8StartConversionSync+0x78>

		/*Polling (busy waiting) until the conversion complete flag is set*/
		while((GET_BIT(ADCSRA,ADCSRA_ADIF)==0) && (Local_u32Counter != ADC_u32TIMEOUT))
		{
			Local_u32Counter++;
    2cf4:	89 81       	ldd	r24, Y+1	; 0x01
    2cf6:	9a 81       	ldd	r25, Y+2	; 0x02
    2cf8:	ab 81       	ldd	r26, Y+3	; 0x03
    2cfa:	bc 81       	ldd	r27, Y+4	; 0x04
    2cfc:	01 96       	adiw	r24, 0x01	; 1
    2cfe:	a1 1d       	adc	r26, r1
    2d00:	b1 1d       	adc	r27, r1
    2d02:	89 83       	std	Y+1, r24	; 0x01
    2d04:	9a 83       	std	Y+2, r25	; 0x02
    2d06:	ab 83       	std	Y+3, r26	; 0x03
    2d08:	bc 83       	std	Y+4, r27	; 0x04

		/*Start Conversion*/
		SET_BIT(ADCSRA,ADCSRA_ADSC);

		/*Polling (busy waiting) until the conversion complete flag is set*/
		while((GET_BIT(ADCSRA,ADCSRA_ADIF)==0) && (Local_u32Counter != ADC_u32TIMEOUT))
    2d0a:	e6 e2       	ldi	r30, 0x26	; 38
    2d0c:	f0 e0       	ldi	r31, 0x00	; 0
    2d0e:	80 81       	ld	r24, Z
    2d10:	82 95       	swap	r24
    2d12:	8f 70       	andi	r24, 0x0F	; 15
    2d14:	88 2f       	mov	r24, r24
    2d16:	90 e0       	ldi	r25, 0x00	; 0
    2d18:	81 70       	andi	r24, 0x01	; 1
    2d1a:	90 70       	andi	r25, 0x00	; 0
    2d1c:	00 97       	sbiw	r24, 0x00	; 0
    2d1e:	61 f4       	brne	.+24     	; 0x2d38 <ADC_u8StartConversionSync+0xa6>
    2d20:	89 81       	ldd	r24, Y+1	; 0x01
    2d22:	9a 81       	ldd	r25, Y+2	; 0x02
    2d24:	ab 81       	ldd	r26, Y+3	; 0x03
    2d26:	bc 81       	ldd	r27, Y+4	; 0x04
    2d28:	80 35       	cpi	r24, 0x50	; 80
    2d2a:	23 ec       	ldi	r18, 0xC3	; 195
    2d2c:	92 07       	cpc	r25, r18
    2d2e:	20 e0       	ldi	r18, 0x00	; 0
    2d30:	a2 07       	cpc	r26, r18
    2d32:	20 e0       	ldi	r18, 0x00	; 0
    2d34:	b2 07       	cpc	r27, r18
    2d36:	f1 f6       	brne	.-68     	; 0x2cf4 <ADC_u8StartConversionSync+0x62>
		{
			Local_u32Counter++;
		}
		if(Local_u32Counter==ADC_u32TIMEOUT)
    2d38:	89 81       	ldd	r24, Y+1	; 0x01
    2d3a:	9a 81       	ldd	r25, Y+2	; 0x02
    2d3c:	ab 81       	ldd	r26, Y+3	; 0x03
    2d3e:	bc 81       	ldd	r27, Y+4	; 0x04
    2d40:	80 35       	cpi	r24, 0x50	; 80
    2d42:	23 ec       	ldi	r18, 0xC3	; 195
    2d44:	92 07       	cpc	r25, r18
    2d46:	20 e0       	ldi	r18, 0x00	; 0
    2d48:	a2 07       	cpc	r26, r18
    2d4a:	20 e0       	ldi	r18, 0x00	; 0
    2d4c:	b2 07       	cpc	r27, r18
    2d4e:	19 f4       	brne	.+6      	; 0x2d56 <ADC_u8StartConversionSync+0xc4>
		{
			//TIMEOUT
			Local_ErrorState=NOK;
    2d50:	81 e0       	ldi	r24, 0x01	; 1
    2d52:	8d 83       	std	Y+5, r24	; 0x05
    2d54:	12 c0       	rjmp	.+36     	; 0x2d7a <ADC_u8StartConversionSync+0xe8>
		}

		else
		{
			/*Clear conversion Flag*/
			SET_BIT(ADCSRA,ADCSRA_ADIF);
    2d56:	a6 e2       	ldi	r26, 0x26	; 38
    2d58:	b0 e0       	ldi	r27, 0x00	; 0
    2d5a:	e6 e2       	ldi	r30, 0x26	; 38
    2d5c:	f0 e0       	ldi	r31, 0x00	; 0
    2d5e:	80 81       	ld	r24, Z
    2d60:	80 61       	ori	r24, 0x10	; 16
    2d62:	8c 93       	st	X, r24
#if ADC_ADJUST==ENABLE
			/*Return The value*/
			*Copy_pu8Reading = ADCH;
    2d64:	e5 e2       	ldi	r30, 0x25	; 37
    2d66:	f0 e0       	ldi	r31, 0x00	; 0
    2d68:	80 81       	ld	r24, Z
    2d6a:	ef 81       	ldd	r30, Y+7	; 0x07
    2d6c:	f8 85       	ldd	r31, Y+8	; 0x08
    2d6e:	80 83       	st	Z, r24

			Local_ADCReading = (ADCL|(ADCH<<8));
			*Copy_pu8Reading=Local_ADCReading;

#endif
			Local_u8BusyState = IDLE;
    2d70:	10 92 9d 01 	sts	0x019D, r1
    2d74:	02 c0       	rjmp	.+4      	; 0x2d7a <ADC_u8StartConversionSync+0xe8>
		}
	}
	else
	{
		Local_ErrorState= BUSY_ERROR;
    2d76:	82 e0       	ldi	r24, 0x02	; 2
    2d78:	8d 83       	std	Y+5, r24	; 0x05
	}
	return Local_ErrorState;
    2d7a:	8d 81       	ldd	r24, Y+5	; 0x05
}
    2d7c:	28 96       	adiw	r28, 0x08	; 8
    2d7e:	0f b6       	in	r0, 0x3f	; 63
    2d80:	f8 94       	cli
    2d82:	de bf       	out	0x3e, r29	; 62
    2d84:	0f be       	out	0x3f, r0	; 63
    2d86:	cd bf       	out	0x3d, r28	; 61
    2d88:	cf 91       	pop	r28
    2d8a:	df 91       	pop	r29
    2d8c:	08 95       	ret

00002d8e <ADC_u8StartConversionAsync>:

u8 ADC_u8StartConversionAsync(u8 Copy_u8Channel,u8* Copy_pu8Reading ,void(*Copy_pvNot)(void))
{
    2d8e:	df 93       	push	r29
    2d90:	cf 93       	push	r28
    2d92:	00 d0       	rcall	.+0      	; 0x2d94 <ADC_u8StartConversionAsync+0x6>
    2d94:	00 d0       	rcall	.+0      	; 0x2d96 <ADC_u8StartConversionAsync+0x8>
    2d96:	00 d0       	rcall	.+0      	; 0x2d98 <ADC_u8StartConversionAsync+0xa>
    2d98:	cd b7       	in	r28, 0x3d	; 61
    2d9a:	de b7       	in	r29, 0x3e	; 62
    2d9c:	8a 83       	std	Y+2, r24	; 0x02
    2d9e:	7c 83       	std	Y+4, r23	; 0x04
    2da0:	6b 83       	std	Y+3, r22	; 0x03
    2da2:	5e 83       	std	Y+6, r21	; 0x06
    2da4:	4d 83       	std	Y+5, r20	; 0x05
	u8 Local_ErrorState =OK;
    2da6:	19 82       	std	Y+1, r1	; 0x01
	if(Local_u8BusyState==IDLE)
    2da8:	80 91 9d 01 	lds	r24, 0x019D
    2dac:	88 23       	and	r24, r24
    2dae:	e1 f5       	brne	.+120    	; 0x2e28 <ADC_u8StartConversionAsync+0x9a>
	{
		if((Copy_pvNot==NULL) || (Copy_pu8Reading ==NULL))
    2db0:	8d 81       	ldd	r24, Y+5	; 0x05
    2db2:	9e 81       	ldd	r25, Y+6	; 0x06
    2db4:	00 97       	sbiw	r24, 0x00	; 0
    2db6:	21 f0       	breq	.+8      	; 0x2dc0 <ADC_u8StartConversionAsync+0x32>
    2db8:	8b 81       	ldd	r24, Y+3	; 0x03
    2dba:	9c 81       	ldd	r25, Y+4	; 0x04
    2dbc:	00 97       	sbiw	r24, 0x00	; 0
    2dbe:	19 f4       	brne	.+6      	; 0x2dc6 <ADC_u8StartConversionAsync+0x38>
		{
			Local_ErrorState=NOK;
    2dc0:	81 e0       	ldi	r24, 0x01	; 1
    2dc2:	89 83       	std	Y+1, r24	; 0x01
    2dc4:	33 c0       	rjmp	.+102    	; 0x2e2c <ADC_u8StartConversionAsync+0x9e>
		}
		else
		{

			Local_u8BusyState = BUSY;
    2dc6:	81 e0       	ldi	r24, 0x01	; 1
    2dc8:	80 93 9d 01 	sts	0x019D, r24

			ADC_u8ISRSource=SingleChannelAsync;
    2dcc:	80 91 a2 01 	lds	r24, 0x01A2
    2dd0:	80 93 a5 01 	sts	0x01A5, r24

			ADC_pvCallBack=Copy_pvNot;
    2dd4:	8d 81       	ldd	r24, Y+5	; 0x05
    2dd6:	9e 81       	ldd	r25, Y+6	; 0x06
    2dd8:	90 93 9c 01 	sts	0x019C, r25
    2ddc:	80 93 9b 01 	sts	0x019B, r24

			ADC_pu8Reading=Copy_pu8Reading;
    2de0:	8b 81       	ldd	r24, Y+3	; 0x03
    2de2:	9c 81       	ldd	r25, Y+4	; 0x04
    2de4:	90 93 9a 01 	sts	0x019A, r25
    2de8:	80 93 99 01 	sts	0x0199, r24

			/*Clear MUX bits*/
			ADMUX &= 0b11100000;
    2dec:	a7 e2       	ldi	r26, 0x27	; 39
    2dee:	b0 e0       	ldi	r27, 0x00	; 0
    2df0:	e7 e2       	ldi	r30, 0x27	; 39
    2df2:	f0 e0       	ldi	r31, 0x00	; 0
    2df4:	80 81       	ld	r24, Z
    2df6:	80 7e       	andi	r24, 0xE0	; 224
    2df8:	8c 93       	st	X, r24

			/*Set Channel on MUX*/
			ADMUX |= Copy_u8Channel;
    2dfa:	a7 e2       	ldi	r26, 0x27	; 39
    2dfc:	b0 e0       	ldi	r27, 0x00	; 0
    2dfe:	e7 e2       	ldi	r30, 0x27	; 39
    2e00:	f0 e0       	ldi	r31, 0x00	; 0
    2e02:	90 81       	ld	r25, Z
    2e04:	8a 81       	ldd	r24, Y+2	; 0x02
    2e06:	89 2b       	or	r24, r25
    2e08:	8c 93       	st	X, r24

			/*Start Conversion*/
			SET_BIT(ADCSRA,ADCSRA_ADSC);
    2e0a:	a6 e2       	ldi	r26, 0x26	; 38
    2e0c:	b0 e0       	ldi	r27, 0x00	; 0
    2e0e:	e6 e2       	ldi	r30, 0x26	; 38
    2e10:	f0 e0       	ldi	r31, 0x00	; 0
    2e12:	80 81       	ld	r24, Z
    2e14:	80 64       	ori	r24, 0x40	; 64
    2e16:	8c 93       	st	X, r24

			/*Enable ADC INT*/
			SET_BIT(ADCSRA,ADCSRA_ADIE);
    2e18:	a6 e2       	ldi	r26, 0x26	; 38
    2e1a:	b0 e0       	ldi	r27, 0x00	; 0
    2e1c:	e6 e2       	ldi	r30, 0x26	; 38
    2e1e:	f0 e0       	ldi	r31, 0x00	; 0
    2e20:	80 81       	ld	r24, Z
    2e22:	88 60       	ori	r24, 0x08	; 8
    2e24:	8c 93       	st	X, r24
    2e26:	02 c0       	rjmp	.+4      	; 0x2e2c <ADC_u8StartConversionAsync+0x9e>

		}
	}
	else
	{
		Local_ErrorState =BUSY_ERROR;
    2e28:	82 e0       	ldi	r24, 0x02	; 2
    2e2a:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_ErrorState;
    2e2c:	89 81       	ldd	r24, Y+1	; 0x01
}
    2e2e:	26 96       	adiw	r28, 0x06	; 6
    2e30:	0f b6       	in	r0, 0x3f	; 63
    2e32:	f8 94       	cli
    2e34:	de bf       	out	0x3e, r29	; 62
    2e36:	0f be       	out	0x3f, r0	; 63
    2e38:	cd bf       	out	0x3d, r28	; 61
    2e3a:	cf 91       	pop	r28
    2e3c:	df 91       	pop	r29
    2e3e:	08 95       	ret

00002e40 <ADC_u8StartChainConversion>:


u8 ADC_u8StartChainConversion(Chain_t* Copy_Chain)
{
    2e40:	df 93       	push	r29
    2e42:	cf 93       	push	r28
    2e44:	00 d0       	rcall	.+0      	; 0x2e46 <ADC_u8StartChainConversion+0x6>
    2e46:	0f 92       	push	r0
    2e48:	cd b7       	in	r28, 0x3d	; 61
    2e4a:	de b7       	in	r29, 0x3e	; 62
    2e4c:	9b 83       	std	Y+3, r25	; 0x03
    2e4e:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState=OK;
    2e50:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_Chain==NULL)
    2e52:	8a 81       	ldd	r24, Y+2	; 0x02
    2e54:	9b 81       	ldd	r25, Y+3	; 0x03
    2e56:	00 97       	sbiw	r24, 0x00	; 0
    2e58:	19 f4       	brne	.+6      	; 0x2e60 <ADC_u8StartChainConversion+0x20>
	{
		Local_u8ErrorState=NOK;
    2e5a:	81 e0       	ldi	r24, 0x01	; 1
    2e5c:	89 83       	std	Y+1, r24	; 0x01
    2e5e:	56 c0       	rjmp	.+172    	; 0x2f0c <ADC_u8StartChainConversion+0xcc>
	}
	else
	{
		if(Local_u8BusyState==IDLE)
    2e60:	80 91 9d 01 	lds	r24, 0x019D
    2e64:	88 23       	and	r24, r24
    2e66:	09 f0       	breq	.+2      	; 0x2e6a <ADC_u8StartChainConversion+0x2a>
    2e68:	4f c0       	rjmp	.+158    	; 0x2f08 <ADC_u8StartChainConversion+0xc8>
		{


			Local_u8BusyState=BUSY;
    2e6a:	81 e0       	ldi	r24, 0x01	; 1
    2e6c:	80 93 9d 01 	sts	0x019D, r24

			ADC_u8ISRSource=ChainChannel;
    2e70:	80 91 8b 01 	lds	r24, 0x018B
    2e74:	80 93 a5 01 	sts	0x01A5, r24

			ADC_pu8ChainCannelArr=Copy_Chain->Channel;
    2e78:	ea 81       	ldd	r30, Y+2	; 0x02
    2e7a:	fb 81       	ldd	r31, Y+3	; 0x03
    2e7c:	80 81       	ld	r24, Z
    2e7e:	91 81       	ldd	r25, Z+1	; 0x01
    2e80:	90 93 9f 01 	sts	0x019F, r25
    2e84:	80 93 9e 01 	sts	0x019E, r24
			ADC_pu16ChainResultArr=Copy_Chain->Result;
    2e88:	ea 81       	ldd	r30, Y+2	; 0x02
    2e8a:	fb 81       	ldd	r31, Y+3	; 0x03
    2e8c:	82 81       	ldd	r24, Z+2	; 0x02
    2e8e:	93 81       	ldd	r25, Z+3	; 0x03
    2e90:	90 93 a1 01 	sts	0x01A1, r25
    2e94:	80 93 a0 01 	sts	0x01A0, r24
			ADC_u8ChainSize=Copy_Chain->Size;
    2e98:	ea 81       	ldd	r30, Y+2	; 0x02
    2e9a:	fb 81       	ldd	r31, Y+3	; 0x03
    2e9c:	84 81       	ldd	r24, Z+4	; 0x04
    2e9e:	80 93 a3 01 	sts	0x01A3, r24
			ADC_pvCallBack=Copy_Chain->NotficationFunc;
    2ea2:	ea 81       	ldd	r30, Y+2	; 0x02
    2ea4:	fb 81       	ldd	r31, Y+3	; 0x03
    2ea6:	85 81       	ldd	r24, Z+5	; 0x05
    2ea8:	96 81       	ldd	r25, Z+6	; 0x06
    2eaa:	90 93 9c 01 	sts	0x019C, r25
    2eae:	80 93 9b 01 	sts	0x019B, r24
			ADC_u8CahinIndex=0;
    2eb2:	10 92 a4 01 	sts	0x01A4, r1

			/*Set Required Channel*/
			ADMUX &=0b11100000;
    2eb6:	a7 e2       	ldi	r26, 0x27	; 39
    2eb8:	b0 e0       	ldi	r27, 0x00	; 0
    2eba:	e7 e2       	ldi	r30, 0x27	; 39
    2ebc:	f0 e0       	ldi	r31, 0x00	; 0
    2ebe:	80 81       	ld	r24, Z
    2ec0:	80 7e       	andi	r24, 0xE0	; 224
    2ec2:	8c 93       	st	X, r24
			ADMUX |=ADC_pu8ChainCannelArr[ADC_u8CahinIndex];
    2ec4:	a7 e2       	ldi	r26, 0x27	; 39
    2ec6:	b0 e0       	ldi	r27, 0x00	; 0
    2ec8:	e7 e2       	ldi	r30, 0x27	; 39
    2eca:	f0 e0       	ldi	r31, 0x00	; 0
    2ecc:	40 81       	ld	r20, Z
    2ece:	20 91 9e 01 	lds	r18, 0x019E
    2ed2:	30 91 9f 01 	lds	r19, 0x019F
    2ed6:	80 91 a4 01 	lds	r24, 0x01A4
    2eda:	88 2f       	mov	r24, r24
    2edc:	90 e0       	ldi	r25, 0x00	; 0
    2ede:	f9 01       	movw	r30, r18
    2ee0:	e8 0f       	add	r30, r24
    2ee2:	f9 1f       	adc	r31, r25
    2ee4:	80 81       	ld	r24, Z
    2ee6:	84 2b       	or	r24, r20
    2ee8:	8c 93       	st	X, r24

			/*Start conversion*/
			SET_BIT(ADCSRA,ADCSRA_ADSC);
    2eea:	a6 e2       	ldi	r26, 0x26	; 38
    2eec:	b0 e0       	ldi	r27, 0x00	; 0
    2eee:	e6 e2       	ldi	r30, 0x26	; 38
    2ef0:	f0 e0       	ldi	r31, 0x00	; 0
    2ef2:	80 81       	ld	r24, Z
    2ef4:	80 64       	ori	r24, 0x40	; 64
    2ef6:	8c 93       	st	X, r24

			/*Enable INT*/
			SET_BIT(ADCSRA,ADCSRA_ADIE);
    2ef8:	a6 e2       	ldi	r26, 0x26	; 38
    2efa:	b0 e0       	ldi	r27, 0x00	; 0
    2efc:	e6 e2       	ldi	r30, 0x26	; 38
    2efe:	f0 e0       	ldi	r31, 0x00	; 0
    2f00:	80 81       	ld	r24, Z
    2f02:	88 60       	ori	r24, 0x08	; 8
    2f04:	8c 93       	st	X, r24
    2f06:	02 c0       	rjmp	.+4      	; 0x2f0c <ADC_u8StartChainConversion+0xcc>
		}
		else
		{
			Local_u8ErrorState=BUSY_ERROR;
    2f08:	82 e0       	ldi	r24, 0x02	; 2
    2f0a:	89 83       	std	Y+1, r24	; 0x01
		}
	}
	return Local_u8ErrorState;
    2f0c:	89 81       	ldd	r24, Y+1	; 0x01
}
    2f0e:	0f 90       	pop	r0
    2f10:	0f 90       	pop	r0
    2f12:	0f 90       	pop	r0
    2f14:	cf 91       	pop	r28
    2f16:	df 91       	pop	r29
    2f18:	08 95       	ret

00002f1a <__vector_16>:


void __vector_16 (void) 	__attribute__((signal));
void __vector_16 (void)
{
    2f1a:	1f 92       	push	r1
    2f1c:	0f 92       	push	r0
    2f1e:	0f b6       	in	r0, 0x3f	; 63
    2f20:	0f 92       	push	r0
    2f22:	11 24       	eor	r1, r1
    2f24:	2f 93       	push	r18
    2f26:	3f 93       	push	r19
    2f28:	4f 93       	push	r20
    2f2a:	5f 93       	push	r21
    2f2c:	6f 93       	push	r22
    2f2e:	7f 93       	push	r23
    2f30:	8f 93       	push	r24
    2f32:	9f 93       	push	r25
    2f34:	af 93       	push	r26
    2f36:	bf 93       	push	r27
    2f38:	ef 93       	push	r30
    2f3a:	ff 93       	push	r31
    2f3c:	df 93       	push	r29
    2f3e:	cf 93       	push	r28
    2f40:	cd b7       	in	r28, 0x3d	; 61
    2f42:	de b7       	in	r29, 0x3e	; 62
	if(ADC_u8ISRSource==SingleChannelAsync)
    2f44:	90 91 a5 01 	lds	r25, 0x01A5
    2f48:	80 91 a2 01 	lds	r24, 0x01A2
    2f4c:	98 17       	cp	r25, r24
    2f4e:	b9 f4       	brne	.+46     	; 0x2f7e <__vector_16+0x64>
	{
		/*Read ADC result*/
#if ADC_ADJUST == ENABLE
		*ADC_pu8Reading =ADCH;
    2f50:	a0 91 99 01 	lds	r26, 0x0199
    2f54:	b0 91 9a 01 	lds	r27, 0x019A
    2f58:	e5 e2       	ldi	r30, 0x25	; 37
    2f5a:	f0 e0       	ldi	r31, 0x00	; 0
    2f5c:	80 81       	ld	r24, Z
    2f5e:	8c 93       	st	X, r24
		Local_ADCReading = (ADCL|(ADCH<<8));
		*ADC_pu8Reading=Local_ADCReading;

#endif

		Local_u8BusyState=IDLE;
    2f60:	10 92 9d 01 	sts	0x019D, r1

		/*Call Back Notification FUNC*/
		ADC_pvCallBack();
    2f64:	e0 91 9b 01 	lds	r30, 0x019B
    2f68:	f0 91 9c 01 	lds	r31, 0x019C
    2f6c:	09 95       	icall

		/*Disable ADC INT*/
		CLR_BIT(ADCSRA,ADCSRA_ADIE);
    2f6e:	a6 e2       	ldi	r26, 0x26	; 38
    2f70:	b0 e0       	ldi	r27, 0x00	; 0
    2f72:	e6 e2       	ldi	r30, 0x26	; 38
    2f74:	f0 e0       	ldi	r31, 0x00	; 0
    2f76:	80 81       	ld	r24, Z
    2f78:	87 7f       	andi	r24, 0xF7	; 247
    2f7a:	8c 93       	st	X, r24
    2f7c:	57 c0       	rjmp	.+174    	; 0x302c <__vector_16+0x112>
	}
	else if(ADC_u8ISRSource==ChainChannel)
    2f7e:	90 91 a5 01 	lds	r25, 0x01A5
    2f82:	80 91 8b 01 	lds	r24, 0x018B
    2f86:	98 17       	cp	r25, r24
    2f88:	09 f0       	breq	.+2      	; 0x2f8c <__vector_16+0x72>
    2f8a:	50 c0       	rjmp	.+160    	; 0x302c <__vector_16+0x112>
	{
#if ADC_ADJUST == ENABLE
		/*Read The current conversion*/
		ADC_pu16ChainResultArr[ADC_u8CahinIndex]= ADCH;
    2f8c:	20 91 a0 01 	lds	r18, 0x01A0
    2f90:	30 91 a1 01 	lds	r19, 0x01A1
    2f94:	80 91 a4 01 	lds	r24, 0x01A4
    2f98:	88 2f       	mov	r24, r24
    2f9a:	90 e0       	ldi	r25, 0x00	; 0
    2f9c:	88 0f       	add	r24, r24
    2f9e:	99 1f       	adc	r25, r25
    2fa0:	d9 01       	movw	r26, r18
    2fa2:	a8 0f       	add	r26, r24
    2fa4:	b9 1f       	adc	r27, r25
    2fa6:	e5 e2       	ldi	r30, 0x25	; 37
    2fa8:	f0 e0       	ldi	r31, 0x00	; 0
    2faa:	80 81       	ld	r24, Z
    2fac:	88 2f       	mov	r24, r24
    2fae:	90 e0       	ldi	r25, 0x00	; 0
    2fb0:	11 96       	adiw	r26, 0x01	; 1
    2fb2:	9c 93       	st	X, r25
    2fb4:	8e 93       	st	-X, r24

		/*Increment Index*/
		ADC_u8CahinIndex++;
    2fb6:	80 91 a4 01 	lds	r24, 0x01A4
    2fba:	8f 5f       	subi	r24, 0xFF	; 255
    2fbc:	80 93 a4 01 	sts	0x01A4, r24

		/*Check Size*/
		if(ADC_u8CahinIndex==ADC_u8ChainSize)
    2fc0:	90 91 a4 01 	lds	r25, 0x01A4
    2fc4:	80 91 a3 01 	lds	r24, 0x01A3
    2fc8:	98 17       	cp	r25, r24
    2fca:	79 f4       	brne	.+30     	; 0x2fea <__vector_16+0xd0>
		{
			/*Chain is Done*/
			/*Raise IDLE Flag*/
			Local_u8BusyState=IDLE;
    2fcc:	10 92 9d 01 	sts	0x019D, r1

			/*Excute NotificationFunc*/
			ADC_pvCallBack();
    2fd0:	e0 91 9b 01 	lds	r30, 0x019B
    2fd4:	f0 91 9c 01 	lds	r31, 0x019C
    2fd8:	09 95       	icall

			/*Disable INT*/
			CLR_BIT(ADCSRA,ADCSRA_ADIE);
    2fda:	a6 e2       	ldi	r26, 0x26	; 38
    2fdc:	b0 e0       	ldi	r27, 0x00	; 0
    2fde:	e6 e2       	ldi	r30, 0x26	; 38
    2fe0:	f0 e0       	ldi	r31, 0x00	; 0
    2fe2:	80 81       	ld	r24, Z
    2fe4:	87 7f       	andi	r24, 0xF7	; 247
    2fe6:	8c 93       	st	X, r24
    2fe8:	21 c0       	rjmp	.+66     	; 0x302c <__vector_16+0x112>
		}
		else
		{
			/*Chain is not Finished*/
			ADMUX &=0b11100000;
    2fea:	a7 e2       	ldi	r26, 0x27	; 39
    2fec:	b0 e0       	ldi	r27, 0x00	; 0
    2fee:	e7 e2       	ldi	r30, 0x27	; 39
    2ff0:	f0 e0       	ldi	r31, 0x00	; 0
    2ff2:	80 81       	ld	r24, Z
    2ff4:	80 7e       	andi	r24, 0xE0	; 224
    2ff6:	8c 93       	st	X, r24
			ADMUX |=ADC_pu8ChainCannelArr[ADC_u8CahinIndex];
    2ff8:	a7 e2       	ldi	r26, 0x27	; 39
    2ffa:	b0 e0       	ldi	r27, 0x00	; 0
    2ffc:	e7 e2       	ldi	r30, 0x27	; 39
    2ffe:	f0 e0       	ldi	r31, 0x00	; 0
    3000:	40 81       	ld	r20, Z
    3002:	20 91 9e 01 	lds	r18, 0x019E
    3006:	30 91 9f 01 	lds	r19, 0x019F
    300a:	80 91 a4 01 	lds	r24, 0x01A4
    300e:	88 2f       	mov	r24, r24
    3010:	90 e0       	ldi	r25, 0x00	; 0
    3012:	f9 01       	movw	r30, r18
    3014:	e8 0f       	add	r30, r24
    3016:	f9 1f       	adc	r31, r25
    3018:	80 81       	ld	r24, Z
    301a:	84 2b       	or	r24, r20
    301c:	8c 93       	st	X, r24

			/*Start Conversion*/
			SET_BIT(ADCSRA,ADCSRA_ADSC);
    301e:	a6 e2       	ldi	r26, 0x26	; 38
    3020:	b0 e0       	ldi	r27, 0x00	; 0
    3022:	e6 e2       	ldi	r30, 0x26	; 38
    3024:	f0 e0       	ldi	r31, 0x00	; 0
    3026:	80 81       	ld	r24, Z
    3028:	80 64       	ori	r24, 0x40	; 64
    302a:	8c 93       	st	X, r24
			/*Start Conversion*/
			SET_BIT(ADCSRA,ADCSRA_ADSC);
		}
#endif
	}
}
    302c:	cf 91       	pop	r28
    302e:	df 91       	pop	r29
    3030:	ff 91       	pop	r31
    3032:	ef 91       	pop	r30
    3034:	bf 91       	pop	r27
    3036:	af 91       	pop	r26
    3038:	9f 91       	pop	r25
    303a:	8f 91       	pop	r24
    303c:	7f 91       	pop	r23
    303e:	6f 91       	pop	r22
    3040:	5f 91       	pop	r21
    3042:	4f 91       	pop	r20
    3044:	3f 91       	pop	r19
    3046:	2f 91       	pop	r18
    3048:	0f 90       	pop	r0
    304a:	0f be       	out	0x3f, r0	; 63
    304c:	0f 90       	pop	r0
    304e:	1f 90       	pop	r1
    3050:	18 95       	reti

00003052 <GIE_voidEnable>:
/*********************************************************************************/
/*********************************************************************************/
#include "GIE_interface.h"

void GIE_voidEnable(void)
{
    3052:	df 93       	push	r29
    3054:	cf 93       	push	r28
    3056:	cd b7       	in	r28, 0x3d	; 61
    3058:	de b7       	in	r29, 0x3e	; 62
  SET_BIT(SREG,SREG_I);
    305a:	af e5       	ldi	r26, 0x5F	; 95
    305c:	b0 e0       	ldi	r27, 0x00	; 0
    305e:	ef e5       	ldi	r30, 0x5F	; 95
    3060:	f0 e0       	ldi	r31, 0x00	; 0
    3062:	80 81       	ld	r24, Z
    3064:	80 68       	ori	r24, 0x80	; 128
    3066:	8c 93       	st	X, r24
}
    3068:	cf 91       	pop	r28
    306a:	df 91       	pop	r29
    306c:	08 95       	ret

0000306e <GIE_voidDisable>:
void GIE_voidDisable(void)
{
    306e:	df 93       	push	r29
    3070:	cf 93       	push	r28
    3072:	cd b7       	in	r28, 0x3d	; 61
    3074:	de b7       	in	r29, 0x3e	; 62
  CLR_BIT(SREG,SREG_I);
    3076:	af e5       	ldi	r26, 0x5F	; 95
    3078:	b0 e0       	ldi	r27, 0x00	; 0
    307a:	ef e5       	ldi	r30, 0x5F	; 95
    307c:	f0 e0       	ldi	r31, 0x00	; 0
    307e:	80 81       	ld	r24, Z
    3080:	8f 77       	andi	r24, 0x7F	; 127
    3082:	8c 93       	st	X, r24
}
    3084:	cf 91       	pop	r28
    3086:	df 91       	pop	r29
    3088:	08 95       	ret

0000308a <EXTI_voidINT0Init>:
void (*Int0Function)(void)= NULL ;
void (*Int1Function)(void)= NULL ;
void (*Int2Function)(void)= NULL ;

void EXTI_voidINT0Init(void)
{
    308a:	df 93       	push	r29
    308c:	cf 93       	push	r28
    308e:	cd b7       	in	r28, 0x3d	; 61
    3090:	de b7       	in	r29, 0x3e	; 62


#if INT0_SENSE == FALLING_EDGE


	SET_BIT(MCUCR,MCUCR_ISC01);
    3092:	a5 e5       	ldi	r26, 0x55	; 85
    3094:	b0 e0       	ldi	r27, 0x00	; 0
    3096:	e5 e5       	ldi	r30, 0x55	; 85
    3098:	f0 e0       	ldi	r31, 0x00	; 0
    309a:	80 81       	ld	r24, Z
    309c:	82 60       	ori	r24, 0x02	; 2
    309e:	8c 93       	st	X, r24
	CLR_BIT(MCUCR,MCUCR_ISC00);
    30a0:	a5 e5       	ldi	r26, 0x55	; 85
    30a2:	b0 e0       	ldi	r27, 0x00	; 0
    30a4:	e5 e5       	ldi	r30, 0x55	; 85
    30a6:	f0 e0       	ldi	r31, 0x00	; 0
    30a8:	80 81       	ld	r24, Z
    30aa:	8e 7f       	andi	r24, 0xFE	; 254
    30ac:	8c 93       	st	X, r24

#error "Wrong INT0_SENSE configuration option"
#endif

#if INT0_INITIAL == ENABLE
	SET_BIT(GICR,GICR_INT0);
    30ae:	ab e5       	ldi	r26, 0x5B	; 91
    30b0:	b0 e0       	ldi	r27, 0x00	; 0
    30b2:	eb e5       	ldi	r30, 0x5B	; 91
    30b4:	f0 e0       	ldi	r31, 0x00	; 0
    30b6:	80 81       	ld	r24, Z
    30b8:	80 64       	ori	r24, 0x40	; 64
    30ba:	8c 93       	st	X, r24
#else

#error "Wrong INT0_INITIAL option"

#endif
}
    30bc:	cf 91       	pop	r28
    30be:	df 91       	pop	r29
    30c0:	08 95       	ret

000030c2 <EXTI_voidINT1Init>:
void EXTI_voidINT1Init(void)
{
    30c2:	df 93       	push	r29
    30c4:	cf 93       	push	r28
    30c6:	cd b7       	in	r28, 0x3d	; 61
    30c8:	de b7       	in	r29, 0x3e	; 62
	 *for any change   ISC10=1 , ISC11=0
	 *for rising edge  ISC10=1 , ISC11=1*/
#if INT1_SENSE == FALLING_EDGE


	SET_BIT(MCUCR,MCUCR_ISC11);
    30ca:	a5 e5       	ldi	r26, 0x55	; 85
    30cc:	b0 e0       	ldi	r27, 0x00	; 0
    30ce:	e5 e5       	ldi	r30, 0x55	; 85
    30d0:	f0 e0       	ldi	r31, 0x00	; 0
    30d2:	80 81       	ld	r24, Z
    30d4:	88 60       	ori	r24, 0x08	; 8
    30d6:	8c 93       	st	X, r24
	CLR_BIT(MCUCR,MCUCR_ISC10);
    30d8:	a5 e5       	ldi	r26, 0x55	; 85
    30da:	b0 e0       	ldi	r27, 0x00	; 0
    30dc:	e5 e5       	ldi	r30, 0x55	; 85
    30de:	f0 e0       	ldi	r31, 0x00	; 0
    30e0:	80 81       	ld	r24, Z
    30e2:	8b 7f       	andi	r24, 0xFB	; 251
    30e4:	8c 93       	st	X, r24
#error "Wrong INT1_SENSE configuration option"

#endif

#if INT1_INITIAL == ENABLE
	SET_BIT(GICR,GICR_INT1);
    30e6:	ab e5       	ldi	r26, 0x5B	; 91
    30e8:	b0 e0       	ldi	r27, 0x00	; 0
    30ea:	eb e5       	ldi	r30, 0x5B	; 91
    30ec:	f0 e0       	ldi	r31, 0x00	; 0
    30ee:	80 81       	ld	r24, Z
    30f0:	80 68       	ori	r24, 0x80	; 128
    30f2:	8c 93       	st	X, r24
#else

#error "Wrong INT1_INITIAL option"

#endif
}
    30f4:	cf 91       	pop	r28
    30f6:	df 91       	pop	r29
    30f8:	08 95       	ret

000030fa <EXTI_voidINT2Init>:
void EXTI_voidINT2Init(void)
{
    30fa:	df 93       	push	r29
    30fc:	cf 93       	push	r28
    30fe:	cd b7       	in	r28, 0x3d	; 61
    3100:	de b7       	in	r29, 0x3e	; 62
	/*Set sense control for INT0*/
	/*for falling edge write 0 && for rising edge write 1*/
#if INT2_SENSE == FALLING_EDGE
	CLR_BIT(MCUCSR,MCUCSR_INT2);
    3102:	a4 e5       	ldi	r26, 0x54	; 84
    3104:	b0 e0       	ldi	r27, 0x00	; 0
    3106:	e4 e5       	ldi	r30, 0x54	; 84
    3108:	f0 e0       	ldi	r31, 0x00	; 0
    310a:	80 81       	ld	r24, Z
    310c:	8f 7b       	andi	r24, 0xBF	; 191
    310e:	8c 93       	st	X, r24
	SET_BIT(MCUCSR,MCUCSR_INT2);
#else
#error "Wrong INT2_SENSE OPTION"
#endif
#if INT2_INITIAL == ENABLE
	SET_BIT(GICR,GICR_INT2);
    3110:	ab e5       	ldi	r26, 0x5B	; 91
    3112:	b0 e0       	ldi	r27, 0x00	; 0
    3114:	eb e5       	ldi	r30, 0x5B	; 91
    3116:	f0 e0       	ldi	r31, 0x00	; 0
    3118:	80 81       	ld	r24, Z
    311a:	80 62       	ori	r24, 0x20	; 32
    311c:	8c 93       	st	X, r24
#else

#error "Wrong INT2_INITIAL option"

#endif
}
    311e:	cf 91       	pop	r28
    3120:	df 91       	pop	r29
    3122:	08 95       	ret

00003124 <EXTI_u8IntSetSenseControl>:

u8 EXTI_u8IntSetSenseControl(u8 Copy_u8INT,u8 Copy_u8Sense)
{
    3124:	df 93       	push	r29
    3126:	cf 93       	push	r28
    3128:	cd b7       	in	r28, 0x3d	; 61
    312a:	de b7       	in	r29, 0x3e	; 62
    312c:	29 97       	sbiw	r28, 0x09	; 9
    312e:	0f b6       	in	r0, 0x3f	; 63
    3130:	f8 94       	cli
    3132:	de bf       	out	0x3e, r29	; 62
    3134:	0f be       	out	0x3f, r0	; 63
    3136:	cd bf       	out	0x3d, r28	; 61
    3138:	8a 83       	std	Y+2, r24	; 0x02
    313a:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = 0 ;
    313c:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8INT==INT0)
    313e:	8a 81       	ldd	r24, Y+2	; 0x02
    3140:	81 30       	cpi	r24, 0x01	; 1
    3142:	09 f0       	breq	.+2      	; 0x3146 <EXTI_u8IntSetSenseControl+0x22>
    3144:	5f c0       	rjmp	.+190    	; 0x3204 <EXTI_u8IntSetSenseControl+0xe0>
	{
		switch(Copy_u8Sense)
    3146:	8b 81       	ldd	r24, Y+3	; 0x03
    3148:	28 2f       	mov	r18, r24
    314a:	30 e0       	ldi	r19, 0x00	; 0
    314c:	39 87       	std	Y+9, r19	; 0x09
    314e:	28 87       	std	Y+8, r18	; 0x08
    3150:	88 85       	ldd	r24, Y+8	; 0x08
    3152:	99 85       	ldd	r25, Y+9	; 0x09
    3154:	82 30       	cpi	r24, 0x02	; 2
    3156:	91 05       	cpc	r25, r1
    3158:	29 f1       	breq	.+74     	; 0x31a4 <EXTI_u8IntSetSenseControl+0x80>
    315a:	28 85       	ldd	r18, Y+8	; 0x08
    315c:	39 85       	ldd	r19, Y+9	; 0x09
    315e:	23 30       	cpi	r18, 0x03	; 3
    3160:	31 05       	cpc	r19, r1
    3162:	34 f4       	brge	.+12     	; 0x3170 <EXTI_u8IntSetSenseControl+0x4c>
    3164:	88 85       	ldd	r24, Y+8	; 0x08
    3166:	99 85       	ldd	r25, Y+9	; 0x09
    3168:	81 30       	cpi	r24, 0x01	; 1
    316a:	91 05       	cpc	r25, r1
    316c:	61 f0       	breq	.+24     	; 0x3186 <EXTI_u8IntSetSenseControl+0x62>
    316e:	47 c0       	rjmp	.+142    	; 0x31fe <EXTI_u8IntSetSenseControl+0xda>
    3170:	28 85       	ldd	r18, Y+8	; 0x08
    3172:	39 85       	ldd	r19, Y+9	; 0x09
    3174:	23 30       	cpi	r18, 0x03	; 3
    3176:	31 05       	cpc	r19, r1
    3178:	99 f1       	breq	.+102    	; 0x31e0 <EXTI_u8IntSetSenseControl+0xbc>
    317a:	88 85       	ldd	r24, Y+8	; 0x08
    317c:	99 85       	ldd	r25, Y+9	; 0x09
    317e:	84 30       	cpi	r24, 0x04	; 4
    3180:	91 05       	cpc	r25, r1
    3182:	f9 f0       	breq	.+62     	; 0x31c2 <EXTI_u8IntSetSenseControl+0x9e>
    3184:	3c c0       	rjmp	.+120    	; 0x31fe <EXTI_u8IntSetSenseControl+0xda>
		{
		case LOW_LEVEL :
			CLR_BIT(MCUCR,MCUCR_ISC01);
    3186:	a5 e5       	ldi	r26, 0x55	; 85
    3188:	b0 e0       	ldi	r27, 0x00	; 0
    318a:	e5 e5       	ldi	r30, 0x55	; 85
    318c:	f0 e0       	ldi	r31, 0x00	; 0
    318e:	80 81       	ld	r24, Z
    3190:	8d 7f       	andi	r24, 0xFD	; 253
    3192:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,MCUCR_ISC00);
    3194:	a5 e5       	ldi	r26, 0x55	; 85
    3196:	b0 e0       	ldi	r27, 0x00	; 0
    3198:	e5 e5       	ldi	r30, 0x55	; 85
    319a:	f0 e0       	ldi	r31, 0x00	; 0
    319c:	80 81       	ld	r24, Z
    319e:	8e 7f       	andi	r24, 0xFE	; 254
    31a0:	8c 93       	st	X, r24
    31a2:	ba c0       	rjmp	.+372    	; 0x3318 <EXTI_u8IntSetSenseControl+0x1f4>
			break;

		case ON_CHANGE :
			CLR_BIT(MCUCR,MCUCR_ISC01);
    31a4:	a5 e5       	ldi	r26, 0x55	; 85
    31a6:	b0 e0       	ldi	r27, 0x00	; 0
    31a8:	e5 e5       	ldi	r30, 0x55	; 85
    31aa:	f0 e0       	ldi	r31, 0x00	; 0
    31ac:	80 81       	ld	r24, Z
    31ae:	8d 7f       	andi	r24, 0xFD	; 253
    31b0:	8c 93       	st	X, r24
			SET_BIT(MCUCR,MCUCR_ISC00);
    31b2:	a5 e5       	ldi	r26, 0x55	; 85
    31b4:	b0 e0       	ldi	r27, 0x00	; 0
    31b6:	e5 e5       	ldi	r30, 0x55	; 85
    31b8:	f0 e0       	ldi	r31, 0x00	; 0
    31ba:	80 81       	ld	r24, Z
    31bc:	81 60       	ori	r24, 0x01	; 1
    31be:	8c 93       	st	X, r24
    31c0:	ab c0       	rjmp	.+342    	; 0x3318 <EXTI_u8IntSetSenseControl+0x1f4>
			break;

		case RISING_EDGE :
			SET_BIT(MCUCR,MCUCR_ISC01);
    31c2:	a5 e5       	ldi	r26, 0x55	; 85
    31c4:	b0 e0       	ldi	r27, 0x00	; 0
    31c6:	e5 e5       	ldi	r30, 0x55	; 85
    31c8:	f0 e0       	ldi	r31, 0x00	; 0
    31ca:	80 81       	ld	r24, Z
    31cc:	82 60       	ori	r24, 0x02	; 2
    31ce:	8c 93       	st	X, r24
			SET_BIT(MCUCR,MCUCR_ISC00);
    31d0:	a5 e5       	ldi	r26, 0x55	; 85
    31d2:	b0 e0       	ldi	r27, 0x00	; 0
    31d4:	e5 e5       	ldi	r30, 0x55	; 85
    31d6:	f0 e0       	ldi	r31, 0x00	; 0
    31d8:	80 81       	ld	r24, Z
    31da:	81 60       	ori	r24, 0x01	; 1
    31dc:	8c 93       	st	X, r24
    31de:	9c c0       	rjmp	.+312    	; 0x3318 <EXTI_u8IntSetSenseControl+0x1f4>
			break;

		case FALLING_EDGE :
			SET_BIT(MCUCR,MCUCR_ISC01);
    31e0:	a5 e5       	ldi	r26, 0x55	; 85
    31e2:	b0 e0       	ldi	r27, 0x00	; 0
    31e4:	e5 e5       	ldi	r30, 0x55	; 85
    31e6:	f0 e0       	ldi	r31, 0x00	; 0
    31e8:	80 81       	ld	r24, Z
    31ea:	82 60       	ori	r24, 0x02	; 2
    31ec:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,MCUCR_ISC00);
    31ee:	a5 e5       	ldi	r26, 0x55	; 85
    31f0:	b0 e0       	ldi	r27, 0x00	; 0
    31f2:	e5 e5       	ldi	r30, 0x55	; 85
    31f4:	f0 e0       	ldi	r31, 0x00	; 0
    31f6:	80 81       	ld	r24, Z
    31f8:	8e 7f       	andi	r24, 0xFE	; 254
    31fa:	8c 93       	st	X, r24
    31fc:	8d c0       	rjmp	.+282    	; 0x3318 <EXTI_u8IntSetSenseControl+0x1f4>
			break;

		default:
			Local_u8ErrorState = 1;
    31fe:	81 e0       	ldi	r24, 0x01	; 1
    3200:	89 83       	std	Y+1, r24	; 0x01
    3202:	8a c0       	rjmp	.+276    	; 0x3318 <EXTI_u8IntSetSenseControl+0x1f4>
			break;
		}
	}
	else if(Copy_u8INT==INT1)
    3204:	8a 81       	ldd	r24, Y+2	; 0x02
    3206:	82 30       	cpi	r24, 0x02	; 2
    3208:	09 f0       	breq	.+2      	; 0x320c <EXTI_u8IntSetSenseControl+0xe8>
    320a:	5f c0       	rjmp	.+190    	; 0x32ca <EXTI_u8IntSetSenseControl+0x1a6>
	{
		switch(Copy_u8Sense)
    320c:	8b 81       	ldd	r24, Y+3	; 0x03
    320e:	28 2f       	mov	r18, r24
    3210:	30 e0       	ldi	r19, 0x00	; 0
    3212:	3f 83       	std	Y+7, r19	; 0x07
    3214:	2e 83       	std	Y+6, r18	; 0x06
    3216:	8e 81       	ldd	r24, Y+6	; 0x06
    3218:	9f 81       	ldd	r25, Y+7	; 0x07
    321a:	82 30       	cpi	r24, 0x02	; 2
    321c:	91 05       	cpc	r25, r1
    321e:	29 f1       	breq	.+74     	; 0x326a <EXTI_u8IntSetSenseControl+0x146>
    3220:	2e 81       	ldd	r18, Y+6	; 0x06
    3222:	3f 81       	ldd	r19, Y+7	; 0x07
    3224:	23 30       	cpi	r18, 0x03	; 3
    3226:	31 05       	cpc	r19, r1
    3228:	34 f4       	brge	.+12     	; 0x3236 <EXTI_u8IntSetSenseControl+0x112>
    322a:	8e 81       	ldd	r24, Y+6	; 0x06
    322c:	9f 81       	ldd	r25, Y+7	; 0x07
    322e:	81 30       	cpi	r24, 0x01	; 1
    3230:	91 05       	cpc	r25, r1
    3232:	61 f0       	breq	.+24     	; 0x324c <EXTI_u8IntSetSenseControl+0x128>
    3234:	47 c0       	rjmp	.+142    	; 0x32c4 <EXTI_u8IntSetSenseControl+0x1a0>
    3236:	2e 81       	ldd	r18, Y+6	; 0x06
    3238:	3f 81       	ldd	r19, Y+7	; 0x07
    323a:	23 30       	cpi	r18, 0x03	; 3
    323c:	31 05       	cpc	r19, r1
    323e:	99 f1       	breq	.+102    	; 0x32a6 <EXTI_u8IntSetSenseControl+0x182>
    3240:	8e 81       	ldd	r24, Y+6	; 0x06
    3242:	9f 81       	ldd	r25, Y+7	; 0x07
    3244:	84 30       	cpi	r24, 0x04	; 4
    3246:	91 05       	cpc	r25, r1
    3248:	f9 f0       	breq	.+62     	; 0x3288 <EXTI_u8IntSetSenseControl+0x164>
    324a:	3c c0       	rjmp	.+120    	; 0x32c4 <EXTI_u8IntSetSenseControl+0x1a0>
		{
		case LOW_LEVEL :
			CLR_BIT(MCUCR,MCUCR_ISC10);
    324c:	a5 e5       	ldi	r26, 0x55	; 85
    324e:	b0 e0       	ldi	r27, 0x00	; 0
    3250:	e5 e5       	ldi	r30, 0x55	; 85
    3252:	f0 e0       	ldi	r31, 0x00	; 0
    3254:	80 81       	ld	r24, Z
    3256:	8b 7f       	andi	r24, 0xFB	; 251
    3258:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,MCUCR_ISC11);
    325a:	a5 e5       	ldi	r26, 0x55	; 85
    325c:	b0 e0       	ldi	r27, 0x00	; 0
    325e:	e5 e5       	ldi	r30, 0x55	; 85
    3260:	f0 e0       	ldi	r31, 0x00	; 0
    3262:	80 81       	ld	r24, Z
    3264:	87 7f       	andi	r24, 0xF7	; 247
    3266:	8c 93       	st	X, r24
    3268:	57 c0       	rjmp	.+174    	; 0x3318 <EXTI_u8IntSetSenseControl+0x1f4>
			break;

		case ON_CHANGE :
			CLR_BIT(MCUCR,MCUCR_ISC11);
    326a:	a5 e5       	ldi	r26, 0x55	; 85
    326c:	b0 e0       	ldi	r27, 0x00	; 0
    326e:	e5 e5       	ldi	r30, 0x55	; 85
    3270:	f0 e0       	ldi	r31, 0x00	; 0
    3272:	80 81       	ld	r24, Z
    3274:	87 7f       	andi	r24, 0xF7	; 247
    3276:	8c 93       	st	X, r24
			SET_BIT(MCUCR,MCUCR_ISC10);
    3278:	a5 e5       	ldi	r26, 0x55	; 85
    327a:	b0 e0       	ldi	r27, 0x00	; 0
    327c:	e5 e5       	ldi	r30, 0x55	; 85
    327e:	f0 e0       	ldi	r31, 0x00	; 0
    3280:	80 81       	ld	r24, Z
    3282:	84 60       	ori	r24, 0x04	; 4
    3284:	8c 93       	st	X, r24
    3286:	48 c0       	rjmp	.+144    	; 0x3318 <EXTI_u8IntSetSenseControl+0x1f4>
			break;

		case RISING_EDGE :
			SET_BIT(MCUCR,MCUCR_ISC10);
    3288:	a5 e5       	ldi	r26, 0x55	; 85
    328a:	b0 e0       	ldi	r27, 0x00	; 0
    328c:	e5 e5       	ldi	r30, 0x55	; 85
    328e:	f0 e0       	ldi	r31, 0x00	; 0
    3290:	80 81       	ld	r24, Z
    3292:	84 60       	ori	r24, 0x04	; 4
    3294:	8c 93       	st	X, r24
			SET_BIT(MCUCR,MCUCR_ISC11);
    3296:	a5 e5       	ldi	r26, 0x55	; 85
    3298:	b0 e0       	ldi	r27, 0x00	; 0
    329a:	e5 e5       	ldi	r30, 0x55	; 85
    329c:	f0 e0       	ldi	r31, 0x00	; 0
    329e:	80 81       	ld	r24, Z
    32a0:	88 60       	ori	r24, 0x08	; 8
    32a2:	8c 93       	st	X, r24
    32a4:	39 c0       	rjmp	.+114    	; 0x3318 <EXTI_u8IntSetSenseControl+0x1f4>
			break;

		case FALLING_EDGE :
			SET_BIT(MCUCR,MCUCR_ISC11);
    32a6:	a5 e5       	ldi	r26, 0x55	; 85
    32a8:	b0 e0       	ldi	r27, 0x00	; 0
    32aa:	e5 e5       	ldi	r30, 0x55	; 85
    32ac:	f0 e0       	ldi	r31, 0x00	; 0
    32ae:	80 81       	ld	r24, Z
    32b0:	88 60       	ori	r24, 0x08	; 8
    32b2:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,MCUCR_ISC10);
    32b4:	a5 e5       	ldi	r26, 0x55	; 85
    32b6:	b0 e0       	ldi	r27, 0x00	; 0
    32b8:	e5 e5       	ldi	r30, 0x55	; 85
    32ba:	f0 e0       	ldi	r31, 0x00	; 0
    32bc:	80 81       	ld	r24, Z
    32be:	8b 7f       	andi	r24, 0xFB	; 251
    32c0:	8c 93       	st	X, r24
    32c2:	2a c0       	rjmp	.+84     	; 0x3318 <EXTI_u8IntSetSenseControl+0x1f4>
			break;

		default:
			Local_u8ErrorState = 1;
    32c4:	81 e0       	ldi	r24, 0x01	; 1
    32c6:	89 83       	std	Y+1, r24	; 0x01
    32c8:	27 c0       	rjmp	.+78     	; 0x3318 <EXTI_u8IntSetSenseControl+0x1f4>
			break;
		}


	}
	else if(Copy_u8INT==INT2)
    32ca:	8a 81       	ldd	r24, Y+2	; 0x02
    32cc:	83 30       	cpi	r24, 0x03	; 3
    32ce:	11 f5       	brne	.+68     	; 0x3314 <EXTI_u8IntSetSenseControl+0x1f0>
	{
		switch(Copy_u8Sense)
    32d0:	8b 81       	ldd	r24, Y+3	; 0x03
    32d2:	28 2f       	mov	r18, r24
    32d4:	30 e0       	ldi	r19, 0x00	; 0
    32d6:	3d 83       	std	Y+5, r19	; 0x05
    32d8:	2c 83       	std	Y+4, r18	; 0x04
    32da:	8c 81       	ldd	r24, Y+4	; 0x04
    32dc:	9d 81       	ldd	r25, Y+5	; 0x05
    32de:	83 30       	cpi	r24, 0x03	; 3
    32e0:	91 05       	cpc	r25, r1
    32e2:	69 f0       	breq	.+26     	; 0x32fe <EXTI_u8IntSetSenseControl+0x1da>
    32e4:	2c 81       	ldd	r18, Y+4	; 0x04
    32e6:	3d 81       	ldd	r19, Y+5	; 0x05
    32e8:	24 30       	cpi	r18, 0x04	; 4
    32ea:	31 05       	cpc	r19, r1
    32ec:	81 f4       	brne	.+32     	; 0x330e <EXTI_u8IntSetSenseControl+0x1ea>
		{
		case RISING_EDGE :
			SET_BIT(MCUCSR,MCUCSR_INT2);
    32ee:	a4 e5       	ldi	r26, 0x54	; 84
    32f0:	b0 e0       	ldi	r27, 0x00	; 0
    32f2:	e4 e5       	ldi	r30, 0x54	; 84
    32f4:	f0 e0       	ldi	r31, 0x00	; 0
    32f6:	80 81       	ld	r24, Z
    32f8:	80 64       	ori	r24, 0x40	; 64
    32fa:	8c 93       	st	X, r24
    32fc:	0d c0       	rjmp	.+26     	; 0x3318 <EXTI_u8IntSetSenseControl+0x1f4>
			break;

		case FALLING_EDGE :
			CLR_BIT(MCUCSR,MCUCSR_INT2);
    32fe:	a4 e5       	ldi	r26, 0x54	; 84
    3300:	b0 e0       	ldi	r27, 0x00	; 0
    3302:	e4 e5       	ldi	r30, 0x54	; 84
    3304:	f0 e0       	ldi	r31, 0x00	; 0
    3306:	80 81       	ld	r24, Z
    3308:	8f 7b       	andi	r24, 0xBF	; 191
    330a:	8c 93       	st	X, r24
    330c:	05 c0       	rjmp	.+10     	; 0x3318 <EXTI_u8IntSetSenseControl+0x1f4>
			break;

		default:
			Local_u8ErrorState = 1;
    330e:	81 e0       	ldi	r24, 0x01	; 1
    3310:	89 83       	std	Y+1, r24	; 0x01
    3312:	02 c0       	rjmp	.+4      	; 0x3318 <EXTI_u8IntSetSenseControl+0x1f4>
			break;
		}
	}
	else
	{
		Local_u8ErrorState=1;
    3314:	81 e0       	ldi	r24, 0x01	; 1
    3316:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_u8ErrorState;
    3318:	89 81       	ldd	r24, Y+1	; 0x01
}
    331a:	29 96       	adiw	r28, 0x09	; 9
    331c:	0f b6       	in	r0, 0x3f	; 63
    331e:	f8 94       	cli
    3320:	de bf       	out	0x3e, r29	; 62
    3322:	0f be       	out	0x3f, r0	; 63
    3324:	cd bf       	out	0x3d, r28	; 61
    3326:	cf 91       	pop	r28
    3328:	df 91       	pop	r29
    332a:	08 95       	ret

0000332c <EXTI_u8IntEnable>:

u8 EXTI_u8IntEnable(u8 Copy_u8INT,u8 Copy_u8E)
{
    332c:	df 93       	push	r29
    332e:	cf 93       	push	r28
    3330:	cd b7       	in	r28, 0x3d	; 61
    3332:	de b7       	in	r29, 0x3e	; 62
    3334:	29 97       	sbiw	r28, 0x09	; 9
    3336:	0f b6       	in	r0, 0x3f	; 63
    3338:	f8 94       	cli
    333a:	de bf       	out	0x3e, r29	; 62
    333c:	0f be       	out	0x3f, r0	; 63
    333e:	cd bf       	out	0x3d, r28	; 61
    3340:	8a 83       	std	Y+2, r24	; 0x02
    3342:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState=0;
    3344:	19 82       	std	Y+1, r1	; 0x01

	if(Copy_u8INT==INT0)
    3346:	8a 81       	ldd	r24, Y+2	; 0x02
    3348:	81 30       	cpi	r24, 0x01	; 1
    334a:	19 f5       	brne	.+70     	; 0x3392 <EXTI_u8IntEnable+0x66>
	{
		switch(Copy_u8E)
    334c:	8b 81       	ldd	r24, Y+3	; 0x03
    334e:	28 2f       	mov	r18, r24
    3350:	30 e0       	ldi	r19, 0x00	; 0
    3352:	39 87       	std	Y+9, r19	; 0x09
    3354:	28 87       	std	Y+8, r18	; 0x08
    3356:	88 85       	ldd	r24, Y+8	; 0x08
    3358:	99 85       	ldd	r25, Y+9	; 0x09
    335a:	81 30       	cpi	r24, 0x01	; 1
    335c:	91 05       	cpc	r25, r1
    335e:	31 f0       	breq	.+12     	; 0x336c <EXTI_u8IntEnable+0x40>
    3360:	28 85       	ldd	r18, Y+8	; 0x08
    3362:	39 85       	ldd	r19, Y+9	; 0x09
    3364:	22 30       	cpi	r18, 0x02	; 2
    3366:	31 05       	cpc	r19, r1
    3368:	49 f0       	breq	.+18     	; 0x337c <EXTI_u8IntEnable+0x50>
    336a:	10 c0       	rjmp	.+32     	; 0x338c <EXTI_u8IntEnable+0x60>
		{
		case ENABLE : SET_BIT(GICR,GICR_INT0);
    336c:	ab e5       	ldi	r26, 0x5B	; 91
    336e:	b0 e0       	ldi	r27, 0x00	; 0
    3370:	eb e5       	ldi	r30, 0x5B	; 91
    3372:	f0 e0       	ldi	r31, 0x00	; 0
    3374:	80 81       	ld	r24, Z
    3376:	80 64       	ori	r24, 0x40	; 64
    3378:	8c 93       	st	X, r24
    337a:	59 c0       	rjmp	.+178    	; 0x342e <EXTI_u8IntEnable+0x102>
		break;
		case DISABLE: CLR_BIT(GICR,GICR_INT0);
    337c:	ab e5       	ldi	r26, 0x5B	; 91
    337e:	b0 e0       	ldi	r27, 0x00	; 0
    3380:	eb e5       	ldi	r30, 0x5B	; 91
    3382:	f0 e0       	ldi	r31, 0x00	; 0
    3384:	80 81       	ld	r24, Z
    3386:	8f 7b       	andi	r24, 0xBF	; 191
    3388:	8c 93       	st	X, r24
    338a:	51 c0       	rjmp	.+162    	; 0x342e <EXTI_u8IntEnable+0x102>
		break;
		default :     Local_u8ErrorState=1;
    338c:	81 e0       	ldi	r24, 0x01	; 1
    338e:	89 83       	std	Y+1, r24	; 0x01
    3390:	4e c0       	rjmp	.+156    	; 0x342e <EXTI_u8IntEnable+0x102>
		break;
		}
	}


	else if(Copy_u8INT==INT1)
    3392:	8a 81       	ldd	r24, Y+2	; 0x02
    3394:	82 30       	cpi	r24, 0x02	; 2
    3396:	19 f5       	brne	.+70     	; 0x33de <EXTI_u8IntEnable+0xb2>
	{
		switch(Copy_u8E)
    3398:	8b 81       	ldd	r24, Y+3	; 0x03
    339a:	28 2f       	mov	r18, r24
    339c:	30 e0       	ldi	r19, 0x00	; 0
    339e:	3f 83       	std	Y+7, r19	; 0x07
    33a0:	2e 83       	std	Y+6, r18	; 0x06
    33a2:	8e 81       	ldd	r24, Y+6	; 0x06
    33a4:	9f 81       	ldd	r25, Y+7	; 0x07
    33a6:	81 30       	cpi	r24, 0x01	; 1
    33a8:	91 05       	cpc	r25, r1
    33aa:	31 f0       	breq	.+12     	; 0x33b8 <EXTI_u8IntEnable+0x8c>
    33ac:	2e 81       	ldd	r18, Y+6	; 0x06
    33ae:	3f 81       	ldd	r19, Y+7	; 0x07
    33b0:	22 30       	cpi	r18, 0x02	; 2
    33b2:	31 05       	cpc	r19, r1
    33b4:	49 f0       	breq	.+18     	; 0x33c8 <EXTI_u8IntEnable+0x9c>
    33b6:	10 c0       	rjmp	.+32     	; 0x33d8 <EXTI_u8IntEnable+0xac>
		{
		case ENABLE : SET_BIT(GICR,GICR_INT1);
    33b8:	ab e5       	ldi	r26, 0x5B	; 91
    33ba:	b0 e0       	ldi	r27, 0x00	; 0
    33bc:	eb e5       	ldi	r30, 0x5B	; 91
    33be:	f0 e0       	ldi	r31, 0x00	; 0
    33c0:	80 81       	ld	r24, Z
    33c2:	80 68       	ori	r24, 0x80	; 128
    33c4:	8c 93       	st	X, r24
    33c6:	33 c0       	rjmp	.+102    	; 0x342e <EXTI_u8IntEnable+0x102>
		break;
		case DISABLE: CLR_BIT(GICR,GICR_INT1);
    33c8:	ab e5       	ldi	r26, 0x5B	; 91
    33ca:	b0 e0       	ldi	r27, 0x00	; 0
    33cc:	eb e5       	ldi	r30, 0x5B	; 91
    33ce:	f0 e0       	ldi	r31, 0x00	; 0
    33d0:	80 81       	ld	r24, Z
    33d2:	8f 77       	andi	r24, 0x7F	; 127
    33d4:	8c 93       	st	X, r24
    33d6:	2b c0       	rjmp	.+86     	; 0x342e <EXTI_u8IntEnable+0x102>
		break;
		default : Local_u8ErrorState=1;
    33d8:	81 e0       	ldi	r24, 0x01	; 1
    33da:	89 83       	std	Y+1, r24	; 0x01
    33dc:	28 c0       	rjmp	.+80     	; 0x342e <EXTI_u8IntEnable+0x102>
		break;
		}
	}


	else if(Copy_u8INT==INT2)
    33de:	8a 81       	ldd	r24, Y+2	; 0x02
    33e0:	83 30       	cpi	r24, 0x03	; 3
    33e2:	19 f5       	brne	.+70     	; 0x342a <EXTI_u8IntEnable+0xfe>
	{
		switch(Copy_u8E)
    33e4:	8b 81       	ldd	r24, Y+3	; 0x03
    33e6:	28 2f       	mov	r18, r24
    33e8:	30 e0       	ldi	r19, 0x00	; 0
    33ea:	3d 83       	std	Y+5, r19	; 0x05
    33ec:	2c 83       	std	Y+4, r18	; 0x04
    33ee:	8c 81       	ldd	r24, Y+4	; 0x04
    33f0:	9d 81       	ldd	r25, Y+5	; 0x05
    33f2:	81 30       	cpi	r24, 0x01	; 1
    33f4:	91 05       	cpc	r25, r1
    33f6:	31 f0       	breq	.+12     	; 0x3404 <EXTI_u8IntEnable+0xd8>
    33f8:	2c 81       	ldd	r18, Y+4	; 0x04
    33fa:	3d 81       	ldd	r19, Y+5	; 0x05
    33fc:	22 30       	cpi	r18, 0x02	; 2
    33fe:	31 05       	cpc	r19, r1
    3400:	49 f0       	breq	.+18     	; 0x3414 <EXTI_u8IntEnable+0xe8>
    3402:	10 c0       	rjmp	.+32     	; 0x3424 <EXTI_u8IntEnable+0xf8>
		{
		case ENABLE : SET_BIT(GICR,GICR_INT2);
    3404:	ab e5       	ldi	r26, 0x5B	; 91
    3406:	b0 e0       	ldi	r27, 0x00	; 0
    3408:	eb e5       	ldi	r30, 0x5B	; 91
    340a:	f0 e0       	ldi	r31, 0x00	; 0
    340c:	80 81       	ld	r24, Z
    340e:	80 62       	ori	r24, 0x20	; 32
    3410:	8c 93       	st	X, r24
    3412:	0d c0       	rjmp	.+26     	; 0x342e <EXTI_u8IntEnable+0x102>
		break;
		case DISABLE: CLR_BIT(GICR,GICR_INT2);
    3414:	ab e5       	ldi	r26, 0x5B	; 91
    3416:	b0 e0       	ldi	r27, 0x00	; 0
    3418:	eb e5       	ldi	r30, 0x5B	; 91
    341a:	f0 e0       	ldi	r31, 0x00	; 0
    341c:	80 81       	ld	r24, Z
    341e:	8f 7d       	andi	r24, 0xDF	; 223
    3420:	8c 93       	st	X, r24
    3422:	05 c0       	rjmp	.+10     	; 0x342e <EXTI_u8IntEnable+0x102>
		break;
		default :     Local_u8ErrorState=1;
    3424:	81 e0       	ldi	r24, 0x01	; 1
    3426:	89 83       	std	Y+1, r24	; 0x01
    3428:	02 c0       	rjmp	.+4      	; 0x342e <EXTI_u8IntEnable+0x102>
		}
	}

	else
	{
		Local_u8ErrorState=1;
    342a:	81 e0       	ldi	r24, 0x01	; 1
    342c:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    342e:	89 81       	ldd	r24, Y+1	; 0x01
}
    3430:	29 96       	adiw	r28, 0x09	; 9
    3432:	0f b6       	in	r0, 0x3f	; 63
    3434:	f8 94       	cli
    3436:	de bf       	out	0x3e, r29	; 62
    3438:	0f be       	out	0x3f, r0	; 63
    343a:	cd bf       	out	0x3d, r28	; 61
    343c:	cf 91       	pop	r28
    343e:	df 91       	pop	r29
    3440:	08 95       	ret

00003442 <EXTI_u8Int0ISR>:

u8 EXTI_u8Int0ISR(void (*Int0ISR) (void))
{
    3442:	df 93       	push	r29
    3444:	cf 93       	push	r28
    3446:	00 d0       	rcall	.+0      	; 0x3448 <EXTI_u8Int0ISR+0x6>
    3448:	0f 92       	push	r0
    344a:	cd b7       	in	r28, 0x3d	; 61
    344c:	de b7       	in	r29, 0x3e	; 62
    344e:	9b 83       	std	Y+3, r25	; 0x03
    3450:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorStatus =0;
    3452:	19 82       	std	Y+1, r1	; 0x01

	if(Int0ISR != NULL)
    3454:	8a 81       	ldd	r24, Y+2	; 0x02
    3456:	9b 81       	ldd	r25, Y+3	; 0x03
    3458:	00 97       	sbiw	r24, 0x00	; 0
    345a:	39 f0       	breq	.+14     	; 0x346a <EXTI_u8Int0ISR+0x28>
	{
		Int0Function=Int0ISR;
    345c:	8a 81       	ldd	r24, Y+2	; 0x02
    345e:	9b 81       	ldd	r25, Y+3	; 0x03
    3460:	90 93 a7 01 	sts	0x01A7, r25
    3464:	80 93 a6 01 	sts	0x01A6, r24
    3468:	02 c0       	rjmp	.+4      	; 0x346e <EXTI_u8Int0ISR+0x2c>

	}
	else
	{
		Local_u8ErrorStatus = 2;
    346a:	82 e0       	ldi	r24, 0x02	; 2
    346c:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorStatus;
    346e:	89 81       	ldd	r24, Y+1	; 0x01
}
    3470:	0f 90       	pop	r0
    3472:	0f 90       	pop	r0
    3474:	0f 90       	pop	r0
    3476:	cf 91       	pop	r28
    3478:	df 91       	pop	r29
    347a:	08 95       	ret

0000347c <EXTI_u8Int1ISR>:
u8 EXTI_u8Int1ISR(void (*Int1ISR) (void))
{
    347c:	df 93       	push	r29
    347e:	cf 93       	push	r28
    3480:	00 d0       	rcall	.+0      	; 0x3482 <EXTI_u8Int1ISR+0x6>
    3482:	0f 92       	push	r0
    3484:	cd b7       	in	r28, 0x3d	; 61
    3486:	de b7       	in	r29, 0x3e	; 62
    3488:	9b 83       	std	Y+3, r25	; 0x03
    348a:	8a 83       	std	Y+2, r24	; 0x02
	{
		u8 Local_u8ErrorStatus =0;
    348c:	19 82       	std	Y+1, r1	; 0x01

		if(Int1ISR != NULL)
    348e:	8a 81       	ldd	r24, Y+2	; 0x02
    3490:	9b 81       	ldd	r25, Y+3	; 0x03
    3492:	00 97       	sbiw	r24, 0x00	; 0
    3494:	39 f0       	breq	.+14     	; 0x34a4 <EXTI_u8Int1ISR+0x28>
		{
			Int1Function=Int1ISR;
    3496:	8a 81       	ldd	r24, Y+2	; 0x02
    3498:	9b 81       	ldd	r25, Y+3	; 0x03
    349a:	90 93 a9 01 	sts	0x01A9, r25
    349e:	80 93 a8 01 	sts	0x01A8, r24
    34a2:	02 c0       	rjmp	.+4      	; 0x34a8 <EXTI_u8Int1ISR+0x2c>

		}
		else
		{
			Local_u8ErrorStatus = 2;
    34a4:	82 e0       	ldi	r24, 0x02	; 2
    34a6:	89 83       	std	Y+1, r24	; 0x01
		}
		return Local_u8ErrorStatus;
    34a8:	89 81       	ldd	r24, Y+1	; 0x01
	}


}
    34aa:	0f 90       	pop	r0
    34ac:	0f 90       	pop	r0
    34ae:	0f 90       	pop	r0
    34b0:	cf 91       	pop	r28
    34b2:	df 91       	pop	r29
    34b4:	08 95       	ret

000034b6 <EXTI_u8Int2ISR>:
u8 EXTI_u8Int2ISR(void (*Int2ISR) (void))
{
    34b6:	df 93       	push	r29
    34b8:	cf 93       	push	r28
    34ba:	00 d0       	rcall	.+0      	; 0x34bc <EXTI_u8Int2ISR+0x6>
    34bc:	0f 92       	push	r0
    34be:	cd b7       	in	r28, 0x3d	; 61
    34c0:	de b7       	in	r29, 0x3e	; 62
    34c2:	9b 83       	std	Y+3, r25	; 0x03
    34c4:	8a 83       	std	Y+2, r24	; 0x02
	{
		u8 Local_u8ErrorStatus =0;
    34c6:	19 82       	std	Y+1, r1	; 0x01

		if(Int2ISR != NULL)
    34c8:	8a 81       	ldd	r24, Y+2	; 0x02
    34ca:	9b 81       	ldd	r25, Y+3	; 0x03
    34cc:	00 97       	sbiw	r24, 0x00	; 0
    34ce:	39 f0       	breq	.+14     	; 0x34de <EXTI_u8Int2ISR+0x28>
		{
			Int2Function=Int2ISR;
    34d0:	8a 81       	ldd	r24, Y+2	; 0x02
    34d2:	9b 81       	ldd	r25, Y+3	; 0x03
    34d4:	90 93 ab 01 	sts	0x01AB, r25
    34d8:	80 93 aa 01 	sts	0x01AA, r24
    34dc:	02 c0       	rjmp	.+4      	; 0x34e2 <EXTI_u8Int2ISR+0x2c>

		}
		else
		{
			Local_u8ErrorStatus = 2;
    34de:	82 e0       	ldi	r24, 0x02	; 2
    34e0:	89 83       	std	Y+1, r24	; 0x01
		}
		return Local_u8ErrorStatus;
    34e2:	89 81       	ldd	r24, Y+1	; 0x01
	}


}
    34e4:	0f 90       	pop	r0
    34e6:	0f 90       	pop	r0
    34e8:	0f 90       	pop	r0
    34ea:	cf 91       	pop	r28
    34ec:	df 91       	pop	r29
    34ee:	08 95       	ret

000034f0 <__vector_1>:


void __vector_1(void)     __attribute__((signal));
void __vector_1(void)
{
    34f0:	1f 92       	push	r1
    34f2:	0f 92       	push	r0
    34f4:	0f b6       	in	r0, 0x3f	; 63
    34f6:	0f 92       	push	r0
    34f8:	11 24       	eor	r1, r1
    34fa:	2f 93       	push	r18
    34fc:	3f 93       	push	r19
    34fe:	4f 93       	push	r20
    3500:	5f 93       	push	r21
    3502:	6f 93       	push	r22
    3504:	7f 93       	push	r23
    3506:	8f 93       	push	r24
    3508:	9f 93       	push	r25
    350a:	af 93       	push	r26
    350c:	bf 93       	push	r27
    350e:	ef 93       	push	r30
    3510:	ff 93       	push	r31
    3512:	df 93       	push	r29
    3514:	cf 93       	push	r28
    3516:	cd b7       	in	r28, 0x3d	; 61
    3518:	de b7       	in	r29, 0x3e	; 62
	if(Int0Function!= NULL)
    351a:	80 91 a6 01 	lds	r24, 0x01A6
    351e:	90 91 a7 01 	lds	r25, 0x01A7
    3522:	00 97       	sbiw	r24, 0x00	; 0
    3524:	29 f0       	breq	.+10     	; 0x3530 <__vector_1+0x40>
	{
		Int0Function();
    3526:	e0 91 a6 01 	lds	r30, 0x01A6
    352a:	f0 91 a7 01 	lds	r31, 0x01A7
    352e:	09 95       	icall
	}
	else
	{
		/*DO NOTHING*/
	}
}
    3530:	cf 91       	pop	r28
    3532:	df 91       	pop	r29
    3534:	ff 91       	pop	r31
    3536:	ef 91       	pop	r30
    3538:	bf 91       	pop	r27
    353a:	af 91       	pop	r26
    353c:	9f 91       	pop	r25
    353e:	8f 91       	pop	r24
    3540:	7f 91       	pop	r23
    3542:	6f 91       	pop	r22
    3544:	5f 91       	pop	r21
    3546:	4f 91       	pop	r20
    3548:	3f 91       	pop	r19
    354a:	2f 91       	pop	r18
    354c:	0f 90       	pop	r0
    354e:	0f be       	out	0x3f, r0	; 63
    3550:	0f 90       	pop	r0
    3552:	1f 90       	pop	r1
    3554:	18 95       	reti

00003556 <__vector_2>:

void __vector_2(void)     __attribute__((signal));
void __vector_2(void)
{
    3556:	1f 92       	push	r1
    3558:	0f 92       	push	r0
    355a:	0f b6       	in	r0, 0x3f	; 63
    355c:	0f 92       	push	r0
    355e:	11 24       	eor	r1, r1
    3560:	2f 93       	push	r18
    3562:	3f 93       	push	r19
    3564:	4f 93       	push	r20
    3566:	5f 93       	push	r21
    3568:	6f 93       	push	r22
    356a:	7f 93       	push	r23
    356c:	8f 93       	push	r24
    356e:	9f 93       	push	r25
    3570:	af 93       	push	r26
    3572:	bf 93       	push	r27
    3574:	ef 93       	push	r30
    3576:	ff 93       	push	r31
    3578:	df 93       	push	r29
    357a:	cf 93       	push	r28
    357c:	cd b7       	in	r28, 0x3d	; 61
    357e:	de b7       	in	r29, 0x3e	; 62
	if(Int1Function!=NULL)
    3580:	80 91 a8 01 	lds	r24, 0x01A8
    3584:	90 91 a9 01 	lds	r25, 0x01A9
    3588:	00 97       	sbiw	r24, 0x00	; 0
    358a:	29 f0       	breq	.+10     	; 0x3596 <__vector_2+0x40>
	{
		Int1Function();
    358c:	e0 91 a8 01 	lds	r30, 0x01A8
    3590:	f0 91 a9 01 	lds	r31, 0x01A9
    3594:	09 95       	icall
	}
	else
	{
		/*DO NOTHING*/
	}
}
    3596:	cf 91       	pop	r28
    3598:	df 91       	pop	r29
    359a:	ff 91       	pop	r31
    359c:	ef 91       	pop	r30
    359e:	bf 91       	pop	r27
    35a0:	af 91       	pop	r26
    35a2:	9f 91       	pop	r25
    35a4:	8f 91       	pop	r24
    35a6:	7f 91       	pop	r23
    35a8:	6f 91       	pop	r22
    35aa:	5f 91       	pop	r21
    35ac:	4f 91       	pop	r20
    35ae:	3f 91       	pop	r19
    35b0:	2f 91       	pop	r18
    35b2:	0f 90       	pop	r0
    35b4:	0f be       	out	0x3f, r0	; 63
    35b6:	0f 90       	pop	r0
    35b8:	1f 90       	pop	r1
    35ba:	18 95       	reti

000035bc <__vector_3>:

void __vector_3(void)     __attribute__((signal));
void __vector_3(void)
{
    35bc:	1f 92       	push	r1
    35be:	0f 92       	push	r0
    35c0:	0f b6       	in	r0, 0x3f	; 63
    35c2:	0f 92       	push	r0
    35c4:	11 24       	eor	r1, r1
    35c6:	2f 93       	push	r18
    35c8:	3f 93       	push	r19
    35ca:	4f 93       	push	r20
    35cc:	5f 93       	push	r21
    35ce:	6f 93       	push	r22
    35d0:	7f 93       	push	r23
    35d2:	8f 93       	push	r24
    35d4:	9f 93       	push	r25
    35d6:	af 93       	push	r26
    35d8:	bf 93       	push	r27
    35da:	ef 93       	push	r30
    35dc:	ff 93       	push	r31
    35de:	df 93       	push	r29
    35e0:	cf 93       	push	r28
    35e2:	cd b7       	in	r28, 0x3d	; 61
    35e4:	de b7       	in	r29, 0x3e	; 62
	if(Int2Function!=NULL)
    35e6:	80 91 aa 01 	lds	r24, 0x01AA
    35ea:	90 91 ab 01 	lds	r25, 0x01AB
    35ee:	00 97       	sbiw	r24, 0x00	; 0
    35f0:	29 f0       	breq	.+10     	; 0x35fc <__vector_3+0x40>
	{
		Int2Function();
    35f2:	e0 91 aa 01 	lds	r30, 0x01AA
    35f6:	f0 91 ab 01 	lds	r31, 0x01AB
    35fa:	09 95       	icall
	}
	else
	{
		/*DO NOTHING*/
	}
}
    35fc:	cf 91       	pop	r28
    35fe:	df 91       	pop	r29
    3600:	ff 91       	pop	r31
    3602:	ef 91       	pop	r30
    3604:	bf 91       	pop	r27
    3606:	af 91       	pop	r26
    3608:	9f 91       	pop	r25
    360a:	8f 91       	pop	r24
    360c:	7f 91       	pop	r23
    360e:	6f 91       	pop	r22
    3610:	5f 91       	pop	r21
    3612:	4f 91       	pop	r20
    3614:	3f 91       	pop	r19
    3616:	2f 91       	pop	r18
    3618:	0f 90       	pop	r0
    361a:	0f be       	out	0x3f, r0	; 63
    361c:	0f 90       	pop	r0
    361e:	1f 90       	pop	r1
    3620:	18 95       	reti

00003622 <DIO_u8SetPinDirection>:
/*********************************************************************************/

#include "DIO_interface.h"

u8 DIO_u8SetPinDirection(u8 Copy_u8Port, u8 Copy_u8Pin ,u8 Copy_u8Direction)
{
    3622:	df 93       	push	r29
    3624:	cf 93       	push	r28
    3626:	cd b7       	in	r28, 0x3d	; 61
    3628:	de b7       	in	r29, 0x3e	; 62
    362a:	28 97       	sbiw	r28, 0x08	; 8
    362c:	0f b6       	in	r0, 0x3f	; 63
    362e:	f8 94       	cli
    3630:	de bf       	out	0x3e, r29	; 62
    3632:	0f be       	out	0x3f, r0	; 63
    3634:	cd bf       	out	0x3d, r28	; 61
    3636:	8a 83       	std	Y+2, r24	; 0x02
    3638:	6b 83       	std	Y+3, r22	; 0x03
    363a:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState = 0;
    363c:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_u8Pin > 7)
    363e:	8b 81       	ldd	r24, Y+3	; 0x03
    3640:	88 30       	cpi	r24, 0x08	; 8
    3642:	10 f0       	brcs	.+4      	; 0x3648 <DIO_u8SetPinDirection+0x26>
		Local_u8ErrorState = 1;
    3644:	81 e0       	ldi	r24, 0x01	; 1
    3646:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8Direction == INPUT)
    3648:	8c 81       	ldd	r24, Y+4	; 0x04
    364a:	88 23       	and	r24, r24
    364c:	09 f0       	breq	.+2      	; 0x3650 <DIO_u8SetPinDirection+0x2e>
    364e:	78 c0       	rjmp	.+240    	; 0x3740 <DIO_u8SetPinDirection+0x11e>
	{
		switch (Copy_u8Port)
    3650:	8a 81       	ldd	r24, Y+2	; 0x02
    3652:	28 2f       	mov	r18, r24
    3654:	30 e0       	ldi	r19, 0x00	; 0
    3656:	38 87       	std	Y+8, r19	; 0x08
    3658:	2f 83       	std	Y+7, r18	; 0x07
    365a:	8f 81       	ldd	r24, Y+7	; 0x07
    365c:	98 85       	ldd	r25, Y+8	; 0x08
    365e:	82 30       	cpi	r24, 0x02	; 2
    3660:	91 05       	cpc	r25, r1
    3662:	61 f1       	breq	.+88     	; 0x36bc <DIO_u8SetPinDirection+0x9a>
    3664:	2f 81       	ldd	r18, Y+7	; 0x07
    3666:	38 85       	ldd	r19, Y+8	; 0x08
    3668:	23 30       	cpi	r18, 0x03	; 3
    366a:	31 05       	cpc	r19, r1
    366c:	34 f4       	brge	.+12     	; 0x367a <DIO_u8SetPinDirection+0x58>
    366e:	8f 81       	ldd	r24, Y+7	; 0x07
    3670:	98 85       	ldd	r25, Y+8	; 0x08
    3672:	81 30       	cpi	r24, 0x01	; 1
    3674:	91 05       	cpc	r25, r1
    3676:	69 f0       	breq	.+26     	; 0x3692 <DIO_u8SetPinDirection+0x70>
    3678:	60 c0       	rjmp	.+192    	; 0x373a <DIO_u8SetPinDirection+0x118>
    367a:	2f 81       	ldd	r18, Y+7	; 0x07
    367c:	38 85       	ldd	r19, Y+8	; 0x08
    367e:	23 30       	cpi	r18, 0x03	; 3
    3680:	31 05       	cpc	r19, r1
    3682:	89 f1       	breq	.+98     	; 0x36e6 <DIO_u8SetPinDirection+0xc4>
    3684:	8f 81       	ldd	r24, Y+7	; 0x07
    3686:	98 85       	ldd	r25, Y+8	; 0x08
    3688:	84 30       	cpi	r24, 0x04	; 4
    368a:	91 05       	cpc	r25, r1
    368c:	09 f4       	brne	.+2      	; 0x3690 <DIO_u8SetPinDirection+0x6e>
    368e:	40 c0       	rjmp	.+128    	; 0x3710 <DIO_u8SetPinDirection+0xee>
    3690:	54 c0       	rjmp	.+168    	; 0x373a <DIO_u8SetPinDirection+0x118>
		{
		case PORT_A :
			CLR_BIT(DDRA,Copy_u8Pin);
    3692:	aa e3       	ldi	r26, 0x3A	; 58
    3694:	b0 e0       	ldi	r27, 0x00	; 0
    3696:	ea e3       	ldi	r30, 0x3A	; 58
    3698:	f0 e0       	ldi	r31, 0x00	; 0
    369a:	80 81       	ld	r24, Z
    369c:	48 2f       	mov	r20, r24
    369e:	8b 81       	ldd	r24, Y+3	; 0x03
    36a0:	28 2f       	mov	r18, r24
    36a2:	30 e0       	ldi	r19, 0x00	; 0
    36a4:	81 e0       	ldi	r24, 0x01	; 1
    36a6:	90 e0       	ldi	r25, 0x00	; 0
    36a8:	02 2e       	mov	r0, r18
    36aa:	02 c0       	rjmp	.+4      	; 0x36b0 <DIO_u8SetPinDirection+0x8e>
    36ac:	88 0f       	add	r24, r24
    36ae:	99 1f       	adc	r25, r25
    36b0:	0a 94       	dec	r0
    36b2:	e2 f7       	brpl	.-8      	; 0x36ac <DIO_u8SetPinDirection+0x8a>
    36b4:	80 95       	com	r24
    36b6:	84 23       	and	r24, r20
    36b8:	8c 93       	st	X, r24
    36ba:	bb c0       	rjmp	.+374    	; 0x3832 <DIO_u8SetPinDirection+0x210>
			break;
		case PORT_B :
			CLR_BIT(DDRB,Copy_u8Pin);
    36bc:	a7 e3       	ldi	r26, 0x37	; 55
    36be:	b0 e0       	ldi	r27, 0x00	; 0
    36c0:	e7 e3       	ldi	r30, 0x37	; 55
    36c2:	f0 e0       	ldi	r31, 0x00	; 0
    36c4:	80 81       	ld	r24, Z
    36c6:	48 2f       	mov	r20, r24
    36c8:	8b 81       	ldd	r24, Y+3	; 0x03
    36ca:	28 2f       	mov	r18, r24
    36cc:	30 e0       	ldi	r19, 0x00	; 0
    36ce:	81 e0       	ldi	r24, 0x01	; 1
    36d0:	90 e0       	ldi	r25, 0x00	; 0
    36d2:	02 2e       	mov	r0, r18
    36d4:	02 c0       	rjmp	.+4      	; 0x36da <DIO_u8SetPinDirection+0xb8>
    36d6:	88 0f       	add	r24, r24
    36d8:	99 1f       	adc	r25, r25
    36da:	0a 94       	dec	r0
    36dc:	e2 f7       	brpl	.-8      	; 0x36d6 <DIO_u8SetPinDirection+0xb4>
    36de:	80 95       	com	r24
    36e0:	84 23       	and	r24, r20
    36e2:	8c 93       	st	X, r24
    36e4:	a6 c0       	rjmp	.+332    	; 0x3832 <DIO_u8SetPinDirection+0x210>
			break;
		case PORT_C :
			CLR_BIT(DDRC,Copy_u8Pin);
    36e6:	a4 e3       	ldi	r26, 0x34	; 52
    36e8:	b0 e0       	ldi	r27, 0x00	; 0
    36ea:	e4 e3       	ldi	r30, 0x34	; 52
    36ec:	f0 e0       	ldi	r31, 0x00	; 0
    36ee:	80 81       	ld	r24, Z
    36f0:	48 2f       	mov	r20, r24
    36f2:	8b 81       	ldd	r24, Y+3	; 0x03
    36f4:	28 2f       	mov	r18, r24
    36f6:	30 e0       	ldi	r19, 0x00	; 0
    36f8:	81 e0       	ldi	r24, 0x01	; 1
    36fa:	90 e0       	ldi	r25, 0x00	; 0
    36fc:	02 2e       	mov	r0, r18
    36fe:	02 c0       	rjmp	.+4      	; 0x3704 <DIO_u8SetPinDirection+0xe2>
    3700:	88 0f       	add	r24, r24
    3702:	99 1f       	adc	r25, r25
    3704:	0a 94       	dec	r0
    3706:	e2 f7       	brpl	.-8      	; 0x3700 <DIO_u8SetPinDirection+0xde>
    3708:	80 95       	com	r24
    370a:	84 23       	and	r24, r20
    370c:	8c 93       	st	X, r24
    370e:	91 c0       	rjmp	.+290    	; 0x3832 <DIO_u8SetPinDirection+0x210>
			break;
		case PORT_D :
			CLR_BIT(DDRD,Copy_u8Pin);
    3710:	a1 e3       	ldi	r26, 0x31	; 49
    3712:	b0 e0       	ldi	r27, 0x00	; 0
    3714:	e1 e3       	ldi	r30, 0x31	; 49
    3716:	f0 e0       	ldi	r31, 0x00	; 0
    3718:	80 81       	ld	r24, Z
    371a:	48 2f       	mov	r20, r24
    371c:	8b 81       	ldd	r24, Y+3	; 0x03
    371e:	28 2f       	mov	r18, r24
    3720:	30 e0       	ldi	r19, 0x00	; 0
    3722:	81 e0       	ldi	r24, 0x01	; 1
    3724:	90 e0       	ldi	r25, 0x00	; 0
    3726:	02 2e       	mov	r0, r18
    3728:	02 c0       	rjmp	.+4      	; 0x372e <DIO_u8SetPinDirection+0x10c>
    372a:	88 0f       	add	r24, r24
    372c:	99 1f       	adc	r25, r25
    372e:	0a 94       	dec	r0
    3730:	e2 f7       	brpl	.-8      	; 0x372a <DIO_u8SetPinDirection+0x108>
    3732:	80 95       	com	r24
    3734:	84 23       	and	r24, r20
    3736:	8c 93       	st	X, r24
    3738:	7c c0       	rjmp	.+248    	; 0x3832 <DIO_u8SetPinDirection+0x210>
			break;
		default:
			Local_u8ErrorState =1;
    373a:	81 e0       	ldi	r24, 0x01	; 1
    373c:	89 83       	std	Y+1, r24	; 0x01
    373e:	79 c0       	rjmp	.+242    	; 0x3832 <DIO_u8SetPinDirection+0x210>
			break;
		}
	}
	else if(Copy_u8Direction == OUTPUT)
    3740:	8c 81       	ldd	r24, Y+4	; 0x04
    3742:	81 30       	cpi	r24, 0x01	; 1
    3744:	09 f0       	breq	.+2      	; 0x3748 <DIO_u8SetPinDirection+0x126>
    3746:	73 c0       	rjmp	.+230    	; 0x382e <DIO_u8SetPinDirection+0x20c>
	{
		switch (Copy_u8Port)
    3748:	8a 81       	ldd	r24, Y+2	; 0x02
    374a:	28 2f       	mov	r18, r24
    374c:	30 e0       	ldi	r19, 0x00	; 0
    374e:	3e 83       	std	Y+6, r19	; 0x06
    3750:	2d 83       	std	Y+5, r18	; 0x05
    3752:	8d 81       	ldd	r24, Y+5	; 0x05
    3754:	9e 81       	ldd	r25, Y+6	; 0x06
    3756:	82 30       	cpi	r24, 0x02	; 2
    3758:	91 05       	cpc	r25, r1
    375a:	51 f1       	breq	.+84     	; 0x37b0 <DIO_u8SetPinDirection+0x18e>
    375c:	2d 81       	ldd	r18, Y+5	; 0x05
    375e:	3e 81       	ldd	r19, Y+6	; 0x06
    3760:	23 30       	cpi	r18, 0x03	; 3
    3762:	31 05       	cpc	r19, r1
    3764:	34 f4       	brge	.+12     	; 0x3772 <DIO_u8SetPinDirection+0x150>
    3766:	8d 81       	ldd	r24, Y+5	; 0x05
    3768:	9e 81       	ldd	r25, Y+6	; 0x06
    376a:	81 30       	cpi	r24, 0x01	; 1
    376c:	91 05       	cpc	r25, r1
    376e:	61 f0       	breq	.+24     	; 0x3788 <DIO_u8SetPinDirection+0x166>
    3770:	5b c0       	rjmp	.+182    	; 0x3828 <DIO_u8SetPinDirection+0x206>
    3772:	2d 81       	ldd	r18, Y+5	; 0x05
    3774:	3e 81       	ldd	r19, Y+6	; 0x06
    3776:	23 30       	cpi	r18, 0x03	; 3
    3778:	31 05       	cpc	r19, r1
    377a:	71 f1       	breq	.+92     	; 0x37d8 <DIO_u8SetPinDirection+0x1b6>
    377c:	8d 81       	ldd	r24, Y+5	; 0x05
    377e:	9e 81       	ldd	r25, Y+6	; 0x06
    3780:	84 30       	cpi	r24, 0x04	; 4
    3782:	91 05       	cpc	r25, r1
    3784:	e9 f1       	breq	.+122    	; 0x3800 <DIO_u8SetPinDirection+0x1de>
    3786:	50 c0       	rjmp	.+160    	; 0x3828 <DIO_u8SetPinDirection+0x206>
		{
		case PORT_A :
			SET_BIT(DDRA,Copy_u8Pin);
    3788:	aa e3       	ldi	r26, 0x3A	; 58
    378a:	b0 e0       	ldi	r27, 0x00	; 0
    378c:	ea e3       	ldi	r30, 0x3A	; 58
    378e:	f0 e0       	ldi	r31, 0x00	; 0
    3790:	80 81       	ld	r24, Z
    3792:	48 2f       	mov	r20, r24
    3794:	8b 81       	ldd	r24, Y+3	; 0x03
    3796:	28 2f       	mov	r18, r24
    3798:	30 e0       	ldi	r19, 0x00	; 0
    379a:	81 e0       	ldi	r24, 0x01	; 1
    379c:	90 e0       	ldi	r25, 0x00	; 0
    379e:	02 2e       	mov	r0, r18
    37a0:	02 c0       	rjmp	.+4      	; 0x37a6 <DIO_u8SetPinDirection+0x184>
    37a2:	88 0f       	add	r24, r24
    37a4:	99 1f       	adc	r25, r25
    37a6:	0a 94       	dec	r0
    37a8:	e2 f7       	brpl	.-8      	; 0x37a2 <DIO_u8SetPinDirection+0x180>
    37aa:	84 2b       	or	r24, r20
    37ac:	8c 93       	st	X, r24
    37ae:	41 c0       	rjmp	.+130    	; 0x3832 <DIO_u8SetPinDirection+0x210>
			break;
		case PORT_B :
			SET_BIT(DDRB,Copy_u8Pin);
    37b0:	a7 e3       	ldi	r26, 0x37	; 55
    37b2:	b0 e0       	ldi	r27, 0x00	; 0
    37b4:	e7 e3       	ldi	r30, 0x37	; 55
    37b6:	f0 e0       	ldi	r31, 0x00	; 0
    37b8:	80 81       	ld	r24, Z
    37ba:	48 2f       	mov	r20, r24
    37bc:	8b 81       	ldd	r24, Y+3	; 0x03
    37be:	28 2f       	mov	r18, r24
    37c0:	30 e0       	ldi	r19, 0x00	; 0
    37c2:	81 e0       	ldi	r24, 0x01	; 1
    37c4:	90 e0       	ldi	r25, 0x00	; 0
    37c6:	02 2e       	mov	r0, r18
    37c8:	02 c0       	rjmp	.+4      	; 0x37ce <DIO_u8SetPinDirection+0x1ac>
    37ca:	88 0f       	add	r24, r24
    37cc:	99 1f       	adc	r25, r25
    37ce:	0a 94       	dec	r0
    37d0:	e2 f7       	brpl	.-8      	; 0x37ca <DIO_u8SetPinDirection+0x1a8>
    37d2:	84 2b       	or	r24, r20
    37d4:	8c 93       	st	X, r24
    37d6:	2d c0       	rjmp	.+90     	; 0x3832 <DIO_u8SetPinDirection+0x210>
			break;
		case PORT_C :
			SET_BIT(DDRC,Copy_u8Pin);
    37d8:	a4 e3       	ldi	r26, 0x34	; 52
    37da:	b0 e0       	ldi	r27, 0x00	; 0
    37dc:	e4 e3       	ldi	r30, 0x34	; 52
    37de:	f0 e0       	ldi	r31, 0x00	; 0
    37e0:	80 81       	ld	r24, Z
    37e2:	48 2f       	mov	r20, r24
    37e4:	8b 81       	ldd	r24, Y+3	; 0x03
    37e6:	28 2f       	mov	r18, r24
    37e8:	30 e0       	ldi	r19, 0x00	; 0
    37ea:	81 e0       	ldi	r24, 0x01	; 1
    37ec:	90 e0       	ldi	r25, 0x00	; 0
    37ee:	02 2e       	mov	r0, r18
    37f0:	02 c0       	rjmp	.+4      	; 0x37f6 <DIO_u8SetPinDirection+0x1d4>
    37f2:	88 0f       	add	r24, r24
    37f4:	99 1f       	adc	r25, r25
    37f6:	0a 94       	dec	r0
    37f8:	e2 f7       	brpl	.-8      	; 0x37f2 <DIO_u8SetPinDirection+0x1d0>
    37fa:	84 2b       	or	r24, r20
    37fc:	8c 93       	st	X, r24
    37fe:	19 c0       	rjmp	.+50     	; 0x3832 <DIO_u8SetPinDirection+0x210>
			break;
		case PORT_D :
			SET_BIT(DDRD,Copy_u8Pin);
    3800:	a1 e3       	ldi	r26, 0x31	; 49
    3802:	b0 e0       	ldi	r27, 0x00	; 0
    3804:	e1 e3       	ldi	r30, 0x31	; 49
    3806:	f0 e0       	ldi	r31, 0x00	; 0
    3808:	80 81       	ld	r24, Z
    380a:	48 2f       	mov	r20, r24
    380c:	8b 81       	ldd	r24, Y+3	; 0x03
    380e:	28 2f       	mov	r18, r24
    3810:	30 e0       	ldi	r19, 0x00	; 0
    3812:	81 e0       	ldi	r24, 0x01	; 1
    3814:	90 e0       	ldi	r25, 0x00	; 0
    3816:	02 2e       	mov	r0, r18
    3818:	02 c0       	rjmp	.+4      	; 0x381e <DIO_u8SetPinDirection+0x1fc>
    381a:	88 0f       	add	r24, r24
    381c:	99 1f       	adc	r25, r25
    381e:	0a 94       	dec	r0
    3820:	e2 f7       	brpl	.-8      	; 0x381a <DIO_u8SetPinDirection+0x1f8>
    3822:	84 2b       	or	r24, r20
    3824:	8c 93       	st	X, r24
    3826:	05 c0       	rjmp	.+10     	; 0x3832 <DIO_u8SetPinDirection+0x210>
			break;
		default:
			Local_u8ErrorState =1;
    3828:	81 e0       	ldi	r24, 0x01	; 1
    382a:	89 83       	std	Y+1, r24	; 0x01
    382c:	02 c0       	rjmp	.+4      	; 0x3832 <DIO_u8SetPinDirection+0x210>
			break;
		}
	}
	else
	{
		Local_u8ErrorState =1;
    382e:	81 e0       	ldi	r24, 0x01	; 1
    3830:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    3832:	89 81       	ldd	r24, Y+1	; 0x01
}
    3834:	28 96       	adiw	r28, 0x08	; 8
    3836:	0f b6       	in	r0, 0x3f	; 63
    3838:	f8 94       	cli
    383a:	de bf       	out	0x3e, r29	; 62
    383c:	0f be       	out	0x3f, r0	; 63
    383e:	cd bf       	out	0x3d, r28	; 61
    3840:	cf 91       	pop	r28
    3842:	df 91       	pop	r29
    3844:	08 95       	ret

00003846 <DIO_u8SetPortDirection>:
u8 DIO_u8SetPortDirection(u8 Copy_u8Port, u8 Copy_u8Direction)
{
    3846:	df 93       	push	r29
    3848:	cf 93       	push	r28
    384a:	00 d0       	rcall	.+0      	; 0x384c <DIO_u8SetPortDirection+0x6>
    384c:	00 d0       	rcall	.+0      	; 0x384e <DIO_u8SetPortDirection+0x8>
    384e:	0f 92       	push	r0
    3850:	cd b7       	in	r28, 0x3d	; 61
    3852:	de b7       	in	r29, 0x3e	; 62
    3854:	8a 83       	std	Y+2, r24	; 0x02
    3856:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState =0;
    3858:	19 82       	std	Y+1, r1	; 0x01
	switch (Copy_u8Port)
    385a:	8a 81       	ldd	r24, Y+2	; 0x02
    385c:	28 2f       	mov	r18, r24
    385e:	30 e0       	ldi	r19, 0x00	; 0
    3860:	3d 83       	std	Y+5, r19	; 0x05
    3862:	2c 83       	std	Y+4, r18	; 0x04
    3864:	8c 81       	ldd	r24, Y+4	; 0x04
    3866:	9d 81       	ldd	r25, Y+5	; 0x05
    3868:	82 30       	cpi	r24, 0x02	; 2
    386a:	91 05       	cpc	r25, r1
    386c:	d9 f0       	breq	.+54     	; 0x38a4 <DIO_u8SetPortDirection+0x5e>
    386e:	2c 81       	ldd	r18, Y+4	; 0x04
    3870:	3d 81       	ldd	r19, Y+5	; 0x05
    3872:	23 30       	cpi	r18, 0x03	; 3
    3874:	31 05       	cpc	r19, r1
    3876:	34 f4       	brge	.+12     	; 0x3884 <DIO_u8SetPortDirection+0x3e>
    3878:	8c 81       	ldd	r24, Y+4	; 0x04
    387a:	9d 81       	ldd	r25, Y+5	; 0x05
    387c:	81 30       	cpi	r24, 0x01	; 1
    387e:	91 05       	cpc	r25, r1
    3880:	61 f0       	breq	.+24     	; 0x389a <DIO_u8SetPortDirection+0x54>
    3882:	1f c0       	rjmp	.+62     	; 0x38c2 <DIO_u8SetPortDirection+0x7c>
    3884:	2c 81       	ldd	r18, Y+4	; 0x04
    3886:	3d 81       	ldd	r19, Y+5	; 0x05
    3888:	23 30       	cpi	r18, 0x03	; 3
    388a:	31 05       	cpc	r19, r1
    388c:	81 f0       	breq	.+32     	; 0x38ae <DIO_u8SetPortDirection+0x68>
    388e:	8c 81       	ldd	r24, Y+4	; 0x04
    3890:	9d 81       	ldd	r25, Y+5	; 0x05
    3892:	84 30       	cpi	r24, 0x04	; 4
    3894:	91 05       	cpc	r25, r1
    3896:	81 f0       	breq	.+32     	; 0x38b8 <DIO_u8SetPortDirection+0x72>
    3898:	14 c0       	rjmp	.+40     	; 0x38c2 <DIO_u8SetPortDirection+0x7c>
	{
	case PORT_A :
		DDRA = Copy_u8Direction;
    389a:	ea e3       	ldi	r30, 0x3A	; 58
    389c:	f0 e0       	ldi	r31, 0x00	; 0
    389e:	8b 81       	ldd	r24, Y+3	; 0x03
    38a0:	80 83       	st	Z, r24
    38a2:	11 c0       	rjmp	.+34     	; 0x38c6 <DIO_u8SetPortDirection+0x80>
		break;
	case PORT_B :
		DDRB = Copy_u8Direction;
    38a4:	e7 e3       	ldi	r30, 0x37	; 55
    38a6:	f0 e0       	ldi	r31, 0x00	; 0
    38a8:	8b 81       	ldd	r24, Y+3	; 0x03
    38aa:	80 83       	st	Z, r24
    38ac:	0c c0       	rjmp	.+24     	; 0x38c6 <DIO_u8SetPortDirection+0x80>
		break;
	case PORT_C :
		DDRC = Copy_u8Direction;
    38ae:	e4 e3       	ldi	r30, 0x34	; 52
    38b0:	f0 e0       	ldi	r31, 0x00	; 0
    38b2:	8b 81       	ldd	r24, Y+3	; 0x03
    38b4:	80 83       	st	Z, r24
    38b6:	07 c0       	rjmp	.+14     	; 0x38c6 <DIO_u8SetPortDirection+0x80>
		break;
	case PORT_D :
		DDRD = Copy_u8Direction;
    38b8:	e1 e3       	ldi	r30, 0x31	; 49
    38ba:	f0 e0       	ldi	r31, 0x00	; 0
    38bc:	8b 81       	ldd	r24, Y+3	; 0x03
    38be:	80 83       	st	Z, r24
    38c0:	02 c0       	rjmp	.+4      	; 0x38c6 <DIO_u8SetPortDirection+0x80>
		break;
	default :
		Local_u8ErrorState =1;
    38c2:	81 e0       	ldi	r24, 0x01	; 1
    38c4:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	return Local_u8ErrorState;
    38c6:	89 81       	ldd	r24, Y+1	; 0x01
}
    38c8:	0f 90       	pop	r0
    38ca:	0f 90       	pop	r0
    38cc:	0f 90       	pop	r0
    38ce:	0f 90       	pop	r0
    38d0:	0f 90       	pop	r0
    38d2:	cf 91       	pop	r28
    38d4:	df 91       	pop	r29
    38d6:	08 95       	ret

000038d8 <DIO_u8SetPinValue>:
u8 DIO_u8SetPinValue(u8 Copy_u8Port, u8 Copy_u8Pin ,u8 Copy_u8Value)
{
    38d8:	df 93       	push	r29
    38da:	cf 93       	push	r28
    38dc:	cd b7       	in	r28, 0x3d	; 61
    38de:	de b7       	in	r29, 0x3e	; 62
    38e0:	28 97       	sbiw	r28, 0x08	; 8
    38e2:	0f b6       	in	r0, 0x3f	; 63
    38e4:	f8 94       	cli
    38e6:	de bf       	out	0x3e, r29	; 62
    38e8:	0f be       	out	0x3f, r0	; 63
    38ea:	cd bf       	out	0x3d, r28	; 61
    38ec:	8a 83       	std	Y+2, r24	; 0x02
    38ee:	6b 83       	std	Y+3, r22	; 0x03
    38f0:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState =0;
    38f2:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_u8Pin>7)
    38f4:	8b 81       	ldd	r24, Y+3	; 0x03
    38f6:	88 30       	cpi	r24, 0x08	; 8
    38f8:	10 f0       	brcs	.+4      	; 0x38fe <DIO_u8SetPinValue+0x26>
		Local_u8ErrorState =1;
    38fa:	81 e0       	ldi	r24, 0x01	; 1
    38fc:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8Value == LOW)
    38fe:	8c 81       	ldd	r24, Y+4	; 0x04
    3900:	88 23       	and	r24, r24
    3902:	09 f0       	breq	.+2      	; 0x3906 <DIO_u8SetPinValue+0x2e>
    3904:	78 c0       	rjmp	.+240    	; 0x39f6 <DIO_u8SetPinValue+0x11e>
	{
		switch (Copy_u8Port)
    3906:	8a 81       	ldd	r24, Y+2	; 0x02
    3908:	28 2f       	mov	r18, r24
    390a:	30 e0       	ldi	r19, 0x00	; 0
    390c:	38 87       	std	Y+8, r19	; 0x08
    390e:	2f 83       	std	Y+7, r18	; 0x07
    3910:	8f 81       	ldd	r24, Y+7	; 0x07
    3912:	98 85       	ldd	r25, Y+8	; 0x08
    3914:	82 30       	cpi	r24, 0x02	; 2
    3916:	91 05       	cpc	r25, r1
    3918:	61 f1       	breq	.+88     	; 0x3972 <DIO_u8SetPinValue+0x9a>
    391a:	2f 81       	ldd	r18, Y+7	; 0x07
    391c:	38 85       	ldd	r19, Y+8	; 0x08
    391e:	23 30       	cpi	r18, 0x03	; 3
    3920:	31 05       	cpc	r19, r1
    3922:	34 f4       	brge	.+12     	; 0x3930 <DIO_u8SetPinValue+0x58>
    3924:	8f 81       	ldd	r24, Y+7	; 0x07
    3926:	98 85       	ldd	r25, Y+8	; 0x08
    3928:	81 30       	cpi	r24, 0x01	; 1
    392a:	91 05       	cpc	r25, r1
    392c:	69 f0       	breq	.+26     	; 0x3948 <DIO_u8SetPinValue+0x70>
    392e:	60 c0       	rjmp	.+192    	; 0x39f0 <DIO_u8SetPinValue+0x118>
    3930:	2f 81       	ldd	r18, Y+7	; 0x07
    3932:	38 85       	ldd	r19, Y+8	; 0x08
    3934:	23 30       	cpi	r18, 0x03	; 3
    3936:	31 05       	cpc	r19, r1
    3938:	89 f1       	breq	.+98     	; 0x399c <DIO_u8SetPinValue+0xc4>
    393a:	8f 81       	ldd	r24, Y+7	; 0x07
    393c:	98 85       	ldd	r25, Y+8	; 0x08
    393e:	84 30       	cpi	r24, 0x04	; 4
    3940:	91 05       	cpc	r25, r1
    3942:	09 f4       	brne	.+2      	; 0x3946 <DIO_u8SetPinValue+0x6e>
    3944:	40 c0       	rjmp	.+128    	; 0x39c6 <DIO_u8SetPinValue+0xee>
    3946:	54 c0       	rjmp	.+168    	; 0x39f0 <DIO_u8SetPinValue+0x118>
		{
		case PORT_A :
			CLR_BIT(PORTA,Copy_u8Pin);
    3948:	ab e3       	ldi	r26, 0x3B	; 59
    394a:	b0 e0       	ldi	r27, 0x00	; 0
    394c:	eb e3       	ldi	r30, 0x3B	; 59
    394e:	f0 e0       	ldi	r31, 0x00	; 0
    3950:	80 81       	ld	r24, Z
    3952:	48 2f       	mov	r20, r24
    3954:	8b 81       	ldd	r24, Y+3	; 0x03
    3956:	28 2f       	mov	r18, r24
    3958:	30 e0       	ldi	r19, 0x00	; 0
    395a:	81 e0       	ldi	r24, 0x01	; 1
    395c:	90 e0       	ldi	r25, 0x00	; 0
    395e:	02 2e       	mov	r0, r18
    3960:	02 c0       	rjmp	.+4      	; 0x3966 <DIO_u8SetPinValue+0x8e>
    3962:	88 0f       	add	r24, r24
    3964:	99 1f       	adc	r25, r25
    3966:	0a 94       	dec	r0
    3968:	e2 f7       	brpl	.-8      	; 0x3962 <DIO_u8SetPinValue+0x8a>
    396a:	80 95       	com	r24
    396c:	84 23       	and	r24, r20
    396e:	8c 93       	st	X, r24
    3970:	bb c0       	rjmp	.+374    	; 0x3ae8 <DIO_u8SetPinValue+0x210>
			break;
		case PORT_B :
			CLR_BIT(PORTB,Copy_u8Pin);
    3972:	a8 e3       	ldi	r26, 0x38	; 56
    3974:	b0 e0       	ldi	r27, 0x00	; 0
    3976:	e8 e3       	ldi	r30, 0x38	; 56
    3978:	f0 e0       	ldi	r31, 0x00	; 0
    397a:	80 81       	ld	r24, Z
    397c:	48 2f       	mov	r20, r24
    397e:	8b 81       	ldd	r24, Y+3	; 0x03
    3980:	28 2f       	mov	r18, r24
    3982:	30 e0       	ldi	r19, 0x00	; 0
    3984:	81 e0       	ldi	r24, 0x01	; 1
    3986:	90 e0       	ldi	r25, 0x00	; 0
    3988:	02 2e       	mov	r0, r18
    398a:	02 c0       	rjmp	.+4      	; 0x3990 <DIO_u8SetPinValue+0xb8>
    398c:	88 0f       	add	r24, r24
    398e:	99 1f       	adc	r25, r25
    3990:	0a 94       	dec	r0
    3992:	e2 f7       	brpl	.-8      	; 0x398c <DIO_u8SetPinValue+0xb4>
    3994:	80 95       	com	r24
    3996:	84 23       	and	r24, r20
    3998:	8c 93       	st	X, r24
    399a:	a6 c0       	rjmp	.+332    	; 0x3ae8 <DIO_u8SetPinValue+0x210>
			break;
		case PORT_C :
			CLR_BIT(PORTC,Copy_u8Pin);
    399c:	a5 e3       	ldi	r26, 0x35	; 53
    399e:	b0 e0       	ldi	r27, 0x00	; 0
    39a0:	e5 e3       	ldi	r30, 0x35	; 53
    39a2:	f0 e0       	ldi	r31, 0x00	; 0
    39a4:	80 81       	ld	r24, Z
    39a6:	48 2f       	mov	r20, r24
    39a8:	8b 81       	ldd	r24, Y+3	; 0x03
    39aa:	28 2f       	mov	r18, r24
    39ac:	30 e0       	ldi	r19, 0x00	; 0
    39ae:	81 e0       	ldi	r24, 0x01	; 1
    39b0:	90 e0       	ldi	r25, 0x00	; 0
    39b2:	02 2e       	mov	r0, r18
    39b4:	02 c0       	rjmp	.+4      	; 0x39ba <DIO_u8SetPinValue+0xe2>
    39b6:	88 0f       	add	r24, r24
    39b8:	99 1f       	adc	r25, r25
    39ba:	0a 94       	dec	r0
    39bc:	e2 f7       	brpl	.-8      	; 0x39b6 <DIO_u8SetPinValue+0xde>
    39be:	80 95       	com	r24
    39c0:	84 23       	and	r24, r20
    39c2:	8c 93       	st	X, r24
    39c4:	91 c0       	rjmp	.+290    	; 0x3ae8 <DIO_u8SetPinValue+0x210>
			break;
		case PORT_D :
			CLR_BIT(PORTD,Copy_u8Pin);
    39c6:	a2 e3       	ldi	r26, 0x32	; 50
    39c8:	b0 e0       	ldi	r27, 0x00	; 0
    39ca:	e2 e3       	ldi	r30, 0x32	; 50
    39cc:	f0 e0       	ldi	r31, 0x00	; 0
    39ce:	80 81       	ld	r24, Z
    39d0:	48 2f       	mov	r20, r24
    39d2:	8b 81       	ldd	r24, Y+3	; 0x03
    39d4:	28 2f       	mov	r18, r24
    39d6:	30 e0       	ldi	r19, 0x00	; 0
    39d8:	81 e0       	ldi	r24, 0x01	; 1
    39da:	90 e0       	ldi	r25, 0x00	; 0
    39dc:	02 2e       	mov	r0, r18
    39de:	02 c0       	rjmp	.+4      	; 0x39e4 <DIO_u8SetPinValue+0x10c>
    39e0:	88 0f       	add	r24, r24
    39e2:	99 1f       	adc	r25, r25
    39e4:	0a 94       	dec	r0
    39e6:	e2 f7       	brpl	.-8      	; 0x39e0 <DIO_u8SetPinValue+0x108>
    39e8:	80 95       	com	r24
    39ea:	84 23       	and	r24, r20
    39ec:	8c 93       	st	X, r24
    39ee:	7c c0       	rjmp	.+248    	; 0x3ae8 <DIO_u8SetPinValue+0x210>
			break;
		default:
			Local_u8ErrorState =1;
    39f0:	81 e0       	ldi	r24, 0x01	; 1
    39f2:	89 83       	std	Y+1, r24	; 0x01
    39f4:	79 c0       	rjmp	.+242    	; 0x3ae8 <DIO_u8SetPinValue+0x210>
			break;
		}
	}
	else if(Copy_u8Value == HIGH)
    39f6:	8c 81       	ldd	r24, Y+4	; 0x04
    39f8:	81 30       	cpi	r24, 0x01	; 1
    39fa:	09 f0       	breq	.+2      	; 0x39fe <DIO_u8SetPinValue+0x126>
    39fc:	73 c0       	rjmp	.+230    	; 0x3ae4 <DIO_u8SetPinValue+0x20c>
	{
		switch (Copy_u8Port)
    39fe:	8a 81       	ldd	r24, Y+2	; 0x02
    3a00:	28 2f       	mov	r18, r24
    3a02:	30 e0       	ldi	r19, 0x00	; 0
    3a04:	3e 83       	std	Y+6, r19	; 0x06
    3a06:	2d 83       	std	Y+5, r18	; 0x05
    3a08:	8d 81       	ldd	r24, Y+5	; 0x05
    3a0a:	9e 81       	ldd	r25, Y+6	; 0x06
    3a0c:	82 30       	cpi	r24, 0x02	; 2
    3a0e:	91 05       	cpc	r25, r1
    3a10:	51 f1       	breq	.+84     	; 0x3a66 <DIO_u8SetPinValue+0x18e>
    3a12:	2d 81       	ldd	r18, Y+5	; 0x05
    3a14:	3e 81       	ldd	r19, Y+6	; 0x06
    3a16:	23 30       	cpi	r18, 0x03	; 3
    3a18:	31 05       	cpc	r19, r1
    3a1a:	34 f4       	brge	.+12     	; 0x3a28 <DIO_u8SetPinValue+0x150>
    3a1c:	8d 81       	ldd	r24, Y+5	; 0x05
    3a1e:	9e 81       	ldd	r25, Y+6	; 0x06
    3a20:	81 30       	cpi	r24, 0x01	; 1
    3a22:	91 05       	cpc	r25, r1
    3a24:	61 f0       	breq	.+24     	; 0x3a3e <DIO_u8SetPinValue+0x166>
    3a26:	5b c0       	rjmp	.+182    	; 0x3ade <DIO_u8SetPinValue+0x206>
    3a28:	2d 81       	ldd	r18, Y+5	; 0x05
    3a2a:	3e 81       	ldd	r19, Y+6	; 0x06
    3a2c:	23 30       	cpi	r18, 0x03	; 3
    3a2e:	31 05       	cpc	r19, r1
    3a30:	71 f1       	breq	.+92     	; 0x3a8e <DIO_u8SetPinValue+0x1b6>
    3a32:	8d 81       	ldd	r24, Y+5	; 0x05
    3a34:	9e 81       	ldd	r25, Y+6	; 0x06
    3a36:	84 30       	cpi	r24, 0x04	; 4
    3a38:	91 05       	cpc	r25, r1
    3a3a:	e9 f1       	breq	.+122    	; 0x3ab6 <DIO_u8SetPinValue+0x1de>
    3a3c:	50 c0       	rjmp	.+160    	; 0x3ade <DIO_u8SetPinValue+0x206>
		{
		case PORT_A :
			SET_BIT(PORTA,Copy_u8Pin);
    3a3e:	ab e3       	ldi	r26, 0x3B	; 59
    3a40:	b0 e0       	ldi	r27, 0x00	; 0
    3a42:	eb e3       	ldi	r30, 0x3B	; 59
    3a44:	f0 e0       	ldi	r31, 0x00	; 0
    3a46:	80 81       	ld	r24, Z
    3a48:	48 2f       	mov	r20, r24
    3a4a:	8b 81       	ldd	r24, Y+3	; 0x03
    3a4c:	28 2f       	mov	r18, r24
    3a4e:	30 e0       	ldi	r19, 0x00	; 0
    3a50:	81 e0       	ldi	r24, 0x01	; 1
    3a52:	90 e0       	ldi	r25, 0x00	; 0
    3a54:	02 2e       	mov	r0, r18
    3a56:	02 c0       	rjmp	.+4      	; 0x3a5c <DIO_u8SetPinValue+0x184>
    3a58:	88 0f       	add	r24, r24
    3a5a:	99 1f       	adc	r25, r25
    3a5c:	0a 94       	dec	r0
    3a5e:	e2 f7       	brpl	.-8      	; 0x3a58 <DIO_u8SetPinValue+0x180>
    3a60:	84 2b       	or	r24, r20
    3a62:	8c 93       	st	X, r24
    3a64:	41 c0       	rjmp	.+130    	; 0x3ae8 <DIO_u8SetPinValue+0x210>
			break;
		case PORT_B :
			SET_BIT(PORTB,Copy_u8Pin);
    3a66:	a8 e3       	ldi	r26, 0x38	; 56
    3a68:	b0 e0       	ldi	r27, 0x00	; 0
    3a6a:	e8 e3       	ldi	r30, 0x38	; 56
    3a6c:	f0 e0       	ldi	r31, 0x00	; 0
    3a6e:	80 81       	ld	r24, Z
    3a70:	48 2f       	mov	r20, r24
    3a72:	8b 81       	ldd	r24, Y+3	; 0x03
    3a74:	28 2f       	mov	r18, r24
    3a76:	30 e0       	ldi	r19, 0x00	; 0
    3a78:	81 e0       	ldi	r24, 0x01	; 1
    3a7a:	90 e0       	ldi	r25, 0x00	; 0
    3a7c:	02 2e       	mov	r0, r18
    3a7e:	02 c0       	rjmp	.+4      	; 0x3a84 <DIO_u8SetPinValue+0x1ac>
    3a80:	88 0f       	add	r24, r24
    3a82:	99 1f       	adc	r25, r25
    3a84:	0a 94       	dec	r0
    3a86:	e2 f7       	brpl	.-8      	; 0x3a80 <DIO_u8SetPinValue+0x1a8>
    3a88:	84 2b       	or	r24, r20
    3a8a:	8c 93       	st	X, r24
    3a8c:	2d c0       	rjmp	.+90     	; 0x3ae8 <DIO_u8SetPinValue+0x210>
			break;
		case PORT_C :
			SET_BIT(PORTC,Copy_u8Pin);
    3a8e:	a5 e3       	ldi	r26, 0x35	; 53
    3a90:	b0 e0       	ldi	r27, 0x00	; 0
    3a92:	e5 e3       	ldi	r30, 0x35	; 53
    3a94:	f0 e0       	ldi	r31, 0x00	; 0
    3a96:	80 81       	ld	r24, Z
    3a98:	48 2f       	mov	r20, r24
    3a9a:	8b 81       	ldd	r24, Y+3	; 0x03
    3a9c:	28 2f       	mov	r18, r24
    3a9e:	30 e0       	ldi	r19, 0x00	; 0
    3aa0:	81 e0       	ldi	r24, 0x01	; 1
    3aa2:	90 e0       	ldi	r25, 0x00	; 0
    3aa4:	02 2e       	mov	r0, r18
    3aa6:	02 c0       	rjmp	.+4      	; 0x3aac <DIO_u8SetPinValue+0x1d4>
    3aa8:	88 0f       	add	r24, r24
    3aaa:	99 1f       	adc	r25, r25
    3aac:	0a 94       	dec	r0
    3aae:	e2 f7       	brpl	.-8      	; 0x3aa8 <DIO_u8SetPinValue+0x1d0>
    3ab0:	84 2b       	or	r24, r20
    3ab2:	8c 93       	st	X, r24
    3ab4:	19 c0       	rjmp	.+50     	; 0x3ae8 <DIO_u8SetPinValue+0x210>
			break;
		case PORT_D :
			SET_BIT(PORTD,Copy_u8Pin);
    3ab6:	a2 e3       	ldi	r26, 0x32	; 50
    3ab8:	b0 e0       	ldi	r27, 0x00	; 0
    3aba:	e2 e3       	ldi	r30, 0x32	; 50
    3abc:	f0 e0       	ldi	r31, 0x00	; 0
    3abe:	80 81       	ld	r24, Z
    3ac0:	48 2f       	mov	r20, r24
    3ac2:	8b 81       	ldd	r24, Y+3	; 0x03
    3ac4:	28 2f       	mov	r18, r24
    3ac6:	30 e0       	ldi	r19, 0x00	; 0
    3ac8:	81 e0       	ldi	r24, 0x01	; 1
    3aca:	90 e0       	ldi	r25, 0x00	; 0
    3acc:	02 2e       	mov	r0, r18
    3ace:	02 c0       	rjmp	.+4      	; 0x3ad4 <DIO_u8SetPinValue+0x1fc>
    3ad0:	88 0f       	add	r24, r24
    3ad2:	99 1f       	adc	r25, r25
    3ad4:	0a 94       	dec	r0
    3ad6:	e2 f7       	brpl	.-8      	; 0x3ad0 <DIO_u8SetPinValue+0x1f8>
    3ad8:	84 2b       	or	r24, r20
    3ada:	8c 93       	st	X, r24
    3adc:	05 c0       	rjmp	.+10     	; 0x3ae8 <DIO_u8SetPinValue+0x210>
			break;
		default:
			Local_u8ErrorState =1;
    3ade:	81 e0       	ldi	r24, 0x01	; 1
    3ae0:	89 83       	std	Y+1, r24	; 0x01
    3ae2:	02 c0       	rjmp	.+4      	; 0x3ae8 <DIO_u8SetPinValue+0x210>
			break;
		}
	}
	else
	{
		Local_u8ErrorState = 1;
    3ae4:	81 e0       	ldi	r24, 0x01	; 1
    3ae6:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8ErrorState;
    3ae8:	89 81       	ldd	r24, Y+1	; 0x01
}
    3aea:	28 96       	adiw	r28, 0x08	; 8
    3aec:	0f b6       	in	r0, 0x3f	; 63
    3aee:	f8 94       	cli
    3af0:	de bf       	out	0x3e, r29	; 62
    3af2:	0f be       	out	0x3f, r0	; 63
    3af4:	cd bf       	out	0x3d, r28	; 61
    3af6:	cf 91       	pop	r28
    3af8:	df 91       	pop	r29
    3afa:	08 95       	ret

00003afc <DIO_u8SetPortValue>:
u8 DIO_u8SetPortValue(u8 Copy_u8Port, u8 Copy_u8Value)
{
    3afc:	df 93       	push	r29
    3afe:	cf 93       	push	r28
    3b00:	00 d0       	rcall	.+0      	; 0x3b02 <DIO_u8SetPortValue+0x6>
    3b02:	00 d0       	rcall	.+0      	; 0x3b04 <DIO_u8SetPortValue+0x8>
    3b04:	0f 92       	push	r0
    3b06:	cd b7       	in	r28, 0x3d	; 61
    3b08:	de b7       	in	r29, 0x3e	; 62
    3b0a:	8a 83       	std	Y+2, r24	; 0x02
    3b0c:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState =0;
    3b0e:	19 82       	std	Y+1, r1	; 0x01
	switch (Copy_u8Port)
    3b10:	8a 81       	ldd	r24, Y+2	; 0x02
    3b12:	28 2f       	mov	r18, r24
    3b14:	30 e0       	ldi	r19, 0x00	; 0
    3b16:	3d 83       	std	Y+5, r19	; 0x05
    3b18:	2c 83       	std	Y+4, r18	; 0x04
    3b1a:	8c 81       	ldd	r24, Y+4	; 0x04
    3b1c:	9d 81       	ldd	r25, Y+5	; 0x05
    3b1e:	82 30       	cpi	r24, 0x02	; 2
    3b20:	91 05       	cpc	r25, r1
    3b22:	d9 f0       	breq	.+54     	; 0x3b5a <DIO_u8SetPortValue+0x5e>
    3b24:	2c 81       	ldd	r18, Y+4	; 0x04
    3b26:	3d 81       	ldd	r19, Y+5	; 0x05
    3b28:	23 30       	cpi	r18, 0x03	; 3
    3b2a:	31 05       	cpc	r19, r1
    3b2c:	34 f4       	brge	.+12     	; 0x3b3a <DIO_u8SetPortValue+0x3e>
    3b2e:	8c 81       	ldd	r24, Y+4	; 0x04
    3b30:	9d 81       	ldd	r25, Y+5	; 0x05
    3b32:	81 30       	cpi	r24, 0x01	; 1
    3b34:	91 05       	cpc	r25, r1
    3b36:	61 f0       	breq	.+24     	; 0x3b50 <DIO_u8SetPortValue+0x54>
    3b38:	1f c0       	rjmp	.+62     	; 0x3b78 <DIO_u8SetPortValue+0x7c>
    3b3a:	2c 81       	ldd	r18, Y+4	; 0x04
    3b3c:	3d 81       	ldd	r19, Y+5	; 0x05
    3b3e:	23 30       	cpi	r18, 0x03	; 3
    3b40:	31 05       	cpc	r19, r1
    3b42:	81 f0       	breq	.+32     	; 0x3b64 <DIO_u8SetPortValue+0x68>
    3b44:	8c 81       	ldd	r24, Y+4	; 0x04
    3b46:	9d 81       	ldd	r25, Y+5	; 0x05
    3b48:	84 30       	cpi	r24, 0x04	; 4
    3b4a:	91 05       	cpc	r25, r1
    3b4c:	81 f0       	breq	.+32     	; 0x3b6e <DIO_u8SetPortValue+0x72>
    3b4e:	14 c0       	rjmp	.+40     	; 0x3b78 <DIO_u8SetPortValue+0x7c>
	{
	case PORT_A :
		PORTA = Copy_u8Value;
    3b50:	eb e3       	ldi	r30, 0x3B	; 59
    3b52:	f0 e0       	ldi	r31, 0x00	; 0
    3b54:	8b 81       	ldd	r24, Y+3	; 0x03
    3b56:	80 83       	st	Z, r24
    3b58:	11 c0       	rjmp	.+34     	; 0x3b7c <DIO_u8SetPortValue+0x80>
		break;

	case PORT_B :
		PORTB = Copy_u8Value ;
    3b5a:	e8 e3       	ldi	r30, 0x38	; 56
    3b5c:	f0 e0       	ldi	r31, 0x00	; 0
    3b5e:	8b 81       	ldd	r24, Y+3	; 0x03
    3b60:	80 83       	st	Z, r24
    3b62:	0c c0       	rjmp	.+24     	; 0x3b7c <DIO_u8SetPortValue+0x80>
		break;

	case PORT_C :
		PORTC = Copy_u8Value ;
    3b64:	e5 e3       	ldi	r30, 0x35	; 53
    3b66:	f0 e0       	ldi	r31, 0x00	; 0
    3b68:	8b 81       	ldd	r24, Y+3	; 0x03
    3b6a:	80 83       	st	Z, r24
    3b6c:	07 c0       	rjmp	.+14     	; 0x3b7c <DIO_u8SetPortValue+0x80>
		break;

	case PORT_D :
		PORTD = Copy_u8Value ;
    3b6e:	e2 e3       	ldi	r30, 0x32	; 50
    3b70:	f0 e0       	ldi	r31, 0x00	; 0
    3b72:	8b 81       	ldd	r24, Y+3	; 0x03
    3b74:	80 83       	st	Z, r24
    3b76:	02 c0       	rjmp	.+4      	; 0x3b7c <DIO_u8SetPortValue+0x80>
		break;

	default :

		Local_u8ErrorState =1;
    3b78:	81 e0       	ldi	r24, 0x01	; 1
    3b7a:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	return Local_u8ErrorState;
    3b7c:	89 81       	ldd	r24, Y+1	; 0x01
}
    3b7e:	0f 90       	pop	r0
    3b80:	0f 90       	pop	r0
    3b82:	0f 90       	pop	r0
    3b84:	0f 90       	pop	r0
    3b86:	0f 90       	pop	r0
    3b88:	cf 91       	pop	r28
    3b8a:	df 91       	pop	r29
    3b8c:	08 95       	ret

00003b8e <DIO_u8GetPinValue>:
u8 DIO_u8GetPinValue(u8 Copy_u8Port, u8 Copy_u8Pin, u8* Copy_u8Value)
{
    3b8e:	df 93       	push	r29
    3b90:	cf 93       	push	r28
    3b92:	cd b7       	in	r28, 0x3d	; 61
    3b94:	de b7       	in	r29, 0x3e	; 62
    3b96:	27 97       	sbiw	r28, 0x07	; 7
    3b98:	0f b6       	in	r0, 0x3f	; 63
    3b9a:	f8 94       	cli
    3b9c:	de bf       	out	0x3e, r29	; 62
    3b9e:	0f be       	out	0x3f, r0	; 63
    3ba0:	cd bf       	out	0x3d, r28	; 61
    3ba2:	8a 83       	std	Y+2, r24	; 0x02
    3ba4:	6b 83       	std	Y+3, r22	; 0x03
    3ba6:	5d 83       	std	Y+5, r21	; 0x05
    3ba8:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState =0;
    3baa:	19 82       	std	Y+1, r1	; 0x01
	if((Copy_u8Value == NULL) || (Copy_u8Pin > 7))
    3bac:	8c 81       	ldd	r24, Y+4	; 0x04
    3bae:	9d 81       	ldd	r25, Y+5	; 0x05
    3bb0:	00 97       	sbiw	r24, 0x00	; 0
    3bb2:	19 f0       	breq	.+6      	; 0x3bba <DIO_u8GetPinValue+0x2c>
    3bb4:	8b 81       	ldd	r24, Y+3	; 0x03
    3bb6:	88 30       	cpi	r24, 0x08	; 8
    3bb8:	10 f0       	brcs	.+4      	; 0x3bbe <DIO_u8GetPinValue+0x30>
		Local_u8ErrorState =1;
    3bba:	81 e0       	ldi	r24, 0x01	; 1
    3bbc:	89 83       	std	Y+1, r24	; 0x01
	switch (Copy_u8Port)
    3bbe:	8a 81       	ldd	r24, Y+2	; 0x02
    3bc0:	28 2f       	mov	r18, r24
    3bc2:	30 e0       	ldi	r19, 0x00	; 0
    3bc4:	3f 83       	std	Y+7, r19	; 0x07
    3bc6:	2e 83       	std	Y+6, r18	; 0x06
    3bc8:	4e 81       	ldd	r20, Y+6	; 0x06
    3bca:	5f 81       	ldd	r21, Y+7	; 0x07
    3bcc:	42 30       	cpi	r20, 0x02	; 2
    3bce:	51 05       	cpc	r21, r1
    3bd0:	59 f1       	breq	.+86     	; 0x3c28 <DIO_u8GetPinValue+0x9a>
    3bd2:	8e 81       	ldd	r24, Y+6	; 0x06
    3bd4:	9f 81       	ldd	r25, Y+7	; 0x07
    3bd6:	83 30       	cpi	r24, 0x03	; 3
    3bd8:	91 05       	cpc	r25, r1
    3bda:	34 f4       	brge	.+12     	; 0x3be8 <DIO_u8GetPinValue+0x5a>
    3bdc:	2e 81       	ldd	r18, Y+6	; 0x06
    3bde:	3f 81       	ldd	r19, Y+7	; 0x07
    3be0:	21 30       	cpi	r18, 0x01	; 1
    3be2:	31 05       	cpc	r19, r1
    3be4:	69 f0       	breq	.+26     	; 0x3c00 <DIO_u8GetPinValue+0x72>
    3be6:	5c c0       	rjmp	.+184    	; 0x3ca0 <DIO_u8GetPinValue+0x112>
    3be8:	4e 81       	ldd	r20, Y+6	; 0x06
    3bea:	5f 81       	ldd	r21, Y+7	; 0x07
    3bec:	43 30       	cpi	r20, 0x03	; 3
    3bee:	51 05       	cpc	r21, r1
    3bf0:	79 f1       	breq	.+94     	; 0x3c50 <DIO_u8GetPinValue+0xc2>
    3bf2:	8e 81       	ldd	r24, Y+6	; 0x06
    3bf4:	9f 81       	ldd	r25, Y+7	; 0x07
    3bf6:	84 30       	cpi	r24, 0x04	; 4
    3bf8:	91 05       	cpc	r25, r1
    3bfa:	09 f4       	brne	.+2      	; 0x3bfe <DIO_u8GetPinValue+0x70>
    3bfc:	3d c0       	rjmp	.+122    	; 0x3c78 <DIO_u8GetPinValue+0xea>
    3bfe:	50 c0       	rjmp	.+160    	; 0x3ca0 <DIO_u8GetPinValue+0x112>
	{
	case PORT_A :
		*Copy_u8Value = GET_BIT(PINA,Copy_u8Pin);
    3c00:	e9 e3       	ldi	r30, 0x39	; 57
    3c02:	f0 e0       	ldi	r31, 0x00	; 0
    3c04:	80 81       	ld	r24, Z
    3c06:	28 2f       	mov	r18, r24
    3c08:	30 e0       	ldi	r19, 0x00	; 0
    3c0a:	8b 81       	ldd	r24, Y+3	; 0x03
    3c0c:	88 2f       	mov	r24, r24
    3c0e:	90 e0       	ldi	r25, 0x00	; 0
    3c10:	a9 01       	movw	r20, r18
    3c12:	02 c0       	rjmp	.+4      	; 0x3c18 <DIO_u8GetPinValue+0x8a>
    3c14:	55 95       	asr	r21
    3c16:	47 95       	ror	r20
    3c18:	8a 95       	dec	r24
    3c1a:	e2 f7       	brpl	.-8      	; 0x3c14 <DIO_u8GetPinValue+0x86>
    3c1c:	ca 01       	movw	r24, r20
    3c1e:	81 70       	andi	r24, 0x01	; 1
    3c20:	ec 81       	ldd	r30, Y+4	; 0x04
    3c22:	fd 81       	ldd	r31, Y+5	; 0x05
    3c24:	80 83       	st	Z, r24
    3c26:	3e c0       	rjmp	.+124    	; 0x3ca4 <DIO_u8GetPinValue+0x116>
		break;
	case PORT_B :
		*Copy_u8Value = GET_BIT(PINB,Copy_u8Pin);
    3c28:	e6 e3       	ldi	r30, 0x36	; 54
    3c2a:	f0 e0       	ldi	r31, 0x00	; 0
    3c2c:	80 81       	ld	r24, Z
    3c2e:	28 2f       	mov	r18, r24
    3c30:	30 e0       	ldi	r19, 0x00	; 0
    3c32:	8b 81       	ldd	r24, Y+3	; 0x03
    3c34:	88 2f       	mov	r24, r24
    3c36:	90 e0       	ldi	r25, 0x00	; 0
    3c38:	a9 01       	movw	r20, r18
    3c3a:	02 c0       	rjmp	.+4      	; 0x3c40 <DIO_u8GetPinValue+0xb2>
    3c3c:	55 95       	asr	r21
    3c3e:	47 95       	ror	r20
    3c40:	8a 95       	dec	r24
    3c42:	e2 f7       	brpl	.-8      	; 0x3c3c <DIO_u8GetPinValue+0xae>
    3c44:	ca 01       	movw	r24, r20
    3c46:	81 70       	andi	r24, 0x01	; 1
    3c48:	ec 81       	ldd	r30, Y+4	; 0x04
    3c4a:	fd 81       	ldd	r31, Y+5	; 0x05
    3c4c:	80 83       	st	Z, r24
    3c4e:	2a c0       	rjmp	.+84     	; 0x3ca4 <DIO_u8GetPinValue+0x116>
		break;
	case PORT_C :
		*Copy_u8Value = GET_BIT(PINC,Copy_u8Pin);
    3c50:	e3 e3       	ldi	r30, 0x33	; 51
    3c52:	f0 e0       	ldi	r31, 0x00	; 0
    3c54:	80 81       	ld	r24, Z
    3c56:	28 2f       	mov	r18, r24
    3c58:	30 e0       	ldi	r19, 0x00	; 0
    3c5a:	8b 81       	ldd	r24, Y+3	; 0x03
    3c5c:	88 2f       	mov	r24, r24
    3c5e:	90 e0       	ldi	r25, 0x00	; 0
    3c60:	a9 01       	movw	r20, r18
    3c62:	02 c0       	rjmp	.+4      	; 0x3c68 <DIO_u8GetPinValue+0xda>
    3c64:	55 95       	asr	r21
    3c66:	47 95       	ror	r20
    3c68:	8a 95       	dec	r24
    3c6a:	e2 f7       	brpl	.-8      	; 0x3c64 <DIO_u8GetPinValue+0xd6>
    3c6c:	ca 01       	movw	r24, r20
    3c6e:	81 70       	andi	r24, 0x01	; 1
    3c70:	ec 81       	ldd	r30, Y+4	; 0x04
    3c72:	fd 81       	ldd	r31, Y+5	; 0x05
    3c74:	80 83       	st	Z, r24
    3c76:	16 c0       	rjmp	.+44     	; 0x3ca4 <DIO_u8GetPinValue+0x116>
		break;
	case PORT_D :
		*Copy_u8Value = GET_BIT(PIND,Copy_u8Pin);
    3c78:	e0 e3       	ldi	r30, 0x30	; 48
    3c7a:	f0 e0       	ldi	r31, 0x00	; 0
    3c7c:	80 81       	ld	r24, Z
    3c7e:	28 2f       	mov	r18, r24
    3c80:	30 e0       	ldi	r19, 0x00	; 0
    3c82:	8b 81       	ldd	r24, Y+3	; 0x03
    3c84:	88 2f       	mov	r24, r24
    3c86:	90 e0       	ldi	r25, 0x00	; 0
    3c88:	a9 01       	movw	r20, r18
    3c8a:	02 c0       	rjmp	.+4      	; 0x3c90 <DIO_u8GetPinValue+0x102>
    3c8c:	55 95       	asr	r21
    3c8e:	47 95       	ror	r20
    3c90:	8a 95       	dec	r24
    3c92:	e2 f7       	brpl	.-8      	; 0x3c8c <DIO_u8GetPinValue+0xfe>
    3c94:	ca 01       	movw	r24, r20
    3c96:	81 70       	andi	r24, 0x01	; 1
    3c98:	ec 81       	ldd	r30, Y+4	; 0x04
    3c9a:	fd 81       	ldd	r31, Y+5	; 0x05
    3c9c:	80 83       	st	Z, r24
    3c9e:	02 c0       	rjmp	.+4      	; 0x3ca4 <DIO_u8GetPinValue+0x116>
		break;
	default:
		Local_u8ErrorState =1;
    3ca0:	81 e0       	ldi	r24, 0x01	; 1
    3ca2:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	return Local_u8ErrorState;
    3ca4:	89 81       	ldd	r24, Y+1	; 0x01
}
    3ca6:	27 96       	adiw	r28, 0x07	; 7
    3ca8:	0f b6       	in	r0, 0x3f	; 63
    3caa:	f8 94       	cli
    3cac:	de bf       	out	0x3e, r29	; 62
    3cae:	0f be       	out	0x3f, r0	; 63
    3cb0:	cd bf       	out	0x3d, r28	; 61
    3cb2:	cf 91       	pop	r28
    3cb4:	df 91       	pop	r29
    3cb6:	08 95       	ret

00003cb8 <DIO_u8GetPortValue>:
u8 DIO_u8GetPortValue(u8 Copy_u8Port, u8* Copy_u8Value)
{
    3cb8:	df 93       	push	r29
    3cba:	cf 93       	push	r28
    3cbc:	00 d0       	rcall	.+0      	; 0x3cbe <DIO_u8GetPortValue+0x6>
    3cbe:	00 d0       	rcall	.+0      	; 0x3cc0 <DIO_u8GetPortValue+0x8>
    3cc0:	00 d0       	rcall	.+0      	; 0x3cc2 <DIO_u8GetPortValue+0xa>
    3cc2:	cd b7       	in	r28, 0x3d	; 61
    3cc4:	de b7       	in	r29, 0x3e	; 62
    3cc6:	8a 83       	std	Y+2, r24	; 0x02
    3cc8:	7c 83       	std	Y+4, r23	; 0x04
    3cca:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState =0;
    3ccc:	19 82       	std	Y+1, r1	; 0x01
	switch(Copy_u8Port)
    3cce:	8a 81       	ldd	r24, Y+2	; 0x02
    3cd0:	28 2f       	mov	r18, r24
    3cd2:	30 e0       	ldi	r19, 0x00	; 0
    3cd4:	3e 83       	std	Y+6, r19	; 0x06
    3cd6:	2d 83       	std	Y+5, r18	; 0x05
    3cd8:	8d 81       	ldd	r24, Y+5	; 0x05
    3cda:	9e 81       	ldd	r25, Y+6	; 0x06
    3cdc:	82 30       	cpi	r24, 0x02	; 2
    3cde:	91 05       	cpc	r25, r1
    3ce0:	e9 f0       	breq	.+58     	; 0x3d1c <DIO_u8GetPortValue+0x64>
    3ce2:	2d 81       	ldd	r18, Y+5	; 0x05
    3ce4:	3e 81       	ldd	r19, Y+6	; 0x06
    3ce6:	23 30       	cpi	r18, 0x03	; 3
    3ce8:	31 05       	cpc	r19, r1
    3cea:	34 f4       	brge	.+12     	; 0x3cf8 <DIO_u8GetPortValue+0x40>
    3cec:	8d 81       	ldd	r24, Y+5	; 0x05
    3cee:	9e 81       	ldd	r25, Y+6	; 0x06
    3cf0:	81 30       	cpi	r24, 0x01	; 1
    3cf2:	91 05       	cpc	r25, r1
    3cf4:	61 f0       	breq	.+24     	; 0x3d0e <DIO_u8GetPortValue+0x56>
    3cf6:	27 c0       	rjmp	.+78     	; 0x3d46 <DIO_u8GetPortValue+0x8e>
    3cf8:	2d 81       	ldd	r18, Y+5	; 0x05
    3cfa:	3e 81       	ldd	r19, Y+6	; 0x06
    3cfc:	23 30       	cpi	r18, 0x03	; 3
    3cfe:	31 05       	cpc	r19, r1
    3d00:	a1 f0       	breq	.+40     	; 0x3d2a <DIO_u8GetPortValue+0x72>
    3d02:	8d 81       	ldd	r24, Y+5	; 0x05
    3d04:	9e 81       	ldd	r25, Y+6	; 0x06
    3d06:	84 30       	cpi	r24, 0x04	; 4
    3d08:	91 05       	cpc	r25, r1
    3d0a:	b1 f0       	breq	.+44     	; 0x3d38 <DIO_u8GetPortValue+0x80>
    3d0c:	1c c0       	rjmp	.+56     	; 0x3d46 <DIO_u8GetPortValue+0x8e>
	{
	case PORT_A :
		*Copy_u8Value = PINA ;
    3d0e:	e9 e3       	ldi	r30, 0x39	; 57
    3d10:	f0 e0       	ldi	r31, 0x00	; 0
    3d12:	80 81       	ld	r24, Z
    3d14:	eb 81       	ldd	r30, Y+3	; 0x03
    3d16:	fc 81       	ldd	r31, Y+4	; 0x04
    3d18:	80 83       	st	Z, r24
    3d1a:	17 c0       	rjmp	.+46     	; 0x3d4a <DIO_u8GetPortValue+0x92>
		break;
	case PORT_B :
		*Copy_u8Value = PINB ;
    3d1c:	e6 e3       	ldi	r30, 0x36	; 54
    3d1e:	f0 e0       	ldi	r31, 0x00	; 0
    3d20:	80 81       	ld	r24, Z
    3d22:	eb 81       	ldd	r30, Y+3	; 0x03
    3d24:	fc 81       	ldd	r31, Y+4	; 0x04
    3d26:	80 83       	st	Z, r24
    3d28:	10 c0       	rjmp	.+32     	; 0x3d4a <DIO_u8GetPortValue+0x92>
		break;
	case PORT_C :
		*Copy_u8Value = PINC ;
    3d2a:	e3 e3       	ldi	r30, 0x33	; 51
    3d2c:	f0 e0       	ldi	r31, 0x00	; 0
    3d2e:	80 81       	ld	r24, Z
    3d30:	eb 81       	ldd	r30, Y+3	; 0x03
    3d32:	fc 81       	ldd	r31, Y+4	; 0x04
    3d34:	80 83       	st	Z, r24
    3d36:	09 c0       	rjmp	.+18     	; 0x3d4a <DIO_u8GetPortValue+0x92>
		break;
	case PORT_D :
		*Copy_u8Value = PIND ;
    3d38:	e0 e3       	ldi	r30, 0x30	; 48
    3d3a:	f0 e0       	ldi	r31, 0x00	; 0
    3d3c:	80 81       	ld	r24, Z
    3d3e:	eb 81       	ldd	r30, Y+3	; 0x03
    3d40:	fc 81       	ldd	r31, Y+4	; 0x04
    3d42:	80 83       	st	Z, r24
    3d44:	02 c0       	rjmp	.+4      	; 0x3d4a <DIO_u8GetPortValue+0x92>
		break;
	default :
		Local_u8ErrorState =1;
    3d46:	81 e0       	ldi	r24, 0x01	; 1
    3d48:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	return Local_u8ErrorState ;
    3d4a:	89 81       	ldd	r24, Y+1	; 0x01
}
    3d4c:	26 96       	adiw	r28, 0x06	; 6
    3d4e:	0f b6       	in	r0, 0x3f	; 63
    3d50:	f8 94       	cli
    3d52:	de bf       	out	0x3e, r29	; 62
    3d54:	0f be       	out	0x3f, r0	; 63
    3d56:	cd bf       	out	0x3d, r28	; 61
    3d58:	cf 91       	pop	r28
    3d5a:	df 91       	pop	r29
    3d5c:	08 95       	ret

00003d5e <Map>:

f32 Map(s32 InputValue,s32 InputMin,s32 InputMax,s32 OutMin,s32 OutMax)
{
    3d5e:	af 92       	push	r10
    3d60:	bf 92       	push	r11
    3d62:	cf 92       	push	r12
    3d64:	df 92       	push	r13
    3d66:	ef 92       	push	r14
    3d68:	ff 92       	push	r15
    3d6a:	0f 93       	push	r16
    3d6c:	1f 93       	push	r17
    3d6e:	df 93       	push	r29
    3d70:	cf 93       	push	r28
    3d72:	cd b7       	in	r28, 0x3d	; 61
    3d74:	de b7       	in	r29, 0x3e	; 62
    3d76:	68 97       	sbiw	r28, 0x18	; 24
    3d78:	0f b6       	in	r0, 0x3f	; 63
    3d7a:	f8 94       	cli
    3d7c:	de bf       	out	0x3e, r29	; 62
    3d7e:	0f be       	out	0x3f, r0	; 63
    3d80:	cd bf       	out	0x3d, r28	; 61
    3d82:	69 87       	std	Y+9, r22	; 0x09
    3d84:	7a 87       	std	Y+10, r23	; 0x0a
    3d86:	8b 87       	std	Y+11, r24	; 0x0b
    3d88:	9c 87       	std	Y+12, r25	; 0x0c
    3d8a:	2d 87       	std	Y+13, r18	; 0x0d
    3d8c:	3e 87       	std	Y+14, r19	; 0x0e
    3d8e:	4f 87       	std	Y+15, r20	; 0x0f
    3d90:	58 8b       	std	Y+16, r21	; 0x10
    3d92:	e9 8a       	std	Y+17, r14	; 0x11
    3d94:	fa 8a       	std	Y+18, r15	; 0x12
    3d96:	0b 8b       	std	Y+19, r16	; 0x13
    3d98:	1c 8b       	std	Y+20, r17	; 0x14
    3d9a:	ad 8a       	std	Y+21, r10	; 0x15
    3d9c:	be 8a       	std	Y+22, r11	; 0x16
    3d9e:	cf 8a       	std	Y+23, r12	; 0x17
    3da0:	d8 8e       	std	Y+24, r13	; 0x18
	f32 Result =(((OutMax-OutMin)*(InputValue-InputMin))/(InputMax-InputMin));
    3da2:	2d a1       	ldd	r18, Y+37	; 0x25
    3da4:	3e a1       	ldd	r19, Y+38	; 0x26
    3da6:	4f a1       	ldd	r20, Y+39	; 0x27
    3da8:	58 a5       	ldd	r21, Y+40	; 0x28
    3daa:	8d 89       	ldd	r24, Y+21	; 0x15
    3dac:	9e 89       	ldd	r25, Y+22	; 0x16
    3dae:	af 89       	ldd	r26, Y+23	; 0x17
    3db0:	b8 8d       	ldd	r27, Y+24	; 0x18
    3db2:	79 01       	movw	r14, r18
    3db4:	8a 01       	movw	r16, r20
    3db6:	e8 1a       	sub	r14, r24
    3db8:	f9 0a       	sbc	r15, r25
    3dba:	0a 0b       	sbc	r16, r26
    3dbc:	1b 0b       	sbc	r17, r27
    3dbe:	29 85       	ldd	r18, Y+9	; 0x09
    3dc0:	3a 85       	ldd	r19, Y+10	; 0x0a
    3dc2:	4b 85       	ldd	r20, Y+11	; 0x0b
    3dc4:	5c 85       	ldd	r21, Y+12	; 0x0c
    3dc6:	8d 85       	ldd	r24, Y+13	; 0x0d
    3dc8:	9e 85       	ldd	r25, Y+14	; 0x0e
    3dca:	af 85       	ldd	r26, Y+15	; 0x0f
    3dcc:	b8 89       	ldd	r27, Y+16	; 0x10
    3dce:	28 1b       	sub	r18, r24
    3dd0:	39 0b       	sbc	r19, r25
    3dd2:	4a 0b       	sbc	r20, r26
    3dd4:	5b 0b       	sbc	r21, r27
    3dd6:	c8 01       	movw	r24, r16
    3dd8:	b7 01       	movw	r22, r14
    3dda:	0e 94 3e 20 	call	0x407c	; 0x407c <__mulsi3>
    3dde:	7b 01       	movw	r14, r22
    3de0:	8c 01       	movw	r16, r24
    3de2:	29 89       	ldd	r18, Y+17	; 0x11
    3de4:	3a 89       	ldd	r19, Y+18	; 0x12
    3de6:	4b 89       	ldd	r20, Y+19	; 0x13
    3de8:	5c 89       	ldd	r21, Y+20	; 0x14
    3dea:	8d 85       	ldd	r24, Y+13	; 0x0d
    3dec:	9e 85       	ldd	r25, Y+14	; 0x0e
    3dee:	af 85       	ldd	r26, Y+15	; 0x0f
    3df0:	b8 89       	ldd	r27, Y+16	; 0x10
    3df2:	28 1b       	sub	r18, r24
    3df4:	39 0b       	sbc	r19, r25
    3df6:	4a 0b       	sbc	r20, r26
    3df8:	5b 0b       	sbc	r21, r27
    3dfa:	c8 01       	movw	r24, r16
    3dfc:	b7 01       	movw	r22, r14
    3dfe:	0e 94 7f 20 	call	0x40fe	; 0x40fe <__divmodsi4>
    3e02:	da 01       	movw	r26, r20
    3e04:	c9 01       	movw	r24, r18
    3e06:	bc 01       	movw	r22, r24
    3e08:	cd 01       	movw	r24, r26
    3e0a:	0e 94 a9 03 	call	0x752	; 0x752 <__floatsisf>
    3e0e:	dc 01       	movw	r26, r24
    3e10:	cb 01       	movw	r24, r22
    3e12:	8d 83       	std	Y+5, r24	; 0x05
    3e14:	9e 83       	std	Y+6, r25	; 0x06
    3e16:	af 83       	std	Y+7, r26	; 0x07
    3e18:	b8 87       	std	Y+8, r27	; 0x08
	f32 OutValue =Result+OutMin;
    3e1a:	6d 89       	ldd	r22, Y+21	; 0x15
    3e1c:	7e 89       	ldd	r23, Y+22	; 0x16
    3e1e:	8f 89       	ldd	r24, Y+23	; 0x17
    3e20:	98 8d       	ldd	r25, Y+24	; 0x18
    3e22:	0e 94 a9 03 	call	0x752	; 0x752 <__floatsisf>
    3e26:	dc 01       	movw	r26, r24
    3e28:	cb 01       	movw	r24, r22
    3e2a:	bc 01       	movw	r22, r24
    3e2c:	cd 01       	movw	r24, r26
    3e2e:	2d 81       	ldd	r18, Y+5	; 0x05
    3e30:	3e 81       	ldd	r19, Y+6	; 0x06
    3e32:	4f 81       	ldd	r20, Y+7	; 0x07
    3e34:	58 85       	ldd	r21, Y+8	; 0x08
    3e36:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <__addsf3>
    3e3a:	dc 01       	movw	r26, r24
    3e3c:	cb 01       	movw	r24, r22
    3e3e:	89 83       	std	Y+1, r24	; 0x01
    3e40:	9a 83       	std	Y+2, r25	; 0x02
    3e42:	ab 83       	std	Y+3, r26	; 0x03
    3e44:	bc 83       	std	Y+4, r27	; 0x04
	return OutValue ;
    3e46:	89 81       	ldd	r24, Y+1	; 0x01
    3e48:	9a 81       	ldd	r25, Y+2	; 0x02
    3e4a:	ab 81       	ldd	r26, Y+3	; 0x03
    3e4c:	bc 81       	ldd	r27, Y+4	; 0x04
}
    3e4e:	bc 01       	movw	r22, r24
    3e50:	cd 01       	movw	r24, r26
    3e52:	68 96       	adiw	r28, 0x18	; 24
    3e54:	0f b6       	in	r0, 0x3f	; 63
    3e56:	f8 94       	cli
    3e58:	de bf       	out	0x3e, r29	; 62
    3e5a:	0f be       	out	0x3f, r0	; 63
    3e5c:	cd bf       	out	0x3d, r28	; 61
    3e5e:	cf 91       	pop	r28
    3e60:	df 91       	pop	r29
    3e62:	1f 91       	pop	r17
    3e64:	0f 91       	pop	r16
    3e66:	ff 90       	pop	r15
    3e68:	ef 90       	pop	r14
    3e6a:	df 90       	pop	r13
    3e6c:	cf 90       	pop	r12
    3e6e:	bf 90       	pop	r11
    3e70:	af 90       	pop	r10
    3e72:	08 95       	ret

00003e74 <main>:
#include "COTS/1-MCAL/9-TWI/TWI_interface.h"
#include "COTS/2-HAL/EEPROM/EEPROM_interface.h"
#include "COTS/1-MCAL/6-PORT/PORT_interface.h"

void main (void)
{
    3e74:	df 93       	push	r29
    3e76:	cf 93       	push	r28
    3e78:	cd b7       	in	r28, 0x3d	; 61
    3e7a:	de b7       	in	r29, 0x3e	; 62
    3e7c:	6d 97       	sbiw	r28, 0x1d	; 29
    3e7e:	0f b6       	in	r0, 0x3f	; 63
    3e80:	f8 94       	cli
    3e82:	de bf       	out	0x3e, r29	; 62
    3e84:	0f be       	out	0x3f, r0	; 63
    3e86:	cd bf       	out	0x3d, r28	; 61
	u8 Value;
	TWI_voidMasterInit(0);
    3e88:	80 e0       	ldi	r24, 0x00	; 0
    3e8a:	0e 94 78 0d 	call	0x1af0	; 0x1af0 <TWI_voidMasterInit>
	EEPROM_voidSendData(0b10101010,0);
    3e8e:	8a ea       	ldi	r24, 0xAA	; 170
    3e90:	60 e0       	ldi	r22, 0x00	; 0
    3e92:	70 e0       	ldi	r23, 0x00	; 0
    3e94:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <EEPROM_voidSendData>
    3e98:	80 e0       	ldi	r24, 0x00	; 0
    3e9a:	90 e0       	ldi	r25, 0x00	; 0
    3e9c:	a0 e2       	ldi	r26, 0x20	; 32
    3e9e:	b1 e4       	ldi	r27, 0x41	; 65
    3ea0:	89 8f       	std	Y+25, r24	; 0x19
    3ea2:	9a 8f       	std	Y+26, r25	; 0x1a
    3ea4:	ab 8f       	std	Y+27, r26	; 0x1b
    3ea6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3ea8:	69 8d       	ldd	r22, Y+25	; 0x19
    3eaa:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3eac:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3eae:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3eb0:	20 e0       	ldi	r18, 0x00	; 0
    3eb2:	30 e0       	ldi	r19, 0x00	; 0
    3eb4:	4a ef       	ldi	r20, 0xFA	; 250
    3eb6:	54 e4       	ldi	r21, 0x44	; 68
    3eb8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3ebc:	dc 01       	movw	r26, r24
    3ebe:	cb 01       	movw	r24, r22
    3ec0:	8d 8b       	std	Y+21, r24	; 0x15
    3ec2:	9e 8b       	std	Y+22, r25	; 0x16
    3ec4:	af 8b       	std	Y+23, r26	; 0x17
    3ec6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3ec8:	6d 89       	ldd	r22, Y+21	; 0x15
    3eca:	7e 89       	ldd	r23, Y+22	; 0x16
    3ecc:	8f 89       	ldd	r24, Y+23	; 0x17
    3ece:	98 8d       	ldd	r25, Y+24	; 0x18
    3ed0:	20 e0       	ldi	r18, 0x00	; 0
    3ed2:	30 e0       	ldi	r19, 0x00	; 0
    3ed4:	40 e8       	ldi	r20, 0x80	; 128
    3ed6:	5f e3       	ldi	r21, 0x3F	; 63
    3ed8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3edc:	88 23       	and	r24, r24
    3ede:	2c f4       	brge	.+10     	; 0x3eea <main+0x76>
		__ticks = 1;
    3ee0:	81 e0       	ldi	r24, 0x01	; 1
    3ee2:	90 e0       	ldi	r25, 0x00	; 0
    3ee4:	9c 8b       	std	Y+20, r25	; 0x14
    3ee6:	8b 8b       	std	Y+19, r24	; 0x13
    3ee8:	3f c0       	rjmp	.+126    	; 0x3f68 <main+0xf4>
	else if (__tmp > 65535)
    3eea:	6d 89       	ldd	r22, Y+21	; 0x15
    3eec:	7e 89       	ldd	r23, Y+22	; 0x16
    3eee:	8f 89       	ldd	r24, Y+23	; 0x17
    3ef0:	98 8d       	ldd	r25, Y+24	; 0x18
    3ef2:	20 e0       	ldi	r18, 0x00	; 0
    3ef4:	3f ef       	ldi	r19, 0xFF	; 255
    3ef6:	4f e7       	ldi	r20, 0x7F	; 127
    3ef8:	57 e4       	ldi	r21, 0x47	; 71
    3efa:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3efe:	18 16       	cp	r1, r24
    3f00:	4c f5       	brge	.+82     	; 0x3f54 <main+0xe0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3f02:	69 8d       	ldd	r22, Y+25	; 0x19
    3f04:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3f06:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3f08:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3f0a:	20 e0       	ldi	r18, 0x00	; 0
    3f0c:	30 e0       	ldi	r19, 0x00	; 0
    3f0e:	40 e2       	ldi	r20, 0x20	; 32
    3f10:	51 e4       	ldi	r21, 0x41	; 65
    3f12:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3f16:	dc 01       	movw	r26, r24
    3f18:	cb 01       	movw	r24, r22
    3f1a:	bc 01       	movw	r22, r24
    3f1c:	cd 01       	movw	r24, r26
    3f1e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f22:	dc 01       	movw	r26, r24
    3f24:	cb 01       	movw	r24, r22
    3f26:	9c 8b       	std	Y+20, r25	; 0x14
    3f28:	8b 8b       	std	Y+19, r24	; 0x13
    3f2a:	0f c0       	rjmp	.+30     	; 0x3f4a <main+0xd6>
    3f2c:	88 ec       	ldi	r24, 0xC8	; 200
    3f2e:	90 e0       	ldi	r25, 0x00	; 0
    3f30:	9a 8b       	std	Y+18, r25	; 0x12
    3f32:	89 8b       	std	Y+17, r24	; 0x11
    3f34:	89 89       	ldd	r24, Y+17	; 0x11
    3f36:	9a 89       	ldd	r25, Y+18	; 0x12
    3f38:	01 97       	sbiw	r24, 0x01	; 1
    3f3a:	f1 f7       	brne	.-4      	; 0x3f38 <main+0xc4>
    3f3c:	9a 8b       	std	Y+18, r25	; 0x12
    3f3e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3f40:	8b 89       	ldd	r24, Y+19	; 0x13
    3f42:	9c 89       	ldd	r25, Y+20	; 0x14
    3f44:	01 97       	sbiw	r24, 0x01	; 1
    3f46:	9c 8b       	std	Y+20, r25	; 0x14
    3f48:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3f4a:	8b 89       	ldd	r24, Y+19	; 0x13
    3f4c:	9c 89       	ldd	r25, Y+20	; 0x14
    3f4e:	00 97       	sbiw	r24, 0x00	; 0
    3f50:	69 f7       	brne	.-38     	; 0x3f2c <main+0xb8>
    3f52:	14 c0       	rjmp	.+40     	; 0x3f7c <main+0x108>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3f54:	6d 89       	ldd	r22, Y+21	; 0x15
    3f56:	7e 89       	ldd	r23, Y+22	; 0x16
    3f58:	8f 89       	ldd	r24, Y+23	; 0x17
    3f5a:	98 8d       	ldd	r25, Y+24	; 0x18
    3f5c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f60:	dc 01       	movw	r26, r24
    3f62:	cb 01       	movw	r24, r22
    3f64:	9c 8b       	std	Y+20, r25	; 0x14
    3f66:	8b 8b       	std	Y+19, r24	; 0x13
    3f68:	8b 89       	ldd	r24, Y+19	; 0x13
    3f6a:	9c 89       	ldd	r25, Y+20	; 0x14
    3f6c:	98 8b       	std	Y+16, r25	; 0x10
    3f6e:	8f 87       	std	Y+15, r24	; 0x0f
    3f70:	8f 85       	ldd	r24, Y+15	; 0x0f
    3f72:	98 89       	ldd	r25, Y+16	; 0x10
    3f74:	01 97       	sbiw	r24, 0x01	; 1
    3f76:	f1 f7       	brne	.-4      	; 0x3f74 <main+0x100>
    3f78:	98 8b       	std	Y+16, r25	; 0x10
    3f7a:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(10);
	EEPROM_voidReadData(0,&Value);
    3f7c:	9e 01       	movw	r18, r28
    3f7e:	23 5e       	subi	r18, 0xE3	; 227
    3f80:	3f 4f       	sbci	r19, 0xFF	; 255
    3f82:	80 e0       	ldi	r24, 0x00	; 0
    3f84:	90 e0       	ldi	r25, 0x00	; 0
    3f86:	b9 01       	movw	r22, r18
    3f88:	0e 94 4c 0d 	call	0x1a98	; 0x1a98 <EEPROM_voidReadData>
    3f8c:	80 e0       	ldi	r24, 0x00	; 0
    3f8e:	90 e0       	ldi	r25, 0x00	; 0
    3f90:	a0 e2       	ldi	r26, 0x20	; 32
    3f92:	b1 e4       	ldi	r27, 0x41	; 65
    3f94:	8b 87       	std	Y+11, r24	; 0x0b
    3f96:	9c 87       	std	Y+12, r25	; 0x0c
    3f98:	ad 87       	std	Y+13, r26	; 0x0d
    3f9a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3f9c:	6b 85       	ldd	r22, Y+11	; 0x0b
    3f9e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3fa0:	8d 85       	ldd	r24, Y+13	; 0x0d
    3fa2:	9e 85       	ldd	r25, Y+14	; 0x0e
    3fa4:	20 e0       	ldi	r18, 0x00	; 0
    3fa6:	30 e0       	ldi	r19, 0x00	; 0
    3fa8:	4a ef       	ldi	r20, 0xFA	; 250
    3faa:	54 e4       	ldi	r21, 0x44	; 68
    3fac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3fb0:	dc 01       	movw	r26, r24
    3fb2:	cb 01       	movw	r24, r22
    3fb4:	8f 83       	std	Y+7, r24	; 0x07
    3fb6:	98 87       	std	Y+8, r25	; 0x08
    3fb8:	a9 87       	std	Y+9, r26	; 0x09
    3fba:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3fbc:	6f 81       	ldd	r22, Y+7	; 0x07
    3fbe:	78 85       	ldd	r23, Y+8	; 0x08
    3fc0:	89 85       	ldd	r24, Y+9	; 0x09
    3fc2:	9a 85       	ldd	r25, Y+10	; 0x0a
    3fc4:	20 e0       	ldi	r18, 0x00	; 0
    3fc6:	30 e0       	ldi	r19, 0x00	; 0
    3fc8:	40 e8       	ldi	r20, 0x80	; 128
    3fca:	5f e3       	ldi	r21, 0x3F	; 63
    3fcc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3fd0:	88 23       	and	r24, r24
    3fd2:	2c f4       	brge	.+10     	; 0x3fde <main+0x16a>
		__ticks = 1;
    3fd4:	81 e0       	ldi	r24, 0x01	; 1
    3fd6:	90 e0       	ldi	r25, 0x00	; 0
    3fd8:	9e 83       	std	Y+6, r25	; 0x06
    3fda:	8d 83       	std	Y+5, r24	; 0x05
    3fdc:	3f c0       	rjmp	.+126    	; 0x405c <main+0x1e8>
	else if (__tmp > 65535)
    3fde:	6f 81       	ldd	r22, Y+7	; 0x07
    3fe0:	78 85       	ldd	r23, Y+8	; 0x08
    3fe2:	89 85       	ldd	r24, Y+9	; 0x09
    3fe4:	9a 85       	ldd	r25, Y+10	; 0x0a
    3fe6:	20 e0       	ldi	r18, 0x00	; 0
    3fe8:	3f ef       	ldi	r19, 0xFF	; 255
    3fea:	4f e7       	ldi	r20, 0x7F	; 127
    3fec:	57 e4       	ldi	r21, 0x47	; 71
    3fee:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3ff2:	18 16       	cp	r1, r24
    3ff4:	4c f5       	brge	.+82     	; 0x4048 <main+0x1d4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3ff6:	6b 85       	ldd	r22, Y+11	; 0x0b
    3ff8:	7c 85       	ldd	r23, Y+12	; 0x0c
    3ffa:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ffc:	9e 85       	ldd	r25, Y+14	; 0x0e
    3ffe:	20 e0       	ldi	r18, 0x00	; 0
    4000:	30 e0       	ldi	r19, 0x00	; 0
    4002:	40 e2       	ldi	r20, 0x20	; 32
    4004:	51 e4       	ldi	r21, 0x41	; 65
    4006:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    400a:	dc 01       	movw	r26, r24
    400c:	cb 01       	movw	r24, r22
    400e:	bc 01       	movw	r22, r24
    4010:	cd 01       	movw	r24, r26
    4012:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4016:	dc 01       	movw	r26, r24
    4018:	cb 01       	movw	r24, r22
    401a:	9e 83       	std	Y+6, r25	; 0x06
    401c:	8d 83       	std	Y+5, r24	; 0x05
    401e:	0f c0       	rjmp	.+30     	; 0x403e <main+0x1ca>
    4020:	88 ec       	ldi	r24, 0xC8	; 200
    4022:	90 e0       	ldi	r25, 0x00	; 0
    4024:	9c 83       	std	Y+4, r25	; 0x04
    4026:	8b 83       	std	Y+3, r24	; 0x03
    4028:	8b 81       	ldd	r24, Y+3	; 0x03
    402a:	9c 81       	ldd	r25, Y+4	; 0x04
    402c:	01 97       	sbiw	r24, 0x01	; 1
    402e:	f1 f7       	brne	.-4      	; 0x402c <main+0x1b8>
    4030:	9c 83       	std	Y+4, r25	; 0x04
    4032:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4034:	8d 81       	ldd	r24, Y+5	; 0x05
    4036:	9e 81       	ldd	r25, Y+6	; 0x06
    4038:	01 97       	sbiw	r24, 0x01	; 1
    403a:	9e 83       	std	Y+6, r25	; 0x06
    403c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    403e:	8d 81       	ldd	r24, Y+5	; 0x05
    4040:	9e 81       	ldd	r25, Y+6	; 0x06
    4042:	00 97       	sbiw	r24, 0x00	; 0
    4044:	69 f7       	brne	.-38     	; 0x4020 <main+0x1ac>
    4046:	14 c0       	rjmp	.+40     	; 0x4070 <main+0x1fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4048:	6f 81       	ldd	r22, Y+7	; 0x07
    404a:	78 85       	ldd	r23, Y+8	; 0x08
    404c:	89 85       	ldd	r24, Y+9	; 0x09
    404e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4050:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4054:	dc 01       	movw	r26, r24
    4056:	cb 01       	movw	r24, r22
    4058:	9e 83       	std	Y+6, r25	; 0x06
    405a:	8d 83       	std	Y+5, r24	; 0x05
    405c:	8d 81       	ldd	r24, Y+5	; 0x05
    405e:	9e 81       	ldd	r25, Y+6	; 0x06
    4060:	9a 83       	std	Y+2, r25	; 0x02
    4062:	89 83       	std	Y+1, r24	; 0x01
    4064:	89 81       	ldd	r24, Y+1	; 0x01
    4066:	9a 81       	ldd	r25, Y+2	; 0x02
    4068:	01 97       	sbiw	r24, 0x01	; 1
    406a:	f1 f7       	brne	.-4      	; 0x4068 <main+0x1f4>
    406c:	9a 83       	std	Y+2, r25	; 0x02
    406e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);
	DIO_u8SetPortValue(PORT_A,Value);
    4070:	9d 8d       	ldd	r25, Y+29	; 0x1d
    4072:	81 e0       	ldi	r24, 0x01	; 1
    4074:	69 2f       	mov	r22, r25
    4076:	0e 94 7e 1d 	call	0x3afc	; 0x3afc <DIO_u8SetPortValue>
    407a:	ff cf       	rjmp	.-2      	; 0x407a <main+0x206>

0000407c <__mulsi3>:
    407c:	62 9f       	mul	r22, r18
    407e:	d0 01       	movw	r26, r0
    4080:	73 9f       	mul	r23, r19
    4082:	f0 01       	movw	r30, r0
    4084:	82 9f       	mul	r24, r18
    4086:	e0 0d       	add	r30, r0
    4088:	f1 1d       	adc	r31, r1
    408a:	64 9f       	mul	r22, r20
    408c:	e0 0d       	add	r30, r0
    408e:	f1 1d       	adc	r31, r1
    4090:	92 9f       	mul	r25, r18
    4092:	f0 0d       	add	r31, r0
    4094:	83 9f       	mul	r24, r19
    4096:	f0 0d       	add	r31, r0
    4098:	74 9f       	mul	r23, r20
    409a:	f0 0d       	add	r31, r0
    409c:	65 9f       	mul	r22, r21
    409e:	f0 0d       	add	r31, r0
    40a0:	99 27       	eor	r25, r25
    40a2:	72 9f       	mul	r23, r18
    40a4:	b0 0d       	add	r27, r0
    40a6:	e1 1d       	adc	r30, r1
    40a8:	f9 1f       	adc	r31, r25
    40aa:	63 9f       	mul	r22, r19
    40ac:	b0 0d       	add	r27, r0
    40ae:	e1 1d       	adc	r30, r1
    40b0:	f9 1f       	adc	r31, r25
    40b2:	bd 01       	movw	r22, r26
    40b4:	cf 01       	movw	r24, r30
    40b6:	11 24       	eor	r1, r1
    40b8:	08 95       	ret

000040ba <__udivmodsi4>:
    40ba:	a1 e2       	ldi	r26, 0x21	; 33
    40bc:	1a 2e       	mov	r1, r26
    40be:	aa 1b       	sub	r26, r26
    40c0:	bb 1b       	sub	r27, r27
    40c2:	fd 01       	movw	r30, r26
    40c4:	0d c0       	rjmp	.+26     	; 0x40e0 <__udivmodsi4_ep>

000040c6 <__udivmodsi4_loop>:
    40c6:	aa 1f       	adc	r26, r26
    40c8:	bb 1f       	adc	r27, r27
    40ca:	ee 1f       	adc	r30, r30
    40cc:	ff 1f       	adc	r31, r31
    40ce:	a2 17       	cp	r26, r18
    40d0:	b3 07       	cpc	r27, r19
    40d2:	e4 07       	cpc	r30, r20
    40d4:	f5 07       	cpc	r31, r21
    40d6:	20 f0       	brcs	.+8      	; 0x40e0 <__udivmodsi4_ep>
    40d8:	a2 1b       	sub	r26, r18
    40da:	b3 0b       	sbc	r27, r19
    40dc:	e4 0b       	sbc	r30, r20
    40de:	f5 0b       	sbc	r31, r21

000040e0 <__udivmodsi4_ep>:
    40e0:	66 1f       	adc	r22, r22
    40e2:	77 1f       	adc	r23, r23
    40e4:	88 1f       	adc	r24, r24
    40e6:	99 1f       	adc	r25, r25
    40e8:	1a 94       	dec	r1
    40ea:	69 f7       	brne	.-38     	; 0x40c6 <__udivmodsi4_loop>
    40ec:	60 95       	com	r22
    40ee:	70 95       	com	r23
    40f0:	80 95       	com	r24
    40f2:	90 95       	com	r25
    40f4:	9b 01       	movw	r18, r22
    40f6:	ac 01       	movw	r20, r24
    40f8:	bd 01       	movw	r22, r26
    40fa:	cf 01       	movw	r24, r30
    40fc:	08 95       	ret

000040fe <__divmodsi4>:
    40fe:	97 fb       	bst	r25, 7
    4100:	09 2e       	mov	r0, r25
    4102:	05 26       	eor	r0, r21
    4104:	0e d0       	rcall	.+28     	; 0x4122 <__divmodsi4_neg1>
    4106:	57 fd       	sbrc	r21, 7
    4108:	04 d0       	rcall	.+8      	; 0x4112 <__divmodsi4_neg2>
    410a:	d7 df       	rcall	.-82     	; 0x40ba <__udivmodsi4>
    410c:	0a d0       	rcall	.+20     	; 0x4122 <__divmodsi4_neg1>
    410e:	00 1c       	adc	r0, r0
    4110:	38 f4       	brcc	.+14     	; 0x4120 <__divmodsi4_exit>

00004112 <__divmodsi4_neg2>:
    4112:	50 95       	com	r21
    4114:	40 95       	com	r20
    4116:	30 95       	com	r19
    4118:	21 95       	neg	r18
    411a:	3f 4f       	sbci	r19, 0xFF	; 255
    411c:	4f 4f       	sbci	r20, 0xFF	; 255
    411e:	5f 4f       	sbci	r21, 0xFF	; 255

00004120 <__divmodsi4_exit>:
    4120:	08 95       	ret

00004122 <__divmodsi4_neg1>:
    4122:	f6 f7       	brtc	.-4      	; 0x4120 <__divmodsi4_exit>
    4124:	90 95       	com	r25
    4126:	80 95       	com	r24
    4128:	70 95       	com	r23
    412a:	61 95       	neg	r22
    412c:	7f 4f       	sbci	r23, 0xFF	; 255
    412e:	8f 4f       	sbci	r24, 0xFF	; 255
    4130:	9f 4f       	sbci	r25, 0xFF	; 255
    4132:	08 95       	ret

00004134 <__prologue_saves__>:
    4134:	2f 92       	push	r2
    4136:	3f 92       	push	r3
    4138:	4f 92       	push	r4
    413a:	5f 92       	push	r5
    413c:	6f 92       	push	r6
    413e:	7f 92       	push	r7
    4140:	8f 92       	push	r8
    4142:	9f 92       	push	r9
    4144:	af 92       	push	r10
    4146:	bf 92       	push	r11
    4148:	cf 92       	push	r12
    414a:	df 92       	push	r13
    414c:	ef 92       	push	r14
    414e:	ff 92       	push	r15
    4150:	0f 93       	push	r16
    4152:	1f 93       	push	r17
    4154:	cf 93       	push	r28
    4156:	df 93       	push	r29
    4158:	cd b7       	in	r28, 0x3d	; 61
    415a:	de b7       	in	r29, 0x3e	; 62
    415c:	ca 1b       	sub	r28, r26
    415e:	db 0b       	sbc	r29, r27
    4160:	0f b6       	in	r0, 0x3f	; 63
    4162:	f8 94       	cli
    4164:	de bf       	out	0x3e, r29	; 62
    4166:	0f be       	out	0x3f, r0	; 63
    4168:	cd bf       	out	0x3d, r28	; 61
    416a:	09 94       	ijmp

0000416c <__epilogue_restores__>:
    416c:	2a 88       	ldd	r2, Y+18	; 0x12
    416e:	39 88       	ldd	r3, Y+17	; 0x11
    4170:	48 88       	ldd	r4, Y+16	; 0x10
    4172:	5f 84       	ldd	r5, Y+15	; 0x0f
    4174:	6e 84       	ldd	r6, Y+14	; 0x0e
    4176:	7d 84       	ldd	r7, Y+13	; 0x0d
    4178:	8c 84       	ldd	r8, Y+12	; 0x0c
    417a:	9b 84       	ldd	r9, Y+11	; 0x0b
    417c:	aa 84       	ldd	r10, Y+10	; 0x0a
    417e:	b9 84       	ldd	r11, Y+9	; 0x09
    4180:	c8 84       	ldd	r12, Y+8	; 0x08
    4182:	df 80       	ldd	r13, Y+7	; 0x07
    4184:	ee 80       	ldd	r14, Y+6	; 0x06
    4186:	fd 80       	ldd	r15, Y+5	; 0x05
    4188:	0c 81       	ldd	r16, Y+4	; 0x04
    418a:	1b 81       	ldd	r17, Y+3	; 0x03
    418c:	aa 81       	ldd	r26, Y+2	; 0x02
    418e:	b9 81       	ldd	r27, Y+1	; 0x01
    4190:	ce 0f       	add	r28, r30
    4192:	d1 1d       	adc	r29, r1
    4194:	0f b6       	in	r0, 0x3f	; 63
    4196:	f8 94       	cli
    4198:	de bf       	out	0x3e, r29	; 62
    419a:	0f be       	out	0x3f, r0	; 63
    419c:	cd bf       	out	0x3d, r28	; 61
    419e:	ed 01       	movw	r28, r26
    41a0:	08 95       	ret

000041a2 <_exit>:
    41a2:	f8 94       	cli

000041a4 <__stop_program>:
    41a4:	ff cf       	rjmp	.-2      	; 0x41a4 <__stop_program>
