Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 21:01:07 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_69_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 SharedReg41_instance/s5_reg_c_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            SharedReg16_instance/Y_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.232ns (6.697%)  route 3.232ns (93.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.609ns = ( 6.609 - 4.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.167ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.609ns
    Common Clock Delay      (CCD):    1.496ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.178ns (routing 0.921ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.836ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=6041, routed)        2.178     3.129    SharedReg41_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y239       FDCE                                         r  SharedReg41_instance/s5_reg_c_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y239       FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.209 r  SharedReg41_instance/s5_reg_c_rep/Q
                         net (fo=130, routed)         3.174     6.383    SharedReg16_instance/s5_reg_c_rep
    SLR Crossing[0->1]   
    SLICE_X126Y442       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     6.535 r  SharedReg16_instance/s5_reg_gate__2/O
                         net (fo=1, routed)           0.058     6.593    SharedReg16_instance/s5_reg_gate__2_n_0
    SLICE_X126Y442       FDCE                                         r  SharedReg16_instance/Y_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=6041, routed)        1.949     6.609    SharedReg16_instance/clk_IBUF_BUFG
    SLICE_X126Y442       FDCE                                         r  SharedReg16_instance/Y_reg[30]/C
                         clock pessimism              0.376     6.985    
                         inter-SLR compensation      -0.167     6.818    
                         clock uncertainty           -0.035     6.782    
    SLICE_X126Y442       FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.807    SharedReg16_instance/Y_reg[30]
  -------------------------------------------------------------------
                         required time                          6.807    
                         arrival time                          -6.593    
  -------------------------------------------------------------------
                         slack                                  0.215    




