{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 09 11:39:22 2019 " "Info: Processing started: Thu May 09 11:39:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register_File -c Register_File " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Register_File -c Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Info: Found entity 1: Register_File" {  } { { "Register_File.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/Register_File.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32_bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register_32_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_32_bit " "Info: Found entity 1: register_32_bit" {  } { { "register_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/register_32_bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_decode0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.v" "" { Text "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/lpm_decode0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder32.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder32 " "Info: Found entity 1: decoder32" {  } { { "decoder32.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q2/decoder32.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sharif/term 4/architecture/hw/hw3/designs/q1/alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /sharif/term 4/architecture/hw/hw3/designs/q1/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "../q1/ALU.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sharif/term 4/architecture/hw/hw3/designs/q1/adder_32_bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /sharif/term 4/architecture/hw/hw3/designs/q1/adder_32_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_bit " "Info: Found entity 1: adder_32_bit" {  } { { "../q1/adder_32_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/adder_32_bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sharif/term 4/architecture/hw/hw3/designs/q1/half_adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /sharif/term 4/architecture/hw/hw3/designs/q1/half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Info: Found entity 1: half_adder" {  } { { "../q1/half_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/half_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sharif/term 4/architecture/hw/hw3/designs/q1/full_adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /sharif/term 4/architecture/hw/hw3/designs/q1/full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Info: Found entity 1: full_adder" {  } { { "../q1/full_adder.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sharif/term 4/architecture/hw/hw3/designs/q1/adder_8_bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /sharif/term 4/architecture/hw/hw3/designs/q1/adder_8_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8_bit " "Info: Found entity 1: adder_8_bit" {  } { { "../q1/adder_8_bit.bdf" "" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/adder_8_bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_32_bit " "Info: Elaborating entity \"adder_32_bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8_bit adder_8_bit:inst6 " "Info: Elaborating entity \"adder_8_bit\" for hierarchy \"adder_8_bit:inst6\"" {  } { { "../q1/adder_32_bit.bdf" "inst6" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/adder_32_bit.bdf" { { 16 1264 1392 112 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_8_bit:inst6\|full_adder:inst15 " "Info: Elaborating entity \"full_adder\" for hierarchy \"adder_8_bit:inst6\|full_adder:inst15\"" {  } { { "../q1/adder_8_bit.bdf" "inst15" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/adder_8_bit.bdf" { { 56 1536 1632 152 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder adder_8_bit:inst6\|full_adder:inst15\|half_adder:inst1 " "Info: Elaborating entity \"half_adder\" for hierarchy \"adder_8_bit:inst6\|full_adder:inst15\|half_adder:inst1\"" {  } { { "../q1/full_adder.bdf" "inst1" { Schematic "D:/Sharif/Term 4/Architecture/HW/HW3/Designs/q1/full_adder.bdf" { { 32 456 552 128 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Register_File " "Warning: Ignored assignments for entity \"Register_File\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Register_File -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Register_File -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Register_File -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Register_File -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Info: Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Info: Implemented 65 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Info: Implemented 48 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 09 11:39:24 2019 " "Info: Processing ended: Thu May 09 11:39:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
