{
  "creator": "Yosys 0.33 (git sha1 2584903a060)",
  "modules": {
    "$__ABC9_DELAY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$22940": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$__ABC9_SCC_BREAKER": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:9.1-11.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "O": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:9.47-9.48"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:9.69-9.70"
          }
        }
      }
    },
    "$__DFF_N__$abc9_flop": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:14.1-20.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:14.36-14.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:14.39-14.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:14.42-14.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:14.52-14.54"
          }
        }
      }
    },
    "$__DFF_P__$abc9_flop": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:23.1-29.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:23.36-23.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:23.39-23.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:23.42-23.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:23.52-23.54"
          }
        }
      }
    },
    "$__ICE40_CARRY_WRAPPER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:2.1-86.10"
      },
      "parameter_default_values": {
        "I3_IS_CI": "00000000000000000000000000000000",
        "LUT": "00000000000000000000000000000000"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:6.8-6.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:6.11-6.12"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:9.8-9.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:9.12-9.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:5.9-5.10"
          }
        }
      }
    },
    "$paramod$29bb1207a66f35afe7dbcd2e3c2d130659b0964f\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "\\SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
        "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_FILE": " ",
        "READ_MODE": "00",
        "WRITE_MODE": "00"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1661$22859": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1663$22860": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1669$22861": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1673$22862": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$719": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$720": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$721": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$722": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$723": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$724": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$725": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$726": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$727": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1661$22859_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1663$22860_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1669$22861_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1673$22862_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$85a472072107804a1e6bedb8b52fb3de6104e462\\SB_RAM40_4K": {
      "attributes": {
        "hdlname": "\\SB_RAM40_4K",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
        "INIT_FILE": " ",
        "READ_MODE": "10",
        "WRITE_MODE": "10"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1661$22855": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1663$22856": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1669$22857": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1673$22858": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$719": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$720": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$721": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$722": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$723": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$724": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$725": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$726": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$727": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1661$22855_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1663$22856_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1669$22857_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1673$22858_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000000010101": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "$__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000010101"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$22940": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000010101",
            "T_FALL_MIN": "00000000000000000000000000010101",
            "T_FALL_TYP": "00000000000000000000000000010101",
            "T_RISE_MAX": "00000000000000000000000000010101",
            "T_RISE_MIN": "00000000000000000000000000010101",
            "T_RISE_TYP": "00000000000000000000000000010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000001100010": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "$__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000001100010"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$22940": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001100010",
            "T_FALL_MIN": "00000000000000000000000001100010",
            "T_FALL_TYP": "00000000000000000000000001100010",
            "T_RISE_MAX": "00000000000000000000000001100010",
            "T_RISE_MIN": "00000000000000000000000001100010",
            "T_RISE_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000010000101": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "$__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000010000101"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$22940": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000010000101",
            "T_FALL_TYP": "00000000000000000000000010000101",
            "T_RISE_MAX": "00000000000000000000000010000101",
            "T_RISE_MIN": "00000000000000000000000010000101",
            "T_RISE_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000010100001": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "$__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000010100001"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$22940": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100001",
            "T_FALL_MIN": "00000000000000000000000010100001",
            "T_FALL_TYP": "00000000000000000000000010100001",
            "T_RISE_MAX": "00000000000000000000000010100001",
            "T_RISE_MIN": "00000000000000000000000010100001",
            "T_RISE_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000011001011": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "$__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000011001011"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$22940": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011001011",
            "T_FALL_MIN": "00000000000000000000000011001011",
            "T_FALL_TYP": "00000000000000000000000011001011",
            "T_RISE_MAX": "00000000000000000000000011001011",
            "T_RISE_MIN": "00000000000000000000000011001011",
            "T_RISE_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000011100000": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "$__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000011100000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$22940": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011100000",
            "T_FALL_MIN": "00000000000000000000000011100000",
            "T_FALL_TYP": "00000000000000000000000011100000",
            "T_RISE_MAX": "00000000000000000000000011100000",
            "T_RISE_MIN": "00000000000000000000000011100000",
            "T_RISE_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000100001011": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "$__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000100001011"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$22940": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100001011",
            "T_FALL_MIN": "00000000000000000000000100001011",
            "T_FALL_TYP": "00000000000000000000000100001011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000100001011",
            "T_RISE_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ABC9_DELAY\\DELAY=32'00000000000000000000000100010010": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "$__ABC9_DELAY",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000100010010"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$22940": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000100010010",
            "T_FALL_TYP": "00000000000000000000000100010010",
            "T_RISE_MAX": "00000000000000000000000100010010",
            "T_RISE_MIN": "00000000000000000000000100010010",
            "T_RISE_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$paramod$__ICE40_CARRY_WRAPPER\\LUT=16'0110100110010110\\I3_IS_CI=1'1": {
      "attributes": {
        "hdlname": "$__ICE40_CARRY_WRAPPER",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:2.1-86.10"
      },
      "parameter_default_values": {
        "I3_IS_CI": "1",
        "LUT": "0110100110010110"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:6.8-6.9"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:6.11-6.12"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:8.8-8.10"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:9.8-9.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:9.12-9.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/abc9_model.v:5.9-5.10"
          }
        }
      }
    },
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2136.1-2420.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$755": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2231.2-2231.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$756": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2233.2-2233.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$757": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2235.2-2235.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$758": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2237.2-2237.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$759": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2239.2-2239.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$760": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2241.2-2241.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$761": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2243.2-2243.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$762": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2245.2-2245.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$763": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2247.2-2247.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$764": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2249.2-2249.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$765": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2251.2-2251.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$766": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2253.2-2253.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$767": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2255.2-2255.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$768": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2257.2-2257.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$769": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2259.2-2259.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$770": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2260.2-2260.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$771": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2261.2-2261.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$772": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2263.2-2263.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$773": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2265.2-2265.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$774": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2266.2-2266.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$775": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2267.2-2267.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$776": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2269.2-2269.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$777": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2271.2-2271.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$778": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2272.2-2272.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$779": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2273.2-2273.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$780": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2275.2-2275.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$781": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2277.2-2277.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$782": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2278.2-2278.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$783": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2279.2-2279.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$784": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2281.2-2281.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$785": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2283.2-2283.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$786": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2285.2-2285.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$787": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2287.2-2287.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$788": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2288.2-2288.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$789": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2289.2-2289.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.34-2137.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.24-2137.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.29-2137.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2140.9-2140.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.8-2137.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.12-2137.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.16-2137.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.20-2137.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2138.9-2138.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2139.9-2139.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2137.39-2137.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3167.1-3502.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.135-3173.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.127-3173.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.54-3173.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.45-3173.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.36-3173.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.27-3173.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.18-3173.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.9-3173.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.119-3173.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.111-3173.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.103-3173.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.95-3173.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.87-3173.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.79-3173.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.71-3173.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3173.63-3173.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.100-3170.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.91-3170.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.9-3170.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.82-3170.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.73-3170.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.64-3170.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.55-3170.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.46-3170.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.37-3170.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.28-3170.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3170.19-3170.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3169.9-3169.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3169.15-3169.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.150-3168.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.141-3168.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.59-3168.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.49-3168.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.39-3168.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.29-3168.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.19-3168.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.9-3168.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.132-3168.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.123-3168.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.114-3168.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.105-3168.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.96-3168.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.87-3168.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.78-3168.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3168.69-3168.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3169.22-3169.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.100-3172.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.91-3172.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.9-3172.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.82-3172.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.73-3172.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.64-3172.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.55-3172.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.46-3172.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.37-3172.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.28-3172.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3172.19-3172.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3171.9-3171.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3171.15-3171.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.150-3174.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.141-3174.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.59-3174.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.49-3174.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.39-3174.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.29-3174.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.19-3174.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.9-3174.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.132-3174.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.123-3174.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.114-3174.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.105-3174.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.96-3174.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.87-3174.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.78-3174.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3174.69-3174.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3171.22-3171.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:265.1-300.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:303.1-347.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:305.8-305.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:307.8-307.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:306.8-306.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:304.13-304.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:653.1-730.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:655.8-655.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:658.8-658.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:654.13-654.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:657.8-657.9"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:794.1-871.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:796.8-796.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:799.8-799.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:795.13-795.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:798.8-798.9"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:592.1-650.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:594.8-594.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:597.8-597.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:595.8-595.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:593.13-593.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:596.8-596.9"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:733.1-791.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:735.8-735.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:738.8-738.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:736.8-736.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:734.13-734.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:737.8-737.9"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:876.1-911.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:878.8-878.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:878.11-878.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:877.13-877.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:914.1-958.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:916.8-916.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:918.8-918.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:917.8-917.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:915.13-915.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1264.1-1341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1266.8-1266.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1269.8-1269.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1267.8-1267.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1265.13-1265.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1268.8-1268.9"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1405.1-1483.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1407.8-1407.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1410.8-1410.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1408.8-1408.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1406.13-1406.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1409.8-1409.9"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1203.1-1261.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1205.8-1205.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1208.8-1208.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1206.8-1206.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1204.13-1204.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1207.8-1207.9"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1344.1-1402.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1346.8-1346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1349.8-1349.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1347.8-1347.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1345.13-1345.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1348.8-1348.9"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1011.1-1079.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1013.8-1013.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1013.14-1013.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1012.13-1012.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1013.11-1013.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1132.1-1200.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1134.8-1134.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1134.14-1134.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1133.13-1133.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1134.11-1134.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:961.1-1008.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:963.8-963.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:963.14-963.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:962.13-962.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:963.11-963.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1082.1-1129.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1084.8-1084.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1084.14-1084.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1083.13-1083.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1084.11-1084.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:400.1-468.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:402.8-402.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:402.14-402.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:401.13-401.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:402.11-402.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:521.1-589.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:523.8-523.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:523.14-523.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:522.13-522.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:523.11-523.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:350.1-397.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:352.8-352.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:352.14-352.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:351.13-351.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:352.11-352.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:471.1-518.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:473.8-473.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:473.14-473.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:472.13-472.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:473.11-473.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2856.1-2860.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2857.8-2857.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2858.9-2858.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2664.1-2681.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2677.9-2677.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2676.8-2676.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2675.8-2675.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2665.8-2665.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2666.8-2666.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2667.8-2667.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2668.8-2668.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2669.8-2669.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2670.8-2670.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2671.8-2671.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2672.8-2672.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2673.8-2673.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2674.8-2674.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2733.1-2773.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2764.9-2764.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2765.9-2765.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2763.9-2763.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2744.9-2744.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2743.9-2743.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2741.9-2741.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2740.9-2740.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2734.9-2734.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2752.9-2752.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2751.9-2751.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2750.9-2750.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2749.9-2749.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2748.9-2748.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2747.9-2747.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2746.9-2746.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2745.9-2745.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2762.9-2762.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2761.9-2761.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2760.9-2760.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2759.9-2759.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2758.9-2758.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2757.9-2757.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2735.9-2735.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2736.9-2736.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2753.9-2753.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2766.9-2766.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2767.9-2767.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2754.9-2754.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2768.9-2768.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2769.9-2769.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2862.1-2929.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2865.9-2865.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2871.9-2871.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2872.9-2872.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2869.9-2869.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2870.9-2870.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2866.9-2866.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2864.9-2864.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2867.9-2867.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2868.9-2868.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2863.9-2863.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2873.9-2873.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2874.9-2874.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2931.1-2993.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2934.9-2934.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2941.9-2941.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2940.9-2940.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2939.9-2939.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2938.9-2938.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2935.9-2935.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2933.9-2933.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2936.9-2936.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2937.9-2937.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2932.9-2932.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2830.1-2853.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2844.8-2844.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2843.8-2843.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2842.8-2842.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2841.8-2841.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2832.8-2832.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2831.8-2831.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2840.8-2840.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2839.8-2839.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2838.8-2838.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2837.8-2837.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2836.8-2836.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2835.8-2835.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2834.8-2834.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2833.8-2833.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2845.8-2845.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2846.8-2846.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2851.9-2851.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2847.8-2847.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2848.9-2848.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2849.9-2849.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2850.9-2850.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2709.1-2713.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2710.8-2710.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2711.9-2711.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2684.1-2689.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2687.9-2687.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2686.8-2686.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2685.8-2685.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2996.1-3164.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2998.18-2998.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3005.12-3005.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3007.13-3007.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3003.19-3003.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3003.8-3003.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2999.8-2999.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2998.21-2998.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2999.15-2999.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2998.15-2998.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2997.13-2997.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2999.22-2999.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3005.8-3005.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2997.8-2997.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3007.9-3007.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2998.24-2998.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2999.29-2999.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3000.17-3000.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3000.8-3000.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3006.16-3006.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3004.18-3004.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3004.8-3004.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3002.18-3002.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3002.8-3002.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3001.17-3001.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3001.8-3001.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3005.21-3005.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:3007.22-3007.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2521.1-2553.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2530.10-2530.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2528.16-2528.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2527.10-2527.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2532.10-2532.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2529.10-2529.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2523.10-2523.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2525.10-2525.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2524.10-2524.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2526.10-2526.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2522.10-2522.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2531.10-2531.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2535.10-2535.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2534.10-2534.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2533.10-2533.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2556.1-2588.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2565.10-2565.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2563.16-2563.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2562.10-2562.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2567.10-2567.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2564.10-2564.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2557.10-2557.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2558.10-2558.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2560.10-2560.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2559.10-2559.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2561.10-2561.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2566.10-2566.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2570.10-2570.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2569.10-2569.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2568.10-2568.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2487.1-2518.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2496.10-2496.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2494.16-2494.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2493.10-2493.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2498.10-2498.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2495.10-2495.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2488.10-2488.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2489.10-2489.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2491.10-2491.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2490.10-2490.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2492.10-2492.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2501.10-2501.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2499.10-2499.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2425.1-2453.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2432.10-2432.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2430.16-2430.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2429.10-2429.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2434.10-2434.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2431.10-2431.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2427.10-2427.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2428.10-2428.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2426.10-2426.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2433.10-2433.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2437.10-2437.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2436.10-2436.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2435.10-2435.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2456.1-2484.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2461.16-2461.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2460.10-2460.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2465.10-2465.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2462.10-2462.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2457.10-2457.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2458.10-2458.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2459.10-2459.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2464.10-2464.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2468.10-2468.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2467.10-2467.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1661$874": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1663$875": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1669$876": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1673$877": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$719": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$720": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$721": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$722": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$723": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$724": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$725": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$726": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$727": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1661$874_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1663$875_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1669$876_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1673$877_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1726.1-1860.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1797$878": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1799$879": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1805$880": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1809$881": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$728": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1797.3-1797.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$729": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1799.3-1799.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$730": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1801.3-1801.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$731": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1803.3-1803.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$732": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1805.3-1805.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$733": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1807.3-1807.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$734": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1809.3-1809.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$735": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1811.3-1811.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$736": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1813.3-1813.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1797$878_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1799$879_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1805$880_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1809$881_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1736.16-1736.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1731.16-1731.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1729.16-1729.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1728.16-1728.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1727.16-1727.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1730.16-1730.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1735.16-1735.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1732.16-1732.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1733.16-1733.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1737.16-1737.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1734.16-1734.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1998.1-2132.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2069$886": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2071$887": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2077$888": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2081$889": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$746": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2069.3-2069.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$747": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2071.3-2071.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$748": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2073.3-2073.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$749": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2075.3-2075.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$750": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2077.3-2077.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$751": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2079.3-2079.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$752": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2081.3-2081.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$753": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2083.3-2083.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$754": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2085.3-2085.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2069$886_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2071$887_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2077$888_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:2081$889_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2008.16-2008.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2003.16-2003.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2001.16-2001.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2000.16-2000.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1999.16-1999.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2002.16-2002.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2007.16-2007.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2005.16-2005.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2004.16-2004.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2009.16-2009.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2006.16-2006.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1862.1-1996.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1933$882": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1935$883": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1941$884": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1945$885": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$737": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1933.3-1933.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$738": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1935.3-1935.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$739": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1937.3-1937.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$740": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1939.3-1939.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$741": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1941.3-1941.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$742": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1943.3-1943.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$743": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1945.3-1945.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$744": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1947.3-1947.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$745": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1949.3-1949.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1933$882_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1935$883_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1941$884_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
          }
        },
        "$logic_and$/usr/bin/../share/yosys/ice40/cells_sim.v:1945$885_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1867.16-1867.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1864.16-1864.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1865.16-1865.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1863.16-1863.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1866.16-1866.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1871.16-1871.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1869.16-1869.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1868.16-1868.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1873.16-1873.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:1870.16-1870.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2692.1-2706.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2693.8-2693.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2695.8-2695.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2699.9-2699.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2696.8-2696.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2697.8-2697.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2694.8-2694.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2716.1-2730.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2722.9-2722.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2718.8-2718.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2723.9-2723.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2719.8-2719.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2724.9-2724.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2720.8-2720.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2717.8-2717.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2721.8-2721.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2776.1-2827.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2820.9-2820.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2819.9-2819.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2818.9-2818.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2817.9-2817.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2824.9-2824.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2823.9-2823.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2822.9-2822.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2821.9-2821.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2796.9-2796.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2813.9-2813.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2814.9-2814.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2808.9-2808.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2787.9-2787.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2786.9-2786.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2785.9-2785.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2784.9-2784.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2783.9-2783.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2777.9-2777.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2795.9-2795.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2794.9-2794.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2793.9-2793.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2792.9-2792.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2791.9-2791.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2790.9-2790.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2789.9-2789.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2788.9-2788.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2807.9-2807.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2806.9-2806.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2805.9-2805.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2804.9-2804.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2803.9-2803.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2800.9-2800.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2778.9-2778.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2779.9-2779.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2798.9-2798.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2815.9-2815.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2816.9-2816.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2799.9-2799.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2797.9-2797.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2811.9-2811.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2812.9-2812.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2809.9-2809.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2810.9-2810.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2600.1-2661.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2601.15-2601.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.14-2604.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.26-2604.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2602.15-2602.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2605.20-2605.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2603.14-2603.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.49-2604.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.42-2604.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.33-2604.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2604.8-2604.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2593.1-2598.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2594.8-2594.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2596.8-2596.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/cells_sim.v:2595.8-2595.10"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "toplevel.v:44.1-107.10"
      },
      "ports": {
        "led": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ]
        }
      },
      "cells": {
        "OSCInst0": {
          "hide_name": 0,
          "type": "SB_HFOSC",
          "parameters": {
            "CLKHF_DIV": "0b11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:58.33-62.3"
          },
          "port_directions": {
            "CLKHF": "output",
            "CLKHFEN": "input",
            "CLKHFPU": "input"
          },
          "connections": {
            "CLKHF": [ 10 ],
            "CLKHFEN": [ "1" ],
            "CLKHFPU": [ "1" ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 11 ],
            "E": [ 12 ],
            "Q": [ 13 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 14 ],
            "E": [ 12 ],
            "Q": [ 15 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 16 ],
            "E": [ 12 ],
            "Q": [ 17 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 18 ],
            "E": [ 12 ],
            "Q": [ 19 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 20 ],
            "I2": [ 21 ],
            "I3": [ 22 ],
            "O": [ 18 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 20 ],
            "I1": [ 21 ],
            "I2": [ 23 ],
            "I3": [ 22 ],
            "O": [ 24 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 25 ],
            "I3": [ 26 ],
            "O": [ 27 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 28 ],
            "I2": [ 21 ],
            "I3": [ 29 ],
            "O": [ 30 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 29 ],
            "I3": [ 31 ],
            "O": [ 32 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 33 ],
            "I3": [ 34 ],
            "O": [ 35 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 36 ],
            "I1": [ 37 ],
            "I2": [ 38 ],
            "I3": [ 39 ],
            "O": [ 40 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 41 ],
            "I1": [ 42 ],
            "I2": [ 43 ],
            "I3": [ 44 ],
            "O": [ 45 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 46 ],
            "I1": [ 47 ],
            "I2": [ 48 ],
            "I3": [ 49 ],
            "O": [ 33 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 50 ],
            "I1": [ 51 ],
            "I2": [ 52 ],
            "I3": [ 53 ],
            "O": [ 34 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 54 ],
            "I2": [ 21 ],
            "I3": [ 50 ],
            "O": [ 55 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 56 ],
            "I2": [ 21 ],
            "I3": [ 53 ],
            "O": [ 14 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 57 ],
            "I2": [ 21 ],
            "I3": [ 52 ],
            "O": [ 58 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 60 ],
            "I2": [ 61 ],
            "I3": [ 62 ],
            "O": [ 50 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 63 ],
            "I2": [ 21 ],
            "I3": [ 51 ],
            "O": [ 64 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 65 ],
            "I2": [ 66 ],
            "I3": [ 67 ],
            "O": [ 51 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 69 ],
            "I2": [ 70 ],
            "I3": [ 71 ],
            "O": [ 65 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 73 ],
            "I3": [ 74 ],
            "O": [ 67 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 75 ],
            "I2": [ 21 ],
            "I3": [ 46 ],
            "O": [ 76 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 77 ],
            "I2": [ 78 ],
            "I3": [ 79 ],
            "O": [ 46 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 80 ],
            "I2": [ 21 ],
            "I3": [ 47 ],
            "O": [ 81 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 82 ],
            "I2": [ 83 ],
            "I3": [ 84 ],
            "O": [ 47 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 85 ],
            "I2": [ 21 ],
            "I3": [ 48 ],
            "O": [ 86 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 87 ],
            "I2": [ 88 ],
            "I3": [ 89 ],
            "O": [ 48 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 90 ],
            "I2": [ 21 ],
            "I3": [ 49 ],
            "O": [ 91 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 92 ],
            "I2": [ 93 ],
            "I3": [ 94 ],
            "O": [ 49 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 96 ],
            "I3": [ 97 ],
            "O": [ 29 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 99 ],
            "I3": [ 100 ],
            "O": [ 96 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 102 ],
            "I2": [ 103 ],
            "I3": [ 104 ],
            "O": [ 97 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 99 ],
            "I2": [ 105 ],
            "I3": [ 106 ],
            "O": [ 102 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 107 ],
            "I2": [ 108 ],
            "I3": [ 109 ],
            "O": [ 103 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 111 ],
            "I2": [ 99 ],
            "I3": [ 98 ],
            "O": [ 107 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 99 ],
            "I3": [ 98 ],
            "O": [ 108 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 114 ],
            "I3": [ 115 ],
            "O": [ 104 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 116 ],
            "I1": [ 28 ],
            "I2": [ 117 ],
            "I3": [ 118 ],
            "O": [ 105 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 106 ],
            "CO": [ 119 ],
            "I0": [ 99 ],
            "I1": [ 105 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 120 ],
            "CO": [ 106 ],
            "I0": [ 121 ],
            "I1": [ 122 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 100 ],
            "CO": [ 123 ],
            "I0": [ 98 ],
            "I1": [ 99 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 123 ],
            "CO": [ 124 ],
            "I0": [ 125 ],
            "I1": [ 126 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 124 ],
            "CO": [ 127 ],
            "I0": [ 59 ],
            "I1": [ 128 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 128 ],
            "I3": [ 124 ],
            "O": [ 129 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 101 ],
            "I2": [ 130 ],
            "I3": [ 129 ],
            "O": [ 131 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 128 ],
            "I2": [ 132 ],
            "I3": [ 131 ],
            "O": [ 133 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 134 ],
            "I2": [ 135 ],
            "I3": [ 133 ],
            "O": [ 87 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 137 ],
            "I2": [ 138 ],
            "I3": [ 139 ],
            "O": [ 88 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 140 ],
            "I3": [ 141 ],
            "O": [ 89 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 125 ],
            "I2": [ 142 ],
            "I3": [ 143 ],
            "O": [ 140 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 125 ],
            "I2": [ 144 ],
            "I3": [ 143 ],
            "O": [ 141 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 125 ],
            "I3": [ 144 ],
            "O": [ 146 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 68 ],
            "I2": [ 147 ],
            "I3": [ 146 ],
            "O": [ 148 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 145 ],
            "I2": [ 59 ],
            "I3": [ 146 ],
            "O": [ 149 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 150 ],
            "I2": [ 142 ],
            "I3": [ 151 ],
            "O": [ 152 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 153 ],
            "I2": [ 154 ],
            "I3": [ 155 ],
            "O": [ 156 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 157 ],
            "I3": [ 158 ],
            "O": [ 159 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 69 ],
            "I2": [ 125 ],
            "I3": [ 142 ],
            "O": [ 147 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 98 ],
            "I3": [ 160 ],
            "O": [ 144 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 161 ],
            "I2": [ 162 ],
            "I3": [ 163 ],
            "O": [ 151 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 98 ],
            "I3": [ 160 ],
            "O": [ 142 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 125 ],
            "I2": [ 164 ],
            "I3": [ 143 ],
            "O": [ 165 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 166 ],
            "I2": [ 158 ],
            "I3": [ 165 ],
            "O": [ 167 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 138 ],
            "I3": [ 168 ],
            "O": [ 158 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 148 ],
            "I2": [ 167 ],
            "I3": [ 169 ],
            "O": [ 170 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 171 ],
            "I3": [ 172 ],
            "O": [ 169 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 173 ],
            "I1": [ 174 ],
            "I2": [ 175 ],
            "I3": [ 176 ],
            "O": [ 172 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 177 ],
            "I3": [ 178 ],
            "O": [ 143 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 180 ],
            "I3": [ 181 ],
            "O": [ 160 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 182 ],
            "I3": [ 183 ],
            "O": [ 177 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 184 ],
            "I3": [ 185 ],
            "O": [ 178 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 186 ],
            "I3": [ 187 ],
            "O": [ 188 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 189 ],
            "I3": [ 187 ],
            "O": [ 190 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 191 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 189 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 194 ],
            "I2": [ 195 ],
            "I3": [ 193 ],
            "O": [ 196 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 196 ],
            "I3": [ 197 ],
            "O": [ 198 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 199 ],
            "I2": [ 200 ],
            "I3": [ 193 ],
            "O": [ 197 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 201 ],
            "I2": [ 202 ],
            "I3": [ 193 ],
            "O": [ 203 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 204 ],
            "I2": [ 205 ],
            "I3": [ 193 ],
            "O": [ 187 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 206 ],
            "I2": [ 207 ],
            "I3": [ 193 ],
            "O": [ 183 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 208 ],
            "I2": [ 209 ],
            "I3": [ 193 ],
            "O": [ 184 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 210 ],
            "I2": [ 211 ],
            "I3": [ 193 ],
            "O": [ 185 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 212 ],
            "I2": [ 213 ],
            "I3": [ 193 ],
            "O": [ 186 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 59 ],
            "I2": [ 164 ],
            "I3": [ 214 ],
            "O": [ 139 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 215 ],
            "I3": [ 188 ],
            "O": [ 164 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 216 ],
            "I3": [ 217 ],
            "O": [ 214 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 128 ],
            "I3": [ 59 ],
            "O": [ 134 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 128 ],
            "I3": [ 59 ],
            "O": [ 132 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 128 ],
            "I2": [ 218 ],
            "I3": [ 219 ],
            "O": [ 130 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 126 ],
            "I3": [ 123 ],
            "O": [ 220 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 101 ],
            "I2": [ 221 ],
            "I3": [ 220 ],
            "O": [ 222 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 110 ],
            "I2": [ 126 ],
            "I3": [ 222 ],
            "O": [ 223 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 126 ],
            "I3": [ 125 ],
            "O": [ 224 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 126 ],
            "I3": [ 125 ],
            "O": [ 225 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 126 ],
            "I2": [ 226 ],
            "I3": [ 119 ],
            "O": [ 221 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 116 ],
            "I1": [ 90 ],
            "I2": [ 227 ],
            "I3": [ 228 ],
            "O": [ 226 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 119 ],
            "CO": [ 219 ],
            "I0": [ 126 ],
            "I1": [ 226 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 229 ],
            "CO": [ 100 ],
            "I0": [ 179 ],
            "I1": [ 121 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 230 ],
            "I2": [ 21 ],
            "I3": [ 31 ],
            "O": [ 16 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 231 ],
            "I3": [ 232 ],
            "O": [ 31 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 121 ],
            "I3": [ 229 ],
            "O": [ 231 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 101 ],
            "I2": [ 233 ],
            "I3": [ 234 ],
            "O": [ 232 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 121 ],
            "I2": [ 122 ],
            "I3": [ 120 ],
            "O": [ 233 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 235 ],
            "I2": [ 236 ],
            "I3": [ 237 ],
            "O": [ 234 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 116 ],
            "I1": [ 230 ],
            "I2": [ 238 ],
            "I3": [ 239 ],
            "O": [ 122 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 120 ],
            "I0": [ 240 ],
            "I1": [ 241 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 240 ],
            "I2": [ 241 ],
            "I3": [ "1" ],
            "O": [ 242 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 242 ],
            "I1": [ 243 ],
            "I2": [ 244 ],
            "I3": [ 245 ],
            "O": [ 246 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 247 ],
            "I3": [ 248 ],
            "O": [ 243 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 145 ],
            "I3": [ 249 ],
            "O": [ 244 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 208 ],
            "I3": [ 250 ],
            "O": [ 245 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 116 ],
            "I1": [ 20 ],
            "I2": [ 251 ],
            "I3": [ 252 ],
            "O": [ 241 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 229 ],
            "I0": [ 193 ],
            "I1": [ 240 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 37 ],
            "I3": [ 39 ],
            "O": [ 22 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 253 ],
            "I2": [ 242 ],
            "I3": [ 254 ],
            "O": [ 37 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 255 ],
            "I1": [ 256 ],
            "I2": [ 257 ],
            "I3": [ 258 ],
            "O": [ 39 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 95 ],
            "I3": [ 101 ],
            "O": [ 253 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 259 ],
            "I1": [ 260 ],
            "I2": [ 261 ],
            "I3": [ 262 ],
            "O": [ 254 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 240 ],
            "I3": [ 193 ],
            "O": [ 259 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 112 ],
            "I2": [ 240 ],
            "I3": [ 263 ],
            "O": [ 260 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 240 ],
            "I3": [ 193 ],
            "O": [ 263 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 153 ],
            "I3": [ 264 ],
            "O": [ 261 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 59 ],
            "I2": [ 265 ],
            "I3": [ 266 ],
            "O": [ 262 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 58 ],
            "E": [ 12 ],
            "Q": [ 267 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 64 ],
            "E": [ 12 ],
            "Q": [ 268 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 55 ],
            "E": [ 12 ],
            "Q": [ 269 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 76 ],
            "E": [ 12 ],
            "Q": [ 270 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 81 ],
            "E": [ 12 ],
            "Q": [ 271 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 86 ],
            "E": [ 12 ],
            "Q": [ 272 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 91 ],
            "E": [ 12 ],
            "Q": [ 273 ]
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 30 ],
            "E": [ 12 ],
            "Q": [ 274 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 275 ],
            "E": [ 276 ],
            "Q": [ 277 ],
            "R": [ 278 ]
          }
        },
        "data_mem_inst.clk_stall_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 278 ],
            "I3": [ 279 ],
            "O": [ 276 ]
          }
        },
        "data_mem_inst.data_block.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 272, 271, 270, 269, 268, 267, 15, 13, 273, 274, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ 280 ],
            "RDATA": [ 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296 ],
            "RE": [ "1" ],
            "WADDR": [ 272, 271, 270, 269, 268, 267, 15, 13, 273, 274, "0" ],
            "WCLK": [ 10 ],
            "WCLKE": [ 297 ],
            "WDATA": [ "0", 298, "0", "0", "0", 299, "0", "0", "0", 300, "0", "0", "0", 301, "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.0.0_WCLKE_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 278 ],
            "I3": [ 279 ],
            "O": [ 297 ]
          }
        },
        "data_mem_inst.data_block.0.0_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 302 ],
            "I2": [ 303 ],
            "I3": [ 290 ],
            "O": [ 300 ]
          }
        },
        "data_mem_inst.data_block.0.0_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 304 ],
            "I2": [ 303 ],
            "I3": [ 286 ],
            "O": [ 299 ]
          }
        },
        "data_mem_inst.data_block.0.0_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 305 ],
            "I2": [ 303 ],
            "I3": [ 282 ],
            "O": [ 298 ]
          }
        },
        "data_mem_inst.data_block.0.0_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 306 ],
            "I2": [ 303 ],
            "I3": [ 294 ],
            "O": [ 301 ]
          }
        },
        "data_mem_inst.data_block.0.0_WDATA_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 17 ],
            "I2": [ 19 ],
            "I3": [ 308 ],
            "O": [ 303 ]
          }
        },
        "data_mem_inst.data_block.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 272, 271, 270, 269, 268, 267, 15, 13, 273, 274, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ 280 ],
            "RDATA": [ 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324 ],
            "RE": [ "1" ],
            "WADDR": [ 272, 271, 270, 269, 268, 267, 15, 13, 273, 274, "0" ],
            "WCLK": [ 10 ],
            "WCLKE": [ 297 ],
            "WDATA": [ "0", 325, "0", "0", "0", 326, "0", "0", "0", 327, "0", "0", "0", 328, "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.0.1_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 329 ],
            "I2": [ 303 ],
            "I3": [ 318 ],
            "O": [ 327 ]
          }
        },
        "data_mem_inst.data_block.0.1_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 330 ],
            "I2": [ 303 ],
            "I3": [ 314 ],
            "O": [ 326 ]
          }
        },
        "data_mem_inst.data_block.0.1_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 331 ],
            "I2": [ 303 ],
            "I3": [ 310 ],
            "O": [ 325 ]
          }
        },
        "data_mem_inst.data_block.0.1_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 332 ],
            "I2": [ 303 ],
            "I3": [ 322 ],
            "O": [ 328 ]
          }
        },
        "data_mem_inst.data_block.0.2": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 272, 271, 270, 269, 268, 267, 15, 13, 273, 274, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ 280 ],
            "RDATA": [ 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348 ],
            "RE": [ "1" ],
            "WADDR": [ 272, 271, 270, 269, 268, 267, 15, 13, 273, 274, "0" ],
            "WCLK": [ 10 ],
            "WCLKE": [ 297 ],
            "WDATA": [ "0", 349, "0", "0", "0", 350, "0", "0", "0", 351, "0", "0", "0", 352, "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 353 ],
            "I1": [ 308 ],
            "I2": [ 354 ],
            "I3": [ 355 ],
            "O": [ 351 ]
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 353 ],
            "I2": [ 356 ],
            "I3": [ 342 ],
            "O": [ 354 ]
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 302 ],
            "I1": [ 357 ],
            "I2": [ 356 ],
            "I3": [ 342 ],
            "O": [ 355 ]
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 358 ],
            "I1": [ 308 ],
            "I2": [ 359 ],
            "I3": [ 360 ],
            "O": [ 350 ]
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 358 ],
            "I2": [ 356 ],
            "I3": [ 338 ],
            "O": [ 359 ]
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 304 ],
            "I1": [ 357 ],
            "I2": [ 356 ],
            "I3": [ 338 ],
            "O": [ 360 ]
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 361 ],
            "I1": [ 308 ],
            "I2": [ 362 ],
            "I3": [ 363 ],
            "O": [ 349 ]
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 361 ],
            "I2": [ 356 ],
            "I3": [ 334 ],
            "O": [ 362 ]
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 305 ],
            "I1": [ 357 ],
            "I2": [ 356 ],
            "I3": [ 334 ],
            "O": [ 363 ]
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 364 ],
            "I1": [ 308 ],
            "I2": [ 365 ],
            "I3": [ 366 ],
            "O": [ 352 ]
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 364 ],
            "I2": [ 356 ],
            "I3": [ 346 ],
            "O": [ 365 ]
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 306 ],
            "I1": [ 357 ],
            "I2": [ 356 ],
            "I3": [ 346 ],
            "O": [ 366 ]
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 17 ],
            "I3": [ 19 ],
            "O": [ 357 ]
          }
        },
        "data_mem_inst.data_block.0.3": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 272, 271, 270, 269, 268, 267, 15, 13, 273, 274, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ 280 ],
            "RDATA": [ 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382 ],
            "RE": [ "1" ],
            "WADDR": [ 272, 271, 270, 269, 268, 267, 15, 13, 273, 274, "0" ],
            "WCLK": [ 10 ],
            "WCLKE": [ 297 ],
            "WDATA": [ "0", 383, "0", "0", "0", 384, "0", "0", "0", 385, "0", "0", "0", 386, "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 387 ],
            "I1": [ 308 ],
            "I2": [ 388 ],
            "I3": [ 389 ],
            "O": [ 385 ]
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 387 ],
            "I2": [ 356 ],
            "I3": [ 376 ],
            "O": [ 388 ]
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 329 ],
            "I1": [ 357 ],
            "I2": [ 356 ],
            "I3": [ 376 ],
            "O": [ 389 ]
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 308 ],
            "I2": [ 391 ],
            "I3": [ 392 ],
            "O": [ 384 ]
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 390 ],
            "I2": [ 356 ],
            "I3": [ 372 ],
            "O": [ 391 ]
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 330 ],
            "I1": [ 357 ],
            "I2": [ 356 ],
            "I3": [ 372 ],
            "O": [ 392 ]
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 393 ],
            "I1": [ 308 ],
            "I2": [ 394 ],
            "I3": [ 395 ],
            "O": [ 383 ]
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 393 ],
            "I2": [ 356 ],
            "I3": [ 368 ],
            "O": [ 394 ]
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 331 ],
            "I1": [ 357 ],
            "I2": [ 356 ],
            "I3": [ 368 ],
            "O": [ 395 ]
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 396 ],
            "I1": [ 308 ],
            "I2": [ 397 ],
            "I3": [ 398 ],
            "O": [ 386 ]
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 396 ],
            "I2": [ 356 ],
            "I3": [ 380 ],
            "O": [ 397 ]
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 332 ],
            "I1": [ 357 ],
            "I2": [ 356 ],
            "I3": [ 380 ],
            "O": [ 398 ]
          }
        },
        "data_mem_inst.data_block.0.4": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 272, 271, 270, 269, 268, 267, 15, 13, 273, 274, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ 280 ],
            "RDATA": [ 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414 ],
            "RE": [ "1" ],
            "WADDR": [ 272, 271, 270, 269, 268, 267, 15, 13, 273, 274, "0" ],
            "WCLK": [ 10 ],
            "WCLKE": [ 297 ],
            "WDATA": [ "0", 415, "0", "0", "0", 416, "0", "0", "0", 417, "0", "0", "0", 418, "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 419 ],
            "I2": [ 308 ],
            "I3": [ 420 ],
            "O": [ 417 ]
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 302 ],
            "I2": [ 421 ],
            "I3": [ 408 ],
            "O": [ 420 ]
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 422 ],
            "I2": [ 308 ],
            "I3": [ 423 ],
            "O": [ 416 ]
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 304 ],
            "I2": [ 421 ],
            "I3": [ 404 ],
            "O": [ 423 ]
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 424 ],
            "I2": [ 308 ],
            "I3": [ 425 ],
            "O": [ 415 ]
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 305 ],
            "I2": [ 421 ],
            "I3": [ 400 ],
            "O": [ 425 ]
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 426 ],
            "I2": [ 308 ],
            "I3": [ 427 ],
            "O": [ 418 ]
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 306 ],
            "I2": [ 421 ],
            "I3": [ 412 ],
            "O": [ 427 ]
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 17 ],
            "I2": [ 19 ],
            "I3": [ 356 ],
            "O": [ 421 ]
          }
        },
        "data_mem_inst.data_block.0.5": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 272, 271, 270, 269, 268, 267, 15, 13, 273, 274, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ 280 ],
            "RDATA": [ 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443 ],
            "RE": [ "1" ],
            "WADDR": [ 272, 271, 270, 269, 268, 267, 15, 13, 273, 274, "0" ],
            "WCLK": [ 10 ],
            "WCLKE": [ 297 ],
            "WDATA": [ "0", 444, "0", "0", "0", 445, "0", "0", "0", 446, "0", "0", "0", 447, "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.0.5_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 448 ],
            "I2": [ 308 ],
            "I3": [ 449 ],
            "O": [ 446 ]
          }
        },
        "data_mem_inst.data_block.0.5_WDATA_1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 329 ],
            "I2": [ 421 ],
            "I3": [ 437 ],
            "O": [ 449 ]
          }
        },
        "data_mem_inst.data_block.0.5_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 450 ],
            "I2": [ 308 ],
            "I3": [ 451 ],
            "O": [ 445 ]
          }
        },
        "data_mem_inst.data_block.0.5_WDATA_2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 330 ],
            "I2": [ 421 ],
            "I3": [ 433 ],
            "O": [ 451 ]
          }
        },
        "data_mem_inst.data_block.0.5_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 452 ],
            "I2": [ 308 ],
            "I3": [ 453 ],
            "O": [ 444 ]
          }
        },
        "data_mem_inst.data_block.0.5_WDATA_3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 331 ],
            "I2": [ 421 ],
            "I3": [ 429 ],
            "O": [ 453 ]
          }
        },
        "data_mem_inst.data_block.0.5_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 454 ],
            "I2": [ 308 ],
            "I3": [ 455 ],
            "O": [ 447 ]
          }
        },
        "data_mem_inst.data_block.0.5_WDATA_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 332 ],
            "I2": [ 421 ],
            "I3": [ 441 ],
            "O": [ 455 ]
          }
        },
        "data_mem_inst.data_block.0.6": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 272, 271, 270, 269, 268, 267, 15, 13, 273, 274, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ 280 ],
            "RDATA": [ 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471 ],
            "RE": [ "1" ],
            "WADDR": [ 272, 271, 270, 269, 268, 267, 15, 13, 273, 274, "0" ],
            "WCLK": [ 10 ],
            "WCLKE": [ 297 ],
            "WDATA": [ "0", 472, "0", "0", "0", 473, "0", "0", "0", 474, "0", "0", "0", 475, "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 476 ],
            "I1": [ 308 ],
            "I2": [ 477 ],
            "I3": [ 478 ],
            "O": [ 474 ]
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 353 ],
            "I2": [ 356 ],
            "I3": [ 465 ],
            "O": [ 477 ]
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 302 ],
            "I1": [ 479 ],
            "I2": [ 356 ],
            "I3": [ 465 ],
            "O": [ 478 ]
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 480 ],
            "I1": [ 308 ],
            "I2": [ 481 ],
            "I3": [ 482 ],
            "O": [ 473 ]
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 358 ],
            "I2": [ 356 ],
            "I3": [ 461 ],
            "O": [ 481 ]
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 304 ],
            "I1": [ 479 ],
            "I2": [ 356 ],
            "I3": [ 461 ],
            "O": [ 482 ]
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 483 ],
            "I1": [ 308 ],
            "I2": [ 484 ],
            "I3": [ 485 ],
            "O": [ 472 ]
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 361 ],
            "I2": [ 356 ],
            "I3": [ 457 ],
            "O": [ 484 ]
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 305 ],
            "I1": [ 479 ],
            "I2": [ 356 ],
            "I3": [ 457 ],
            "O": [ 485 ]
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 486 ],
            "I1": [ 308 ],
            "I2": [ 487 ],
            "I3": [ 488 ],
            "O": [ 475 ]
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 364 ],
            "I2": [ 356 ],
            "I3": [ 469 ],
            "O": [ 487 ]
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 306 ],
            "I1": [ 479 ],
            "I2": [ 356 ],
            "I3": [ 469 ],
            "O": [ 488 ]
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 17 ],
            "I3": [ 19 ],
            "O": [ 479 ]
          }
        },
        "data_mem_inst.data_block.0.7": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 272, 271, 270, 269, 268, 267, 15, 13, 273, 274, "0" ],
            "RCLK": [ 10 ],
            "RCLKE": [ 280 ],
            "RDATA": [ 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504 ],
            "RE": [ "1" ],
            "WADDR": [ 272, 271, 270, 269, 268, 267, 15, 13, 273, 274, "0" ],
            "WCLK": [ 10 ],
            "WCLKE": [ 297 ],
            "WDATA": [ "0", 505, "0", "0", "0", 506, "0", "0", "0", 507, "0", "0", "0", 508, "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 509 ],
            "I1": [ 308 ],
            "I2": [ 510 ],
            "I3": [ 511 ],
            "O": [ 507 ]
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 387 ],
            "I2": [ 356 ],
            "I3": [ 498 ],
            "O": [ 510 ]
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 329 ],
            "I1": [ 479 ],
            "I2": [ 356 ],
            "I3": [ 498 ],
            "O": [ 511 ]
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 512 ],
            "I1": [ 308 ],
            "I2": [ 513 ],
            "I3": [ 514 ],
            "O": [ 506 ]
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 390 ],
            "I2": [ 356 ],
            "I3": [ 494 ],
            "O": [ 513 ]
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 330 ],
            "I1": [ 479 ],
            "I2": [ 356 ],
            "I3": [ 494 ],
            "O": [ 514 ]
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 515 ],
            "I1": [ 308 ],
            "I2": [ 516 ],
            "I3": [ 517 ],
            "O": [ 505 ]
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 393 ],
            "I2": [ 356 ],
            "I3": [ 490 ],
            "O": [ 516 ]
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 331 ],
            "I1": [ 479 ],
            "I2": [ 356 ],
            "I3": [ 490 ],
            "O": [ 517 ]
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000100010001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 518 ],
            "I1": [ 308 ],
            "I2": [ 519 ],
            "I3": [ 520 ],
            "O": [ 508 ]
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 17 ],
            "I1": [ 396 ],
            "I2": [ 356 ],
            "I3": [ 502 ],
            "O": [ 519 ]
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 332 ],
            "I1": [ 479 ],
            "I2": [ 356 ],
            "I3": [ 502 ],
            "O": [ 520 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:231.2-235.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 521 ],
            "E": [ 522 ],
            "Q": [ 9 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:231.2-235.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 523 ],
            "E": [ 522 ],
            "Q": [ 8 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 116 ],
            "I2": [ 75 ],
            "I3": [ 523 ],
            "O": [ 524 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 116 ],
            "I2": [ 75 ],
            "I3": [ 523 ],
            "O": [ 525 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 526 ],
            "I2": [ 527 ],
            "I3": [ 528 ],
            "O": [ 529 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 526 ],
            "I2": [ 527 ],
            "I3": [ 528 ],
            "O": [ 530 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 531 ],
            "CO": [ 532 ],
            "I0": [ 525 ],
            "I1": [ 530 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 533 ],
            "CO": [ 531 ],
            "I0": [ 534 ],
            "I1": [ 535 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 536 ],
            "CO": [ 533 ],
            "I0": [ 59 ],
            "I1": [ 537 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 538 ],
            "CO": [ 536 ],
            "I0": [ 125 ],
            "I1": [ 539 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 540 ],
            "CO": [ 538 ],
            "I0": [ 98 ],
            "I1": [ 541 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 542 ],
            "CO": [ 540 ],
            "I0": [ 179 ],
            "I1": [ 543 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 542 ],
            "I0": [ 193 ],
            "I1": [ 544 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 545 ],
            "I2": [ 527 ],
            "I3": [ 546 ],
            "O": [ 544 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 545 ],
            "I1": [ 547 ],
            "I2": [ 548 ],
            "I3": [ 549 ],
            "O": [ 251 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 547 ],
            "I1": [ 548 ],
            "I2": [ 549 ],
            "I3": [ 550 ],
            "O": [ 252 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 545 ],
            "I2": [ 527 ],
            "I3": [ 546 ],
            "O": [ 240 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 551 ],
            "I1": [ 552 ],
            "I2": [ 553 ],
            "I3": [ 554 ],
            "O": [ 111 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101110111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 116 ],
            "I1": [ 20 ],
            "I2": [ 251 ],
            "I3": [ 252 ],
            "O": [ 193 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 555 ],
            "I2": [ 556 ],
            "I3": [ 557 ],
            "O": [ 545 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 558 ],
            "I2": [ 527 ],
            "I3": [ 559 ],
            "O": [ 543 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 558 ],
            "I1": [ 547 ],
            "I2": [ 548 ],
            "I3": [ 549 ],
            "O": [ 238 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101110111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 116 ],
            "I1": [ 230 ],
            "I2": [ 238 ],
            "I3": [ 239 ],
            "O": [ 179 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 560 ],
            "I3": [ 193 ],
            "O": [ 180 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 547 ],
            "I1": [ 548 ],
            "I2": [ 549 ],
            "I3": [ 561 ],
            "O": [ 239 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 562 ],
            "I2": [ 563 ],
            "I3": [ 557 ],
            "O": [ 558 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 558 ],
            "I2": [ 527 ],
            "I3": [ 559 ],
            "O": [ 121 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 564 ],
            "I2": [ 565 ],
            "I3": [ 566 ],
            "O": [ 559 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 567 ],
            "I1": [ 565 ],
            "I2": [ 568 ],
            "I3": [ 569 ],
            "O": [ 561 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 570 ],
            "I2": [ 571 ],
            "I3": [ 572 ],
            "O": [ 565 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 573 ],
            "I2": [ 527 ],
            "I3": [ 574 ],
            "O": [ 541 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 573 ],
            "I1": [ 547 ],
            "I2": [ 548 ],
            "I3": [ 549 ],
            "O": [ 117 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101110111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 116 ],
            "I1": [ 28 ],
            "I2": [ 117 ],
            "I3": [ 118 ],
            "O": [ 98 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 179 ],
            "I3": [ 180 ],
            "O": [ 575 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 181 ],
            "I3": [ 182 ],
            "O": [ 576 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 247 ],
            "I2": [ 577 ],
            "I3": [ 193 ],
            "O": [ 181 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 578 ],
            "I2": [ 579 ],
            "I3": [ 193 ],
            "O": [ 182 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 547 ],
            "I1": [ 548 ],
            "I2": [ 549 ],
            "I3": [ 580 ],
            "O": [ 118 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 581 ],
            "I2": [ 582 ],
            "I3": [ 557 ],
            "O": [ 573 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 573 ],
            "I2": [ 527 ],
            "I3": [ 574 ],
            "O": [ 99 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 583 ],
            "I2": [ 584 ],
            "I3": [ 566 ],
            "O": [ 574 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 585 ],
            "I1": [ 584 ],
            "I2": [ 568 ],
            "I3": [ 569 ],
            "O": [ 580 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 586 ],
            "I2": [ 587 ],
            "I3": [ 572 ],
            "O": [ 584 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 588 ],
            "I2": [ 527 ],
            "I3": [ 589 ],
            "O": [ 539 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 588 ],
            "I1": [ 547 ],
            "I2": [ 548 ],
            "I3": [ 549 ],
            "O": [ 227 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101110111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 116 ],
            "I1": [ 90 ],
            "I2": [ 227 ],
            "I3": [ 228 ],
            "O": [ 125 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 575 ],
            "I3": [ 576 ],
            "O": [ 590 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 591 ],
            "I3": [ 592 ],
            "O": [ 593 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 553 ],
            "I2": [ 554 ],
            "I3": [ 594 ],
            "O": [ 68 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 547 ],
            "I1": [ 548 ],
            "I2": [ 549 ],
            "I3": [ 595 ],
            "O": [ 228 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 596 ],
            "I2": [ 597 ],
            "I3": [ 557 ],
            "O": [ 588 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 588 ],
            "I2": [ 527 ],
            "I3": [ 589 ],
            "O": [ 126 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 598 ],
            "I2": [ 599 ],
            "I3": [ 566 ],
            "O": [ 589 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 600 ],
            "I1": [ 599 ],
            "I2": [ 568 ],
            "I3": [ 569 ],
            "O": [ 595 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 601 ],
            "I2": [ 602 ],
            "I3": [ 572 ],
            "O": [ 599 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 603 ],
            "I2": [ 527 ],
            "I3": [ 604 ],
            "O": [ 537 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 603 ],
            "I2": [ 527 ],
            "I3": [ 604 ],
            "O": [ 128 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 605 ],
            "I2": [ 606 ],
            "I3": [ 566 ],
            "O": [ 604 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 607 ],
            "I2": [ 608 ],
            "I3": [ 557 ],
            "O": [ 603 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 609 ],
            "I2": [ 610 ],
            "I3": [ 572 ],
            "O": [ 606 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 611 ],
            "I2": [ 527 ],
            "I3": [ 612 ],
            "O": [ 535 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 613 ],
            "I2": [ 614 ],
            "I3": [ 566 ],
            "O": [ 528 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 615 ],
            "CO": [ 616 ],
            "I0": [ 529 ],
            "I1": [ 524 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 529 ],
            "I2": [ 524 ],
            "I3": [ 615 ],
            "O": [ 617 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 101 ],
            "I2": [ 617 ],
            "I3": [ 618 ],
            "O": [ 619 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 529 ],
            "I2": [ 620 ],
            "I3": [ 619 ],
            "O": [ 621 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 622 ],
            "I2": [ 623 ],
            "I3": [ 621 ],
            "O": [ 77 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 136 ],
            "I2": [ 624 ],
            "I3": [ 625 ],
            "O": [ 78 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 69 ],
            "I2": [ 626 ],
            "I3": [ 627 ],
            "O": [ 79 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101011011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 98 ],
            "I2": [ 628 ],
            "I3": [ 629 ],
            "O": [ 626 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 125 ],
            "I2": [ 630 ],
            "I3": [ 629 ],
            "O": [ 627 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 628 ],
            "I3": [ 576 ],
            "O": [ 631 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 125 ],
            "I2": [ 631 ],
            "I3": [ 593 ],
            "O": [ 632 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 632 ],
            "I3": [ 633 ],
            "O": [ 114 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 137 ],
            "I2": [ 634 ],
            "I3": [ 635 ],
            "O": [ 115 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 125 ],
            "I2": [ 590 ],
            "I3": [ 593 ],
            "O": [ 633 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 125 ],
            "I3": [ 631 ],
            "O": [ 636 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 637 ],
            "I3": [ 638 ],
            "O": [ 639 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 153 ],
            "I2": [ 640 ],
            "I3": [ 641 ],
            "O": [ 642 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 579 ],
            "I2": [ 643 ],
            "I3": [ 644 ],
            "O": [ 638 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 579 ],
            "I3": [ 645 ],
            "O": [ 643 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 579 ],
            "I3": [ 645 ],
            "O": [ 644 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 98 ],
            "I3": [ 628 ],
            "O": [ 646 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 59 ],
            "O": [ 150 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 647 ],
            "I2": [ 648 ],
            "I3": [ 649 ],
            "O": [ 650 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 111 ],
            "I2": [ 560 ],
            "I3": [ 651 ],
            "O": [ 647 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 560 ],
            "I3": [ 651 ],
            "O": [ 648 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 179 ],
            "I3": [ 180 ],
            "O": [ 628 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 98 ],
            "I3": [ 575 ],
            "O": [ 630 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 576 ],
            "I3": [ 591 ],
            "O": [ 629 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 183 ],
            "I3": [ 184 ],
            "O": [ 591 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 185 ],
            "I3": [ 186 ],
            "O": [ 592 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 529 ],
            "I3": [ 525 ],
            "O": [ 622 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 529 ],
            "I3": [ 525 ],
            "O": [ 620 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 525 ],
            "I2": [ 529 ],
            "I3": [ 652 ],
            "O": [ 618 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 127 ],
            "CO": [ 652 ],
            "I0": [ 534 ],
            "I1": [ 653 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 526 ],
            "I2": [ 654 ],
            "I3": [ 655 ],
            "O": [ 523 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 656 ],
            "I2": [ 657 ],
            "I3": [ 557 ],
            "O": [ 526 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 658 ],
            "I2": [ 614 ],
            "I3": [ 659 ],
            "O": [ 655 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 660 ],
            "I2": [ 661 ],
            "I3": [ 572 ],
            "O": [ 614 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:231.2-235.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 662 ],
            "E": [ 522 ],
            "Q": [ 7 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 116 ],
            "I2": [ 80 ],
            "I3": [ 662 ],
            "O": [ 663 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 116 ],
            "I2": [ 80 ],
            "I3": [ 662 ],
            "O": [ 534 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 611 ],
            "I2": [ 527 ],
            "I3": [ 612 ],
            "O": [ 653 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 664 ],
            "CO": [ 615 ],
            "I0": [ 653 ],
            "I1": [ 663 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 653 ],
            "I2": [ 663 ],
            "I3": [ 664 ],
            "O": [ 665 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 219 ],
            "CO": [ 664 ],
            "I0": [ 128 ],
            "I1": [ 218 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 116 ],
            "I1": [ 85 ],
            "I2": [ 666 ],
            "I3": [ 667 ],
            "O": [ 218 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 101 ],
            "I2": [ 665 ],
            "I3": [ 668 ],
            "O": [ 669 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 653 ],
            "I2": [ 670 ],
            "I3": [ 669 ],
            "O": [ 671 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 672 ],
            "I2": [ 673 ],
            "I3": [ 671 ],
            "O": [ 82 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 137 ],
            "I2": [ 674 ],
            "I3": [ 675 ],
            "O": [ 83 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 676 ],
            "I3": [ 677 ],
            "O": [ 84 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 125 ],
            "I2": [ 678 ],
            "I3": [ 679 ],
            "O": [ 676 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 125 ],
            "I2": [ 680 ],
            "I3": [ 679 ],
            "O": [ 677 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 653 ],
            "I3": [ 534 ],
            "O": [ 672 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 653 ],
            "I3": [ 534 ],
            "O": [ 670 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 534 ],
            "I2": [ 653 ],
            "I3": [ 127 ],
            "O": [ 668 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 611 ],
            "I2": [ 654 ],
            "I3": [ 681 ],
            "O": [ 662 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 682 ],
            "I2": [ 683 ],
            "I3": [ 659 ],
            "O": [ 681 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 684 ],
            "I2": [ 683 ],
            "I3": [ 566 ],
            "O": [ 612 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 685 ],
            "I2": [ 686 ],
            "I3": [ 557 ],
            "O": [ 611 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 687 ],
            "I2": [ 688 ],
            "I3": [ 572 ],
            "O": [ 683 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:231.2-235.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 689 ],
            "E": [ 522 ],
            "Q": [ 6 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 666 ],
            "I3": [ 667 ],
            "O": [ 689 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101110111011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 116 ],
            "I1": [ 85 ],
            "I2": [ 666 ],
            "I3": [ 667 ],
            "O": [ 59 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 603 ],
            "I1": [ 547 ],
            "I2": [ 548 ],
            "I3": [ 549 ],
            "O": [ 666 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 690 ],
            "I3": [ 654 ],
            "O": [ 667 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 691 ],
            "I1": [ 606 ],
            "I2": [ 568 ],
            "I3": [ 569 ],
            "O": [ 690 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:231.2-235.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 692 ],
            "E": [ 522 ],
            "Q": [ 5 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 227 ],
            "I3": [ 228 ],
            "O": [ 692 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:231.2-235.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 693 ],
            "E": [ 522 ],
            "Q": [ 4 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 117 ],
            "I3": [ 118 ],
            "O": [ 693 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:231.2-235.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 694 ],
            "E": [ 522 ],
            "Q": [ 3 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 238 ],
            "I3": [ 239 ],
            "O": [ 694 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:231.2-235.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 695 ],
            "E": [ 522 ],
            "Q": [ 2 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 251 ],
            "I3": [ 252 ],
            "O": [ 695 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 116 ],
            "I2": [ 54 ],
            "I3": [ 521 ],
            "O": [ 696 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 116 ],
            "I2": [ 54 ],
            "I3": [ 521 ],
            "O": [ 697 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 698 ],
            "I2": [ 527 ],
            "I3": [ 699 ],
            "O": [ 700 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 698 ],
            "I2": [ 527 ],
            "I3": [ 699 ],
            "O": [ 701 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 532 ],
            "CO": [ 702 ],
            "I0": [ 697 ],
            "I1": [ 701 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 703 ],
            "I2": [ 704 ],
            "I3": [ 566 ],
            "O": [ 699 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 616 ],
            "CO": [ 705 ],
            "I0": [ 700 ],
            "I1": [ 696 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 700 ],
            "I2": [ 696 ],
            "I3": [ 616 ],
            "O": [ 706 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 101 ],
            "I2": [ 706 ],
            "I3": [ 707 ],
            "O": [ 708 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 700 ],
            "I2": [ 709 ],
            "I3": [ 708 ],
            "O": [ 710 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 711 ],
            "I2": [ 712 ],
            "I3": [ 710 ],
            "O": [ 62 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 136 ],
            "I2": [ 713 ],
            "I3": [ 714 ],
            "O": [ 60 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 715 ],
            "I3": [ 716 ],
            "O": [ 61 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 125 ],
            "I2": [ 717 ],
            "I3": [ 718 ],
            "O": [ 715 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 145 ],
            "I2": [ 125 ],
            "I3": [ 718 ],
            "O": [ 716 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 700 ],
            "I3": [ 697 ],
            "O": [ 711 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 700 ],
            "I3": [ 697 ],
            "O": [ 709 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 697 ],
            "I2": [ 700 ],
            "I3": [ 719 ],
            "O": [ 707 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 652 ],
            "CO": [ 719 ],
            "I0": [ 525 ],
            "I1": [ 529 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 698 ],
            "I2": [ 654 ],
            "I3": [ 720 ],
            "O": [ 521 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 721 ],
            "I2": [ 722 ],
            "I3": [ 557 ],
            "O": [ 698 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 723 ],
            "I2": [ 704 ],
            "I3": [ 659 ],
            "O": [ 720 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 724 ],
            "I2": [ 725 ],
            "I3": [ 572 ],
            "O": [ 704 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 726 ],
            "I2": [ 727 ],
            "I3": [ 572 ],
            "O": [ 728 ]
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 729 ],
            "I1": [ 730 ],
            "I2": [ 731 ],
            "I3": [ 732 ],
            "O": [ 522 ]
          }
        },
        "data_mem_inst.memread_buf_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 733 ],
            "E": [ 12 ],
            "Q": [ 734 ]
          }
        },
        "data_mem_inst.memread_buf_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 735 ],
            "I3": [ 736 ],
            "O": [ 23 ]
          }
        },
        "data_mem_inst.memread_buf_SB_DFFE_Q_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 737 ],
            "I3": [ 736 ],
            "O": [ 733 ]
          }
        },
        "data_mem_inst.memread_buf_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 734 ],
            "I3": [ 276 ],
            "O": [ 738 ]
          }
        },
        "data_mem_inst.memread_buf_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 23 ],
            "I3": [ 733 ],
            "O": [ 275 ]
          }
        },
        "data_mem_inst.memread_buf_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 278 ],
            "I3": [ 279 ],
            "O": [ 12 ]
          }
        },
        "data_mem_inst.memwrite_buf_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 23 ],
            "E": [ 12 ],
            "Q": [ 739 ]
          }
        },
        "data_mem_inst.memwrite_buf_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 739 ],
            "I1": [ 12 ],
            "I2": [ 738 ],
            "I3": [ 275 ],
            "O": [ 740 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 741 ],
            "E": [ 742 ],
            "Q": [ 743 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 744 ],
            "E": [ 742 ],
            "Q": [ 745 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 746 ],
            "E": [ 742 ],
            "Q": [ 747 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 748 ],
            "I3": [ 749 ],
            "O": [ 746 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 750 ],
            "E": [ 742 ],
            "Q": [ 751 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 752 ],
            "I3": [ 749 ],
            "O": [ 750 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 429 ],
            "I3": [ 754 ],
            "O": [ 752 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 755 ],
            "E": [ 742 ],
            "Q": [ 756 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 757 ],
            "I3": [ 749 ],
            "O": [ 755 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 412 ],
            "I3": [ 754 ],
            "O": [ 757 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 758 ],
            "E": [ 742 ],
            "Q": [ 759 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 760 ],
            "I3": [ 749 ],
            "O": [ 758 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 404 ],
            "I3": [ 754 ],
            "O": [ 760 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 761 ],
            "E": [ 742 ],
            "Q": [ 762 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 763 ],
            "I3": [ 749 ],
            "O": [ 761 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 408 ],
            "I3": [ 754 ],
            "O": [ 763 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 764 ],
            "E": [ 742 ],
            "Q": [ 765 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 766 ],
            "I3": [ 749 ],
            "O": [ 764 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 400 ],
            "I3": [ 754 ],
            "O": [ 766 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 767 ],
            "E": [ 742 ],
            "Q": [ 768 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 769 ],
            "I3": [ 749 ],
            "O": [ 767 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 502 ],
            "I3": [ 380 ],
            "O": [ 769 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 771 ],
            "E": [ 742 ],
            "Q": [ 772 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 773 ],
            "I3": [ 749 ],
            "O": [ 771 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 494 ],
            "I3": [ 372 ],
            "O": [ 773 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 774 ],
            "E": [ 742 ],
            "Q": [ 775 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 776 ],
            "I3": [ 749 ],
            "O": [ 774 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 498 ],
            "I3": [ 376 ],
            "O": [ 776 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 777 ],
            "E": [ 742 ],
            "Q": [ 778 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 779 ],
            "I3": [ 749 ],
            "O": [ 777 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 490 ],
            "I3": [ 368 ],
            "O": [ 779 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 780 ],
            "I3": [ 749 ],
            "O": [ 744 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 494 ],
            "I3": [ 754 ],
            "O": [ 780 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 781 ],
            "E": [ 742 ],
            "Q": [ 782 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 783 ],
            "E": [ 742 ],
            "Q": [ 784 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 785 ],
            "I3": [ 749 ],
            "O": [ 783 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 469 ],
            "I3": [ 346 ],
            "O": [ 785 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 786 ],
            "E": [ 742 ],
            "Q": [ 787 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 788 ],
            "I3": [ 749 ],
            "O": [ 786 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 461 ],
            "I3": [ 338 ],
            "O": [ 788 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 789 ],
            "E": [ 742 ],
            "Q": [ 726 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 790 ],
            "I3": [ 749 ],
            "O": [ 789 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 465 ],
            "I3": [ 342 ],
            "O": [ 790 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 791 ],
            "E": [ 742 ],
            "Q": [ 792 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 793 ],
            "I3": [ 749 ],
            "O": [ 791 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 457 ],
            "I3": [ 334 ],
            "O": [ 793 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 794 ],
            "E": [ 742 ],
            "Q": [ 724 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 795 ],
            "I3": [ 796 ],
            "O": [ 794 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 441 ],
            "I3": [ 322 ],
            "O": [ 795 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 797 ],
            "E": [ 742 ],
            "Q": [ 660 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 798 ],
            "I2": [ 799 ],
            "I3": [ 800 ],
            "O": [ 797 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 770 ],
            "I2": [ 372 ],
            "I3": [ 314 ],
            "O": [ 798 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 770 ],
            "I2": [ 494 ],
            "I3": [ 433 ],
            "O": [ 799 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 433 ],
            "I3": [ 314 ],
            "O": [ 800 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 801 ],
            "E": [ 742 ],
            "Q": [ 687 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 802 ],
            "I2": [ 803 ],
            "I3": [ 804 ],
            "O": [ 801 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 770 ],
            "I2": [ 376 ],
            "I3": [ 318 ],
            "O": [ 802 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 770 ],
            "I2": [ 498 ],
            "I3": [ 437 ],
            "O": [ 803 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 437 ],
            "I3": [ 318 ],
            "O": [ 804 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 805 ],
            "E": [ 742 ],
            "Q": [ 609 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 806 ],
            "I2": [ 807 ],
            "I3": [ 808 ],
            "O": [ 805 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 770 ],
            "I2": [ 368 ],
            "I3": [ 310 ],
            "O": [ 806 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 770 ],
            "I2": [ 490 ],
            "I3": [ 429 ],
            "O": [ 807 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 429 ],
            "I3": [ 310 ],
            "O": [ 808 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 809 ],
            "E": [ 742 ],
            "Q": [ 601 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 810 ],
            "I2": [ 811 ],
            "I3": [ 812 ],
            "O": [ 809 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 770 ],
            "I2": [ 346 ],
            "I3": [ 294 ],
            "O": [ 810 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 770 ],
            "I2": [ 469 ],
            "I3": [ 412 ],
            "O": [ 811 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 412 ],
            "I3": [ 294 ],
            "O": [ 812 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 813 ],
            "E": [ 742 ],
            "Q": [ 586 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 814 ],
            "I2": [ 815 ],
            "I3": [ 816 ],
            "O": [ 813 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 770 ],
            "I2": [ 338 ],
            "I3": [ 286 ],
            "O": [ 814 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 770 ],
            "I2": [ 461 ],
            "I3": [ 404 ],
            "O": [ 815 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 404 ],
            "I3": [ 286 ],
            "O": [ 816 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 817 ],
            "I3": [ 749 ],
            "O": [ 781 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 498 ],
            "I3": [ 754 ],
            "O": [ 817 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 818 ],
            "E": [ 742 ],
            "Q": [ 819 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 820 ],
            "E": [ 742 ],
            "Q": [ 570 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 821 ],
            "I2": [ 822 ],
            "I3": [ 823 ],
            "O": [ 820 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 770 ],
            "I2": [ 342 ],
            "I3": [ 290 ],
            "O": [ 821 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 770 ],
            "I2": [ 465 ],
            "I3": [ 408 ],
            "O": [ 822 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 408 ],
            "I3": [ 290 ],
            "O": [ 823 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 824 ],
            "E": [ 742 ],
            "Q": [ 825 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 826 ],
            "I2": [ 827 ],
            "I3": [ 828 ],
            "O": [ 824 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 770 ],
            "I2": [ 334 ],
            "I3": [ 282 ],
            "O": [ 826 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 770 ],
            "I2": [ 457 ],
            "I3": [ 400 ],
            "O": [ 827 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 400 ],
            "I3": [ 282 ],
            "O": [ 828 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 829 ],
            "I3": [ 749 ],
            "O": [ 818 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 490 ],
            "I3": [ 754 ],
            "O": [ 829 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 830 ],
            "E": [ 742 ],
            "Q": [ 831 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 832 ],
            "I3": [ 749 ],
            "O": [ 830 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 469 ],
            "I3": [ 754 ],
            "O": [ 832 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 833 ],
            "E": [ 742 ],
            "Q": [ 834 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 835 ],
            "I3": [ 749 ],
            "O": [ 833 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 461 ],
            "I3": [ 754 ],
            "O": [ 835 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 836 ],
            "E": [ 742 ],
            "Q": [ 837 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 838 ],
            "I3": [ 749 ],
            "O": [ 836 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 465 ],
            "I3": [ 754 ],
            "O": [ 838 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 839 ],
            "E": [ 742 ],
            "Q": [ 840 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 841 ],
            "I3": [ 749 ],
            "O": [ 839 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 457 ],
            "I3": [ 754 ],
            "O": [ 841 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 842 ],
            "E": [ 742 ],
            "Q": [ 843 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 844 ],
            "I3": [ 749 ],
            "O": [ 842 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 441 ],
            "I3": [ 754 ],
            "O": [ 844 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 845 ],
            "E": [ 742 ],
            "Q": [ 846 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 847 ],
            "I3": [ 749 ],
            "O": [ 845 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 433 ],
            "I3": [ 754 ],
            "O": [ 847 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 848 ],
            "I3": [ 749 ],
            "O": [ 741 ]
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 502 ],
            "I3": [ 754 ],
            "O": [ 848 ]
          }
        },
        "data_mem_inst.select2_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 849 ],
            "E": [ 12 ],
            "Q": [ 307 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 850 ],
            "E": [ 12 ],
            "Q": [ 851 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 851 ],
            "I3": [ 852 ],
            "O": [ 754 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 851 ],
            "I3": [ 796 ],
            "O": [ 749 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 753 ],
            "I2": [ 853 ],
            "I3": [ 854 ],
            "O": [ 796 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 380 ],
            "I3": [ 322 ],
            "O": [ 853 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 770 ],
            "I2": [ 502 ],
            "I3": [ 441 ],
            "O": [ 854 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 437 ],
            "I3": [ 754 ],
            "O": [ 748 ]
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 770 ],
            "I2": [ 502 ],
            "I3": [ 380 ],
            "O": [ 852 ]
          }
        },
        "data_mem_inst.state_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 280 ],
            "E": [ 740 ],
            "Q": [ 278 ],
            "R": [ 12 ]
          }
        },
        "data_mem_inst.state_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 278 ],
            "I3": [ 279 ],
            "O": [ 280 ]
          }
        },
        "data_mem_inst.state_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 738 ],
            "E": [ 740 ],
            "Q": [ 279 ],
            "S": [ 12 ]
          }
        },
        "data_mem_inst.state_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 278 ],
            "I3": [ 279 ],
            "O": [ 742 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 855 ],
            "E": [ 12 ],
            "Q": [ 518 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 856 ],
            "E": [ 12 ],
            "Q": [ 512 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 857 ],
            "E": [ 12 ],
            "Q": [ 448 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 858 ],
            "E": [ 12 ],
            "Q": [ 452 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 859 ],
            "E": [ 12 ],
            "Q": [ 426 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 860 ],
            "E": [ 12 ],
            "Q": [ 422 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 861 ],
            "E": [ 12 ],
            "Q": [ 419 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 862 ],
            "E": [ 12 ],
            "Q": [ 424 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 863 ],
            "E": [ 12 ],
            "Q": [ 396 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 864 ],
            "E": [ 12 ],
            "Q": [ 390 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 865 ],
            "E": [ 12 ],
            "Q": [ 387 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 866 ],
            "E": [ 12 ],
            "Q": [ 393 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 867 ],
            "E": [ 12 ],
            "Q": [ 509 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 868 ],
            "E": [ 12 ],
            "Q": [ 364 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 869 ],
            "E": [ 12 ],
            "Q": [ 358 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 870 ],
            "E": [ 12 ],
            "Q": [ 353 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 871 ],
            "E": [ 12 ],
            "Q": [ 361 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 521 ],
            "E": [ 12 ],
            "Q": [ 332 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 523 ],
            "E": [ 12 ],
            "Q": [ 330 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 662 ],
            "E": [ 12 ],
            "Q": [ 329 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 689 ],
            "E": [ 12 ],
            "Q": [ 331 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 692 ],
            "E": [ 12 ],
            "Q": [ 306 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 693 ],
            "E": [ 12 ],
            "Q": [ 304 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 872 ],
            "E": [ 12 ],
            "Q": [ 515 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 694 ],
            "E": [ 12 ],
            "Q": [ 302 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 695 ],
            "E": [ 12 ],
            "Q": [ 305 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 873 ],
            "E": [ 12 ],
            "Q": [ 486 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 874 ],
            "E": [ 12 ],
            "Q": [ 480 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 875 ],
            "E": [ 12 ],
            "Q": [ 476 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 876 ],
            "E": [ 12 ],
            "Q": [ 483 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 877 ],
            "E": [ 12 ],
            "Q": [ 454 ]
          }
        },
        "data_mem_inst.write_data_buffer_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 878 ],
            "E": [ 12 ],
            "Q": [ 450 ]
          }
        },
        "data_mem_inst.write_select1_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:240.2-288.5|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 10 ],
            "D": [ 879 ],
            "E": [ 12 ],
            "Q": [ 308 ]
          }
        },
        "data_mem_inst.write_select1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 307 ],
            "I3": [ 308 ],
            "O": [ 356 ]
          }
        },
        "data_mem_inst.write_select1_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 17 ],
            "I3": [ 308 ],
            "O": [ 753 ]
          }
        },
        "data_mem_inst.write_select1_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 17 ],
            "I2": [ 19 ],
            "I3": [ 308 ],
            "O": [ 770 ]
          }
        },
        "processor.ControlAndStatus_registers.clk_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 10 ],
            "I3": [ 277 ],
            "O": [ 880 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, "0" ],
            "RCLK": [ 880 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906 ],
            "RE": [ "1" ],
            "WADDR": [ 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, "0" ],
            "WCLK": [ 880 ],
            "WCLKE": [ 917 ],
            "WDATA": [ "0", 918, "0", "0", "0", 919, "0", "0", "0", 920, "0", "0", "0", 921, "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 920 ],
            "Q": [ 922 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_RDATA_1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 922 ],
            "I2": [ 923 ],
            "I3": [ 900 ],
            "O": [ 924 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 919 ],
            "Q": [ 925 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_RDATA_2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 925 ],
            "I2": [ 923 ],
            "I3": [ 896 ],
            "O": [ 926 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 918 ],
            "Q": [ 927 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_RDATA_3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 923 ],
            "I2": [ 927 ],
            "I3": [ 892 ],
            "O": [ 928 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 921 ],
            "Q": [ 929 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_RDATA_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 929 ],
            "I2": [ 923 ],
            "I3": [ 904 ],
            "O": [ 930 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_WADDR_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 931 ],
            "Q": [ 908 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_WADDR_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 932 ],
            "Q": [ 915 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_WADDR_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 911 ],
            "I1": [ 909 ],
            "I2": [ 885 ],
            "I3": [ 883 ],
            "O": [ 933 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 934 ],
            "Q": [ 919 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 935 ],
            "Q": [ 920 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 936 ],
            "Q": [ 918 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 937 ],
            "Q": [ 921 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, "0" ],
            "RCLK": [ 880 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953 ],
            "RE": [ "1" ],
            "WADDR": [ 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, "0" ],
            "WCLK": [ 880 ],
            "WCLKE": [ 917 ],
            "WDATA": [ "0", 954, "0", "0", "0", 955, "0", "0", "0", 956, "0", "0", "0", 957, "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 956 ],
            "Q": [ 958 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 958 ],
            "I2": [ 923 ],
            "I3": [ 947 ],
            "O": [ 959 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 955 ],
            "Q": [ 960 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 960 ],
            "I2": [ 923 ],
            "I3": [ 943 ],
            "O": [ 961 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 954 ],
            "Q": [ 962 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 962 ],
            "I2": [ 923 ],
            "I3": [ 939 ],
            "O": [ 963 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 964 ],
            "Q": [ 923 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 957 ],
            "Q": [ 965 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 967 ],
            "I2": [ 968 ],
            "I3": [ 969 ],
            "O": [ 964 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 910 ],
            "I1": [ 916 ],
            "I2": [ 884 ],
            "I3": [ 890 ],
            "O": [ 966 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010011110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 910 ],
            "I1": [ 907 ],
            "I2": [ 884 ],
            "I3": [ 881 ],
            "O": [ 967 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010010100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 912 ],
            "I1": [ 907 ],
            "I2": [ 886 ],
            "I3": [ 881 ],
            "O": [ 968 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 970 ],
            "I1": [ 971 ],
            "I2": [ 972 ],
            "I3": [ 973 ],
            "O": [ 969 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 908 ],
            "I1": [ 915 ],
            "I2": [ 889 ],
            "I3": [ 882 ],
            "O": [ 970 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000110010101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 911 ],
            "I1": [ 909 ],
            "I2": [ 885 ],
            "I3": [ 883 ],
            "O": [ 971 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 915 ],
            "I2": [ 889 ],
            "I3": [ 933 ],
            "O": [ 972 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 914 ],
            "I1": [ 888 ],
            "I2": [ 974 ],
            "I3": [ 975 ],
            "O": [ 973 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 965 ],
            "I2": [ 923 ],
            "I3": [ 951 ],
            "O": [ 976 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 977 ],
            "Q": [ 955 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 978 ],
            "Q": [ 956 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 979 ],
            "Q": [ 954 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 980 ],
            "Q": [ 957 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, "0" ],
            "RCLK": [ 880 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996 ],
            "RE": [ "1" ],
            "WADDR": [ 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, "0" ],
            "WCLK": [ 880 ],
            "WCLKE": [ 917 ],
            "WDATA": [ "0", 997, "0", "0", "0", 998, "0", "0", "0", 999, "0", "0", "0", 1000, "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 999 ],
            "Q": [ 1001 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_RDATA_1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1001 ],
            "I2": [ 923 ],
            "I3": [ 990 ],
            "O": [ 1002 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 998 ],
            "Q": [ 1003 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_RDATA_2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1003 ],
            "I2": [ 923 ],
            "I3": [ 986 ],
            "O": [ 1004 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 997 ],
            "Q": [ 1005 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_RDATA_3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1005 ],
            "I2": [ 923 ],
            "I3": [ 982 ],
            "O": [ 1006 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1000 ],
            "Q": [ 1007 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_RDATA_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1007 ],
            "I2": [ 923 ],
            "I3": [ 994 ],
            "O": [ 1008 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1009 ],
            "Q": [ 998 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1010 ],
            "Q": [ 999 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1011 ],
            "Q": [ 997 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1012 ],
            "Q": [ 1000 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, "0" ],
            "RCLK": [ 880 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028 ],
            "RE": [ "1" ],
            "WADDR": [ 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, "0" ],
            "WCLK": [ 880 ],
            "WCLKE": [ 917 ],
            "WDATA": [ "0", 1029, "0", "0", "0", 1030, "0", "0", "0", 1031, "0", "0", "0", 1032, "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1031 ],
            "Q": [ 1033 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_RDATA_1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1033 ],
            "I2": [ 923 ],
            "I3": [ 1022 ],
            "O": [ 1034 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1030 ],
            "Q": [ 1035 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_RDATA_2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1035 ],
            "I2": [ 923 ],
            "I3": [ 1018 ],
            "O": [ 1036 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1029 ],
            "Q": [ 1037 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_RDATA_3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1037 ],
            "I2": [ 923 ],
            "I3": [ 1014 ],
            "O": [ 1038 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1032 ],
            "Q": [ 1039 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_RDATA_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1039 ],
            "I2": [ 923 ],
            "I3": [ 1026 ],
            "O": [ 1040 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1041 ],
            "Q": [ 1030 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1042 ],
            "Q": [ 1031 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1043 ],
            "Q": [ 1029 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1044 ],
            "Q": [ 1032 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, "0" ],
            "RCLK": [ 880 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060 ],
            "RE": [ "1" ],
            "WADDR": [ 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, "0" ],
            "WCLK": [ 880 ],
            "WCLKE": [ 917 ],
            "WDATA": [ "0", 1061, "0", "0", "0", 1062, "0", "0", "0", 1063, "0", "0", "0", 1064, "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1063 ],
            "Q": [ 1065 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_RDATA_1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1065 ],
            "I2": [ 923 ],
            "I3": [ 1054 ],
            "O": [ 1066 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1062 ],
            "Q": [ 1067 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_RDATA_2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1067 ],
            "I2": [ 923 ],
            "I3": [ 1050 ],
            "O": [ 1068 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1061 ],
            "Q": [ 1069 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_RDATA_3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1069 ],
            "I2": [ 923 ],
            "I3": [ 1046 ],
            "O": [ 1070 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1064 ],
            "Q": [ 1071 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_RDATA_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1071 ],
            "I2": [ 923 ],
            "I3": [ 1058 ],
            "O": [ 1072 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1073 ],
            "Q": [ 1062 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1074 ],
            "Q": [ 1063 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1075 ],
            "Q": [ 1061 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1076 ],
            "Q": [ 1064 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, "0" ],
            "RCLK": [ 880 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092 ],
            "RE": [ "1" ],
            "WADDR": [ 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, "0" ],
            "WCLK": [ 880 ],
            "WCLKE": [ 917 ],
            "WDATA": [ "0", 1093, "0", "0", "0", 1094, "0", "0", "0", 1095, "0", "0", "0", 1096, "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1095 ],
            "Q": [ 1097 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_RDATA_1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1097 ],
            "I2": [ 923 ],
            "I3": [ 1086 ],
            "O": [ 1098 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1094 ],
            "Q": [ 1099 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_RDATA_2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1099 ],
            "I2": [ 923 ],
            "I3": [ 1082 ],
            "O": [ 1100 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1093 ],
            "Q": [ 1101 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_RDATA_3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1101 ],
            "I2": [ 923 ],
            "I3": [ 1078 ],
            "O": [ 1102 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1096 ],
            "Q": [ 1103 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_RDATA_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1103 ],
            "I2": [ 923 ],
            "I3": [ 1090 ],
            "O": [ 1104 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1105 ],
            "Q": [ 1094 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1106 ],
            "Q": [ 1095 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1107 ],
            "Q": [ 1093 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1108 ],
            "Q": [ 1096 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, "0" ],
            "RCLK": [ 880 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124 ],
            "RE": [ "1" ],
            "WADDR": [ 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, "0" ],
            "WCLK": [ 880 ],
            "WCLKE": [ 917 ],
            "WDATA": [ "0", 1125, "0", "0", "0", 1126, "0", "0", "0", 1127, "0", "0", "0", 1128, "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1127 ],
            "Q": [ 1129 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_RDATA_1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1129 ],
            "I2": [ 923 ],
            "I3": [ 1118 ],
            "O": [ 1130 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1126 ],
            "Q": [ 1131 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_RDATA_2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1131 ],
            "I2": [ 923 ],
            "I3": [ 1114 ],
            "O": [ 1132 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1125 ],
            "Q": [ 1133 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_RDATA_3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1133 ],
            "I2": [ 923 ],
            "I3": [ 1110 ],
            "O": [ 1134 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1128 ],
            "Q": [ 1135 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_RDATA_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1135 ],
            "I2": [ 923 ],
            "I3": [ 1122 ],
            "O": [ 1136 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1137 ],
            "Q": [ 1126 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1138 ],
            "Q": [ 1127 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1139 ],
            "Q": [ 1125 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1140 ],
            "Q": [ 1128 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "10",
            "WRITE_MODE": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "RADDR": [ 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, "0" ],
            "RCLK": [ 880 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156 ],
            "RE": [ "1" ],
            "WADDR": [ 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, "0" ],
            "WCLK": [ 880 ],
            "WCLKE": [ 917 ],
            "WDATA": [ "0", 1157, "0", "0", "0", 1158, "0", "0", "0", 1159, "0", "0", "0", 1160, "0", "0" ],
            "WE": [ "1" ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1159 ],
            "Q": [ 1161 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_RDATA_1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1161 ],
            "I2": [ 923 ],
            "I3": [ 1150 ],
            "O": [ 1162 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1158 ],
            "Q": [ 1163 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_RDATA_2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1163 ],
            "I2": [ 923 ],
            "I3": [ 1146 ],
            "O": [ 1164 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1157 ],
            "Q": [ 1165 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_RDATA_3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1165 ],
            "I2": [ 923 ],
            "I3": [ 1142 ],
            "O": [ 1166 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1160 ],
            "Q": [ 1167 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_RDATA_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1167 ],
            "I2": [ 923 ],
            "I3": [ 1154 ],
            "O": [ 1168 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_WDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1169 ],
            "Q": [ 1158 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_WDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1170 ],
            "Q": [ 1159 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_WDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1171 ],
            "Q": [ 1157 ]
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_WDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1172 ],
            "Q": [ 1160 ]
          }
        },
        "processor.ControlAndStatus_registers.write_SB_DFF_D": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1173 ],
            "Q": [ 917 ]
          }
        },
        "processor.ControlAndStatus_registers.write_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1174 ],
            "Q": [ 1173 ]
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1173 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 1177 ],
            "O": [ 1178 ]
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1179 ],
            "I3": [ 1180 ],
            "O": [ 1177 ]
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1181 ],
            "I1": [ 1182 ],
            "I2": [ 1183 ],
            "I3": [ 1178 ],
            "O": [ 1184 ]
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1185 ],
            "I1": [ 932 ],
            "I2": [ 1186 ],
            "I3": [ 1187 ],
            "O": [ 1188 ]
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1179 ],
            "I2": [ 1180 ],
            "I3": [ 1189 ],
            "O": [ 1190 ]
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1191 ],
            "I1": [ 1192 ],
            "I2": [ 1193 ],
            "I3": [ 1194 ],
            "O": [ 1189 ]
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1195 ],
            "I2": [ 1196 ],
            "I3": [ 1197 ],
            "O": [ 1198 ]
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1192 ],
            "I1": [ 1199 ],
            "I2": [ 1194 ],
            "I3": [ 1200 ],
            "O": [ 1197 ]
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1191 ],
            "I3": [ 1193 ],
            "O": [ 1186 ]
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1199 ],
            "I3": [ 1200 ],
            "O": [ 1187 ]
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1201 ],
            "I3": [ 1202 ],
            "O": [ 1181 ]
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1203 ],
            "I1": [ 1204 ],
            "I2": [ 1205 ],
            "I3": [ 1206 ],
            "O": [ 1182 ]
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1207 ],
            "I1": [ 1208 ],
            "I2": [ 1209 ],
            "I3": [ 931 ],
            "O": [ 1183 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1210 ],
            "E": [ 1211 ],
            "Q": [ 1212 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1213 ],
            "E": [ 1211 ],
            "Q": [ 1214 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1215 ],
            "E": [ 1211 ],
            "Q": [ 1216 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1217 ],
            "I2": [ 736 ],
            "I3": [ 1218 ],
            "O": [ 1215 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1219 ],
            "I2": [ 1220 ],
            "I3": [ 1221 ],
            "O": [ 1218 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1222 ],
            "E": [ 1211 ],
            "Q": [ 1223 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1224 ],
            "I2": [ 736 ],
            "I3": [ 1225 ],
            "O": [ 1222 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1226 ],
            "I2": [ 1220 ],
            "I3": [ 1227 ],
            "O": [ 1225 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1228 ],
            "E": [ 1211 ],
            "Q": [ 1229 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1230 ],
            "I2": [ 736 ],
            "I3": [ 1231 ],
            "O": [ 1228 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1232 ],
            "I2": [ 1220 ],
            "I3": [ 1233 ],
            "O": [ 1231 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1234 ],
            "E": [ 1211 ],
            "Q": [ 1235 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1236 ],
            "I2": [ 736 ],
            "I3": [ 1237 ],
            "O": [ 1234 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1238 ],
            "I2": [ 1220 ],
            "I3": [ 1239 ],
            "O": [ 1237 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1240 ],
            "E": [ 1211 ],
            "Q": [ 1241 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1242 ],
            "I2": [ 736 ],
            "I3": [ 1243 ],
            "O": [ 1240 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1244 ],
            "I2": [ 1220 ],
            "I3": [ 1245 ],
            "O": [ 1243 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1246 ],
            "E": [ 1211 ],
            "Q": [ 1247 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1248 ],
            "I2": [ 736 ],
            "I3": [ 1249 ],
            "O": [ 1246 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1250 ],
            "I2": [ 1220 ],
            "I3": [ 1251 ],
            "O": [ 1249 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1252 ],
            "E": [ 1211 ],
            "Q": [ 1253 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1254 ],
            "I2": [ 736 ],
            "I3": [ 1255 ],
            "O": [ 1252 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1256 ],
            "I2": [ 1220 ],
            "I3": [ 1257 ],
            "O": [ 1255 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1258 ],
            "E": [ 1211 ],
            "Q": [ 1259 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1260 ],
            "I2": [ 736 ],
            "I3": [ 1261 ],
            "O": [ 1258 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1262 ],
            "I2": [ 1220 ],
            "I3": [ 1263 ],
            "O": [ 1261 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1264 ],
            "E": [ 1211 ],
            "Q": [ 1265 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1266 ],
            "I2": [ 736 ],
            "I3": [ 1267 ],
            "O": [ 1264 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1268 ],
            "I2": [ 1220 ],
            "I3": [ 1269 ],
            "O": [ 1267 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1270 ],
            "E": [ 1211 ],
            "Q": [ 1271 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1272 ],
            "I2": [ 736 ],
            "I3": [ 1273 ],
            "O": [ 1270 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1274 ],
            "I2": [ 1220 ],
            "I3": [ 1275 ],
            "O": [ 1273 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1276 ],
            "I2": [ 736 ],
            "I3": [ 1277 ],
            "O": [ 1213 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1278 ],
            "I2": [ 1220 ],
            "I3": [ 1279 ],
            "O": [ 1277 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1280 ],
            "E": [ 1211 ],
            "Q": [ 1281 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1282 ],
            "E": [ 1211 ],
            "Q": [ 1283 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1284 ],
            "I2": [ 736 ],
            "I3": [ 1285 ],
            "O": [ 1282 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1286 ],
            "I2": [ 1220 ],
            "I3": [ 1287 ],
            "O": [ 1285 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1288 ],
            "E": [ 1211 ],
            "Q": [ 1289 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1290 ],
            "I2": [ 736 ],
            "I3": [ 1291 ],
            "O": [ 1288 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1292 ],
            "I2": [ 1220 ],
            "I3": [ 1293 ],
            "O": [ 1291 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1294 ],
            "E": [ 1211 ],
            "Q": [ 1295 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1296 ],
            "I2": [ 736 ],
            "I3": [ 1297 ],
            "O": [ 1294 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1298 ],
            "I2": [ 1220 ],
            "I3": [ 1299 ],
            "O": [ 1297 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1300 ],
            "I2": [ 1301 ],
            "I3": [ 1302 ],
            "O": [ 1299 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1303 ],
            "E": [ 1211 ],
            "Q": [ 1304 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1305 ],
            "I2": [ 736 ],
            "I3": [ 1306 ],
            "O": [ 1303 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1307 ],
            "I2": [ 1220 ],
            "I3": [ 1308 ],
            "O": [ 1306 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1309 ],
            "E": [ 1211 ],
            "Q": [ 1310 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1311 ],
            "I2": [ 736 ],
            "I3": [ 1312 ],
            "O": [ 1309 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1313 ],
            "I2": [ 1220 ],
            "I3": [ 1314 ],
            "O": [ 1312 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1315 ],
            "E": [ 1211 ],
            "Q": [ 1316 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1317 ],
            "I2": [ 736 ],
            "I3": [ 1318 ],
            "O": [ 1315 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1319 ],
            "I2": [ 1220 ],
            "I3": [ 1320 ],
            "O": [ 1318 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1321 ],
            "E": [ 1211 ],
            "Q": [ 1322 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1323 ],
            "I2": [ 736 ],
            "I3": [ 1324 ],
            "O": [ 1321 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1325 ],
            "I2": [ 1220 ],
            "I3": [ 1326 ],
            "O": [ 1324 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1327 ],
            "E": [ 1211 ],
            "Q": [ 1328 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1329 ],
            "I2": [ 736 ],
            "I3": [ 1330 ],
            "O": [ 1327 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1331 ],
            "I2": [ 1220 ],
            "I3": [ 1332 ],
            "O": [ 1330 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1333 ],
            "E": [ 1211 ],
            "Q": [ 1334 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1335 ],
            "I2": [ 736 ],
            "I3": [ 1336 ],
            "O": [ 1333 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1337 ],
            "I2": [ 1220 ],
            "I3": [ 1338 ],
            "O": [ 1336 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1339 ],
            "E": [ 1211 ],
            "Q": [ 1340 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1341 ],
            "I2": [ 736 ],
            "I3": [ 1342 ],
            "O": [ 1339 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1343 ],
            "I2": [ 1220 ],
            "I3": [ 1344 ],
            "O": [ 1342 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1345 ],
            "I2": [ 736 ],
            "I3": [ 1346 ],
            "O": [ 1280 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1347 ],
            "I2": [ 1220 ],
            "I3": [ 1348 ],
            "O": [ 1346 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1349 ],
            "E": [ 1211 ],
            "Q": [ 1350 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1351 ],
            "E": [ 1352 ],
            "Q": [ 1353 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1354 ],
            "I2": [ 736 ],
            "I3": [ 1355 ],
            "O": [ 1351 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1356 ],
            "I2": [ 1220 ],
            "I3": [ 1357 ],
            "O": [ 1355 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1358 ],
            "E": [ 1352 ],
            "Q": [ 1359 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1360 ],
            "I2": [ 736 ],
            "I3": [ 1361 ],
            "O": [ 1358 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1362 ],
            "I2": [ 1220 ],
            "I3": [ 1363 ],
            "O": [ 1361 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_E_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1364 ],
            "I1": [ 1365 ],
            "I2": [ 1366 ],
            "I3": [ 1352 ],
            "O": [ 1211 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_E_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1364 ],
            "I1": [ 1365 ],
            "I2": [ 1366 ],
            "I3": [ 1352 ],
            "O": [ 1367 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_E_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1368 ],
            "I3": [ 1367 ],
            "O": [ 1369 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_E_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1283 ],
            "I1": [ 1289 ],
            "I2": [ 1295 ],
            "I3": [ 1304 ],
            "O": [ 1368 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1370 ],
            "I3": [ 1301 ],
            "O": [ 1352 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1371 ],
            "I2": [ 736 ],
            "I3": [ 1372 ],
            "O": [ 1349 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1373 ],
            "I2": [ 1220 ],
            "I3": [ 1374 ],
            "O": [ 1372 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1375 ],
            "E": [ 1211 ],
            "Q": [ 1376 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1377 ],
            "I2": [ 736 ],
            "I3": [ 1378 ],
            "O": [ 1375 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1379 ],
            "I2": [ 1220 ],
            "I3": [ 1380 ],
            "O": [ 1378 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1381 ],
            "E": [ 1211 ],
            "Q": [ 1382 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1383 ],
            "I2": [ 736 ],
            "I3": [ 1384 ],
            "O": [ 1381 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1385 ],
            "I2": [ 1220 ],
            "I3": [ 1386 ],
            "O": [ 1384 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1387 ],
            "E": [ 1211 ],
            "Q": [ 1388 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1389 ],
            "I2": [ 736 ],
            "I3": [ 1390 ],
            "O": [ 1387 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1391 ],
            "I2": [ 1220 ],
            "I3": [ 1392 ],
            "O": [ 1390 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1393 ],
            "E": [ 1211 ],
            "Q": [ 1394 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1395 ],
            "I2": [ 736 ],
            "I3": [ 1396 ],
            "O": [ 1393 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1397 ],
            "I2": [ 1220 ],
            "I3": [ 1398 ],
            "O": [ 1396 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1399 ],
            "E": [ 1211 ],
            "Q": [ 1400 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1401 ],
            "I2": [ 736 ],
            "I3": [ 1402 ],
            "O": [ 1399 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1403 ],
            "I2": [ 1220 ],
            "I3": [ 1404 ],
            "O": [ 1402 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:65.2-67.5|./verilog/cpu.v:191.18-195.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1405 ],
            "E": [ 1211 ],
            "Q": [ 1406 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1407 ],
            "I2": [ 736 ],
            "I3": [ 1408 ],
            "O": [ 1405 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1409 ],
            "I2": [ 1220 ],
            "I3": [ 1410 ],
            "O": [ 1408 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1411 ],
            "I2": [ 736 ],
            "I3": [ 1412 ],
            "O": [ 1210 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1413 ],
            "I2": [ 1220 ],
            "I3": [ 1414 ],
            "O": [ 1412 ]
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111001000100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1301 ],
            "I1": [ 1415 ],
            "I2": [ 1212 ],
            "I3": [ 1416 ],
            "O": [ 1414 ]
          }
        },
        "processor.addr_adder_mux.select_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1417 ],
            "Q": [ 1418 ],
            "R": [ 1370 ]
          }
        },
        "processor.addr_adder_mux.select_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1419 ],
            "I2": [ 1420 ],
            "I3": [ 1421 ],
            "O": [ 1417 ]
          }
        },
        "processor.addr_adder_mux.select_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1422 ],
            "I3": [ 1364 ],
            "O": [ 1421 ]
          }
        },
        "processor.alu_mux.select_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1423 ],
            "Q": [ 116 ],
            "R": [ 1370 ]
          }
        },
        "processor.alu_mux.select_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1422 ],
            "I2": [ 1364 ],
            "I3": [ 1419 ],
            "O": [ 1423 ]
          }
        },
        "processor.auipc_mux.select_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1424 ],
            "Q": [ 1425 ],
            "R": [ 736 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1426 ],
            "Q": [ 1427 ],
            "R": [ 1428 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010111101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1429 ],
            "I1": [ 1430 ],
            "I2": [ 1431 ],
            "I3": [ 1432 ],
            "O": [ 1426 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101101111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1433 ],
            "I1": [ 1434 ],
            "I2": [ 256 ],
            "I3": [ 1435 ],
            "O": [ 1430 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111111111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1429 ],
            "I1": [ 1433 ],
            "I2": [ 1434 ],
            "I3": [ 1436 ],
            "O": [ 1431 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 256 ],
            "I2": [ 257 ],
            "I3": [ 258 ],
            "O": [ 1436 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011110111011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1433 ],
            "I1": [ 1434 ],
            "I2": [ 1437 ],
            "I3": [ 1438 ],
            "O": [ 1432 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1439 ],
            "I2": [ 1440 ],
            "I3": [ 1441 ],
            "O": [ 1437 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 32 ],
            "I1": [ 35 ],
            "I2": [ 40 ],
            "I3": [ 45 ],
            "O": [ 1438 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1442 ],
            "I1": [ 1443 ],
            "I2": [ 1444 ],
            "I3": [ 1445 ],
            "O": [ 1439 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1446 ],
            "I1": [ 170 ],
            "I2": [ 1447 ],
            "I3": [ 1448 ],
            "O": [ 1440 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1449 ],
            "I2": [ 21 ],
            "I3": [ 1446 ],
            "O": [ 11 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1450 ],
            "I2": [ 21 ],
            "I3": [ 170 ],
            "O": [ 1451 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1452 ],
            "I2": [ 21 ],
            "I3": [ 1447 ],
            "O": [ 1453 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1454 ],
            "I2": [ 21 ],
            "I3": [ 1448 ],
            "O": [ 1455 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 1456 ],
            "I2": [ 1457 ],
            "I3": [ 1458 ],
            "O": [ 1446 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 199 ],
            "I2": [ 1459 ],
            "I3": [ 1460 ],
            "O": [ 1458 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 1461 ],
            "I2": [ 1462 ],
            "I3": [ 1463 ],
            "O": [ 1448 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1464 ],
            "I2": [ 1465 ],
            "I3": [ 1466 ],
            "O": [ 1441 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1467 ],
            "CO": [ 1435 ],
            "I0": [ 249 ],
            "I1": [ 1468 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1469 ],
            "CO": [ 1467 ],
            "I0": [ 651 ],
            "I1": [ 1470 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1471 ],
            "CO": [ 1469 ],
            "I0": [ 248 ],
            "I1": [ 1472 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1473 ],
            "CO": [ 1471 ],
            "I0": [ 1474 ],
            "I1": [ 1475 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1476 ],
            "CO": [ 1473 ],
            "I0": [ 1477 ],
            "I1": [ 1478 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1479 ],
            "CO": [ 1476 ],
            "I0": [ 645 ],
            "I1": [ 1480 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1481 ],
            "CO": [ 1479 ],
            "I0": [ 1482 ],
            "I1": [ 1483 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1484 ],
            "CO": [ 1481 ],
            "I0": [ 1485 ],
            "I1": [ 1486 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1487 ],
            "CO": [ 1484 ],
            "I0": [ 250 ],
            "I1": [ 1488 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1489 ],
            "I2": [ 527 ],
            "I3": [ 1490 ],
            "O": [ 1488 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1491 ],
            "I2": [ 527 ],
            "I3": [ 1492 ],
            "O": [ 1486 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1493 ],
            "I2": [ 527 ],
            "I3": [ 1494 ],
            "O": [ 1483 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1495 ],
            "I2": [ 527 ],
            "I3": [ 1496 ],
            "O": [ 1480 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1497 ],
            "I2": [ 527 ],
            "I3": [ 1498 ],
            "O": [ 1478 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1499 ],
            "I2": [ 527 ],
            "I3": [ 1500 ],
            "O": [ 1475 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1501 ],
            "I2": [ 527 ],
            "I3": [ 1502 ],
            "O": [ 1472 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1503 ],
            "I2": [ 527 ],
            "I3": [ 1504 ],
            "O": [ 1470 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1505 ],
            "I2": [ 527 ],
            "I3": [ 1506 ],
            "O": [ 1468 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1467 ],
            "I3": [ 1435 ],
            "O": [ 258 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 249 ],
            "I2": [ 1468 ],
            "I3": [ 1467 ],
            "O": [ 257 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 594 ],
            "I3": [ 1507 ],
            "O": [ 255 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1508 ],
            "I1": [ 1509 ],
            "I2": [ 1510 ],
            "I3": [ 1511 ],
            "O": [ 256 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1512 ],
            "I1": [ 1513 ],
            "I2": [ 1514 ],
            "I3": [ 171 ],
            "O": [ 1508 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1515 ],
            "I1": [ 1516 ],
            "I2": [ 1517 ],
            "I3": [ 623 ],
            "O": [ 1509 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1518 ],
            "I1": [ 1519 ],
            "I2": [ 1520 ],
            "I3": [ 1521 ],
            "O": [ 1510 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1522 ],
            "I1": [ 1523 ],
            "I2": [ 246 ],
            "I3": [ 1524 ],
            "O": [ 1511 ]
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1429 ],
            "I2": [ 1433 ],
            "I3": [ 1434 ],
            "O": [ 1428 ]
          }
        },
        "processor.branch_decide.Branch_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1525 ],
            "Q": [ 1526 ],
            "R": [ 736 ]
          }
        },
        "processor.branch_decide.Jump_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1527 ],
            "Q": [ 1528 ],
            "R": [ 736 ]
          }
        },
        "processor.branch_decide.Predicted_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1529 ],
            "Q": [ 1530 ],
            "R": [ 736 ]
          }
        },
        "processor.branch_decide.Predicted_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1427 ],
            "I1": [ 1530 ],
            "I2": [ 1526 ],
            "I3": [ 1528 ],
            "O": [ 736 ]
          }
        },
        "processor.branch_decide.Predicted_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1427 ],
            "I2": [ 1530 ],
            "I3": [ 1526 ],
            "O": [ 1220 ]
          }
        },
        "processor.branch_predictor_FSM.branch_mem_sig_reg_SB_DFFN_Q": {
          "hide_name": 0,
          "type": "SB_DFFN",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:92.2-94.5|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/ff_map.v:1.51-1.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1526 ],
            "Q": [ 1531 ]
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:101.2-106.5|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1532 ],
            "E": [ 1531 ],
            "Q": [ 1533 ]
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:101.2-106.5|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1534 ],
            "E": [ 1531 ],
            "Q": [ 1535 ]
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1427 ],
            "I1": [ 1526 ],
            "I2": [ 1533 ],
            "I3": [ 1535 ],
            "O": [ 1534 ]
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1427 ],
            "I1": [ 1526 ],
            "I2": [ 1533 ],
            "I3": [ 1535 ],
            "O": [ 1532 ]
          }
        },
        "processor.dataMemOut_fwd_mux.select_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 737 ],
            "Q": [ 572 ],
            "R": [ 736 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1191 ],
            "Q": [ 1536 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1203 ],
            "Q": [ 1537 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1185 ],
            "Q": [ 1538 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_100": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1539 ],
            "Q": [ 1272 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_100_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1540 ],
            "I2": [ 1450 ],
            "I3": [ 1541 ],
            "O": [ 1539 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_100_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1274 ],
            "I2": [ 1418 ],
            "I3": [ 195 ],
            "O": [ 1540 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_100_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1542 ],
            "CO": [ 1541 ],
            "I0": [ 1543 ],
            "I1": [ 1449 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_101": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1544 ],
            "Q": [ 1284 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_101_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1543 ],
            "I2": [ 1449 ],
            "I3": [ 1542 ],
            "O": [ 1544 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_101_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1286 ],
            "I2": [ 1418 ],
            "I3": [ 199 ],
            "O": [ 1543 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_101_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1545 ],
            "CO": [ 1542 ],
            "I0": [ 1546 ],
            "I1": [ 56 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_102": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1547 ],
            "Q": [ 1290 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_102_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1546 ],
            "I2": [ 56 ],
            "I3": [ 1545 ],
            "O": [ 1547 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_102_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1418 ],
            "I2": [ 1292 ],
            "I3": [ 200 ],
            "O": [ 1546 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_102_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1548 ],
            "CO": [ 1545 ],
            "I0": [ 1549 ],
            "I1": [ 57 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_103": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1550 ],
            "Q": [ 1296 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_103_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1549 ],
            "I2": [ 57 ],
            "I3": [ 1548 ],
            "O": [ 1550 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_103_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1418 ],
            "I2": [ 1298 ],
            "I3": [ 201 ],
            "O": [ 1549 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_103_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1551 ],
            "CO": [ 1548 ],
            "I0": [ 1552 ],
            "I1": [ 63 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_104": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1553 ],
            "Q": [ 1305 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_104_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1552 ],
            "I2": [ 63 ],
            "I3": [ 1551 ],
            "O": [ 1553 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_104_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1418 ],
            "I2": [ 1307 ],
            "I3": [ 202 ],
            "O": [ 1552 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_104_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1554 ],
            "CO": [ 1551 ],
            "I0": [ 1555 ],
            "I1": [ 54 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_105": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1556 ],
            "Q": [ 1311 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_105_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1555 ],
            "I2": [ 54 ],
            "I3": [ 1554 ],
            "O": [ 1556 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_105_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1418 ],
            "I2": [ 1313 ],
            "I3": [ 700 ],
            "O": [ 1555 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_105_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1557 ],
            "CO": [ 1554 ],
            "I0": [ 1558 ],
            "I1": [ 75 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_106": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1559 ],
            "Q": [ 1317 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_106_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1558 ],
            "I2": [ 75 ],
            "I3": [ 1557 ],
            "O": [ 1559 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_106_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1418 ],
            "I2": [ 1319 ],
            "I3": [ 529 ],
            "O": [ 1558 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_106_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1560 ],
            "CO": [ 1557 ],
            "I0": [ 1561 ],
            "I1": [ 80 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_107": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1562 ],
            "Q": [ 1323 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_107_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1561 ],
            "I2": [ 80 ],
            "I3": [ 1560 ],
            "O": [ 1562 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_107_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1418 ],
            "I2": [ 1325 ],
            "I3": [ 653 ],
            "O": [ 1561 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_107_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1563 ],
            "CO": [ 1560 ],
            "I0": [ 1564 ],
            "I1": [ 85 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_108": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1565 ],
            "Q": [ 1329 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_108_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1564 ],
            "I2": [ 85 ],
            "I3": [ 1563 ],
            "O": [ 1565 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_108_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1418 ],
            "I2": [ 1331 ],
            "I3": [ 128 ],
            "O": [ 1564 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_108_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1566 ],
            "CO": [ 1563 ],
            "I0": [ 1567 ],
            "I1": [ 90 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_109": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1568 ],
            "Q": [ 1335 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_109_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1567 ],
            "I2": [ 90 ],
            "I3": [ 1566 ],
            "O": [ 1568 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_109_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1418 ],
            "I2": [ 1337 ],
            "I3": [ 126 ],
            "O": [ 1567 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_109_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1569 ],
            "CO": [ 1566 ],
            "I0": [ 1570 ],
            "I1": [ 28 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1204 ],
            "Q": [ 1571 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_110": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1572 ],
            "Q": [ 1341 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_110_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1570 ],
            "I2": [ 28 ],
            "I3": [ 1569 ],
            "O": [ 1572 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_110_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1418 ],
            "I2": [ 1343 ],
            "I3": [ 99 ],
            "O": [ 1570 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_110_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1573 ],
            "CO": [ 1569 ],
            "I0": [ 1574 ],
            "I1": [ 230 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_111": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1575 ],
            "Q": [ 1354 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_111_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1574 ],
            "I2": [ 230 ],
            "I3": [ 1573 ],
            "O": [ 1575 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_111_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1418 ],
            "I2": [ 1356 ],
            "I3": [ 121 ],
            "O": [ 1574 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_111_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 1573 ],
            "I0": [ 1576 ],
            "I1": [ 20 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_112": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1577 ],
            "Q": [ 1360 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_112_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1576 ],
            "I2": [ 20 ],
            "I3": [ "0" ],
            "O": [ 1577 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_112_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1418 ],
            "I2": [ 1362 ],
            "I3": [ 240 ],
            "O": [ 1576 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1578 ],
            "Q": [ 1579 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1580 ],
            "Q": [ 1581 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1582 ],
            "Q": [ 1583 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1584 ],
            "Q": [ 1585 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1586 ],
            "Q": [ 1587 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 855 ],
            "Q": [ 1588 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1191 ],
            "I2": [ 116 ],
            "I3": [ 855 ],
            "O": [ 1589 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1191 ],
            "I2": [ 116 ],
            "I3": [ 855 ],
            "O": [ 249 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 1589 ],
            "I3": [ 1590 ],
            "O": [ 1591 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 101 ],
            "I2": [ 1592 ],
            "I3": [ 1591 ],
            "O": [ 1593 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 1594 ],
            "I3": [ 1593 ],
            "O": [ 44 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1595 ],
            "I1": [ 1596 ],
            "I2": [ 1597 ],
            "I3": [ 1598 ],
            "O": [ 41 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1599 ],
            "I1": [ 1600 ],
            "I2": [ 1601 ],
            "I3": [ 1602 ],
            "O": [ 42 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1603 ],
            "I1": [ 1604 ],
            "I2": [ 1605 ],
            "I3": [ 1606 ],
            "O": [ 43 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 249 ],
            "I2": [ 145 ],
            "I3": [ 1607 ],
            "O": [ 1594 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1608 ],
            "CO": [ 1607 ],
            "I0": [ 651 ],
            "I1": [ 560 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100110000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 1609 ],
            "I2": [ 1610 ],
            "I3": [ 1611 ],
            "O": [ 1592 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1505 ],
            "I2": [ 654 ],
            "I3": [ 1612 ],
            "O": [ 855 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1613 ],
            "I2": [ 1614 ],
            "I3": [ 659 ],
            "O": [ 1612 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1615 ],
            "I2": [ 1614 ],
            "I3": [ 566 ],
            "O": [ 1506 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1505 ],
            "I2": [ 527 ],
            "I3": [ 1506 ],
            "O": [ 145 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1616 ],
            "I2": [ 1617 ],
            "I3": [ 557 ],
            "O": [ 1505 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 743 ],
            "I2": [ 1618 ],
            "I3": [ 572 ],
            "O": [ 1614 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 856 ],
            "Q": [ 1619 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1620 ],
            "I2": [ 116 ],
            "I3": [ 856 ],
            "O": [ 1621 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1620 ],
            "I2": [ 116 ],
            "I3": [ 856 ],
            "O": [ 651 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 560 ],
            "I3": [ 651 ],
            "O": [ 649 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 135 ],
            "I1": [ 649 ],
            "I2": [ 1622 ],
            "I3": [ 673 ],
            "O": [ 1523 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 128 ],
            "I3": [ 59 ],
            "O": [ 135 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 200 ],
            "I3": [ 1623 ],
            "O": [ 1622 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 653 ],
            "I3": [ 534 ],
            "O": [ 673 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1624 ],
            "CO": [ 1590 ],
            "I0": [ 560 ],
            "I1": [ 1621 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 560 ],
            "I2": [ 1621 ],
            "I3": [ 1624 ],
            "O": [ 1625 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 101 ],
            "I2": [ 1626 ],
            "I3": [ 1625 ],
            "O": [ 1605 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 248 ],
            "I2": [ 247 ],
            "I3": [ 1627 ],
            "O": [ 1604 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 651 ],
            "I2": [ 560 ],
            "I3": [ 1608 ],
            "O": [ 1606 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1627 ],
            "CO": [ 1608 ],
            "I0": [ 248 ],
            "I1": [ 247 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 1628 ],
            "I2": [ 1629 ],
            "I3": [ 1630 ],
            "O": [ 1603 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1631 ],
            "CO": [ 1627 ],
            "I0": [ 1474 ],
            "I1": [ 577 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1632 ],
            "I1": [ 1633 ],
            "I2": [ 1634 ],
            "I3": [ 1635 ],
            "O": [ 1626 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 150 ],
            "I2": [ 646 ],
            "I3": [ 650 ],
            "O": [ 1632 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 153 ],
            "I2": [ 1636 ],
            "I3": [ 1637 ],
            "O": [ 1633 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 145 ],
            "I2": [ 59 ],
            "I3": [ 1638 ],
            "O": [ 1634 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 125 ],
            "I3": [ 630 ],
            "O": [ 1638 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 157 ],
            "I3": [ 1639 ],
            "O": [ 1635 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1503 ],
            "I2": [ 654 ],
            "I3": [ 1640 ],
            "O": [ 856 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1641 ],
            "I2": [ 1642 ],
            "I3": [ 659 ],
            "O": [ 1640 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1643 ],
            "I2": [ 1642 ],
            "I3": [ 566 ],
            "O": [ 1504 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1503 ],
            "I2": [ 527 ],
            "I3": [ 1504 ],
            "O": [ 560 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1644 ],
            "I2": [ 1645 ],
            "I3": [ 557 ],
            "O": [ 1503 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 745 ],
            "I2": [ 1646 ],
            "I3": [ 572 ],
            "O": [ 1642 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 867 ],
            "Q": [ 1647 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1648 ],
            "I2": [ 116 ],
            "I3": [ 867 ],
            "O": [ 1649 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1648 ],
            "I2": [ 116 ],
            "I3": [ 867 ],
            "O": [ 248 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1650 ],
            "CO": [ 1624 ],
            "I0": [ 247 ],
            "I1": [ 1649 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 247 ],
            "I2": [ 1649 ],
            "I3": [ 1650 ],
            "O": [ 1630 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 145 ],
            "I2": [ 59 ],
            "I3": [ 1651 ],
            "O": [ 1628 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 157 ],
            "I1": [ 1652 ],
            "I2": [ 1653 ],
            "I3": [ 1654 ],
            "O": [ 1629 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 69 ],
            "I2": [ 1651 ],
            "I3": [ 1655 ],
            "O": [ 1656 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 1656 ],
            "I2": [ 1657 ],
            "I3": [ 1658 ],
            "O": [ 1447 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 166 ],
            "I2": [ 1652 ],
            "I3": [ 1659 ],
            "O": [ 1657 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 1517 ],
            "I3": [ 1660 ],
            "O": [ 1658 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1661 ],
            "I1": [ 1662 ],
            "I2": [ 1663 ],
            "I3": [ 1664 ],
            "O": [ 1660 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 125 ],
            "I2": [ 1665 ],
            "I3": [ 679 ],
            "O": [ 1659 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1666 ],
            "I3": [ 1667 ],
            "O": [ 1668 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1669 ],
            "I3": [ 1670 ],
            "O": [ 1667 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1671 ],
            "I3": [ 1672 ],
            "O": [ 1673 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 125 ],
            "I3": [ 680 ],
            "O": [ 1651 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1501 ],
            "I2": [ 654 ],
            "I3": [ 1674 ],
            "O": [ 867 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1675 ],
            "I2": [ 1676 ],
            "I3": [ 659 ],
            "O": [ 1674 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1677 ],
            "I2": [ 1676 ],
            "I3": [ 566 ],
            "O": [ 1502 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1501 ],
            "I2": [ 527 ],
            "I3": [ 1502 ],
            "O": [ 247 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1678 ],
            "I2": [ 1679 ],
            "I3": [ 557 ],
            "O": [ 1501 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 782 ],
            "I2": [ 1680 ],
            "I3": [ 572 ],
            "O": [ 1676 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1192 ],
            "Q": [ 1681 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 872 ],
            "Q": [ 1682 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1683 ],
            "I2": [ 116 ],
            "I3": [ 872 ],
            "O": [ 1684 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1683 ],
            "I2": [ 116 ],
            "I3": [ 872 ],
            "O": [ 1474 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 111 ],
            "I2": [ 577 ],
            "I3": [ 1474 ],
            "O": [ 161 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_1_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 577 ],
            "I3": [ 1474 ],
            "O": [ 162 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_1_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 577 ],
            "I3": [ 1474 ],
            "O": [ 163 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_1_O_SB_LUT4_I3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 551 ],
            "I1": [ 552 ],
            "I2": [ 553 ],
            "I3": [ 554 ],
            "O": [ 110 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1685 ],
            "CO": [ 1650 ],
            "I0": [ 577 ],
            "I1": [ 1684 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 577 ],
            "I2": [ 1684 ],
            "I3": [ 1685 ],
            "O": [ 1686 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 101 ],
            "I2": [ 1687 ],
            "I3": [ 1686 ],
            "O": [ 1601 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 1477 ],
            "I2": [ 578 ],
            "I3": [ 1688 ],
            "O": [ 1600 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 1474 ],
            "I2": [ 577 ],
            "I3": [ 1631 ],
            "O": [ 1602 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1688 ],
            "CO": [ 1631 ],
            "I0": [ 1477 ],
            "I1": [ 578 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1689 ],
            "CO": [ 1688 ],
            "I0": [ 645 ],
            "I1": [ 579 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 152 ],
            "I1": [ 156 ],
            "I2": [ 149 ],
            "I3": [ 159 ],
            "O": [ 1687 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1499 ],
            "I2": [ 654 ],
            "I3": [ 1690 ],
            "O": [ 872 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1691 ],
            "I2": [ 1692 ],
            "I3": [ 659 ],
            "O": [ 1690 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1693 ],
            "I2": [ 1692 ],
            "I3": [ 566 ],
            "O": [ 1500 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1499 ],
            "I2": [ 527 ],
            "I3": [ 1500 ],
            "O": [ 577 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1694 ],
            "I2": [ 1695 ],
            "I3": [ 557 ],
            "O": [ 1499 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 819 ],
            "I2": [ 1696 ],
            "I3": [ 572 ],
            "O": [ 1692 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 873 ],
            "Q": [ 1697 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1698 ],
            "I2": [ 116 ],
            "I3": [ 873 ],
            "O": [ 1699 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1698 ],
            "I2": [ 116 ],
            "I3": [ 873 ],
            "O": [ 1477 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 578 ],
            "I3": [ 1477 ],
            "O": [ 1700 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3_1_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 578 ],
            "I3": [ 1477 ],
            "O": [ 1701 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3_1_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 578 ],
            "I3": [ 1477 ],
            "O": [ 1513 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 578 ],
            "I2": [ 1700 ],
            "I3": [ 1701 ],
            "O": [ 1702 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1703 ],
            "CO": [ 1685 ],
            "I0": [ 578 ],
            "I1": [ 1699 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 578 ],
            "I2": [ 1699 ],
            "I3": [ 1703 ],
            "O": [ 1704 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 101 ],
            "I2": [ 1705 ],
            "I3": [ 1704 ],
            "O": [ 1599 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1706 ],
            "I1": [ 1707 ],
            "I2": [ 1708 ],
            "I3": [ 1709 ],
            "O": [ 1705 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1497 ],
            "I2": [ 654 ],
            "I3": [ 1710 ],
            "O": [ 873 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1711 ],
            "I2": [ 1712 ],
            "I3": [ 659 ],
            "O": [ 1710 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1713 ],
            "I2": [ 1712 ],
            "I3": [ 566 ],
            "O": [ 1498 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1497 ],
            "I2": [ 527 ],
            "I3": [ 1498 ],
            "O": [ 578 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1714 ],
            "I2": [ 1715 ],
            "I3": [ 557 ],
            "O": [ 1497 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 831 ],
            "I2": [ 1716 ],
            "I3": [ 572 ],
            "O": [ 1712 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 874 ],
            "Q": [ 1717 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1718 ],
            "I2": [ 116 ],
            "I3": [ 874 ],
            "O": [ 1719 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1718 ],
            "I2": [ 116 ],
            "I3": [ 874 ],
            "O": [ 645 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 579 ],
            "I3": [ 645 ],
            "O": [ 637 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1720 ],
            "CO": [ 1703 ],
            "I0": [ 579 ],
            "I1": [ 1719 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 579 ],
            "I2": [ 1719 ],
            "I3": [ 1720 ],
            "O": [ 1721 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 145 ],
            "I2": [ 59 ],
            "I3": [ 1722 ],
            "O": [ 1723 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 1724 ],
            "I3": [ 1725 ],
            "O": [ 1726 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 69 ],
            "I2": [ 636 ],
            "I3": [ 1722 ],
            "O": [ 1727 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 1727 ],
            "I2": [ 1728 ],
            "I3": [ 1729 ],
            "O": [ 53 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 166 ],
            "I2": [ 1724 ],
            "I3": [ 1730 ],
            "O": [ 1728 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 1622 ],
            "I3": [ 1731 ],
            "O": [ 1729 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1732 ],
            "I2": [ 1733 ],
            "I3": [ 1734 ],
            "O": [ 1731 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 125 ],
            "I2": [ 593 ],
            "I3": [ 1735 ],
            "O": [ 1730 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1736 ],
            "I3": [ 1737 ],
            "O": [ 1738 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 190 ],
            "I3": [ 198 ],
            "O": [ 1735 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 203 ],
            "I3": [ 1739 ],
            "O": [ 1736 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1740 ],
            "I3": [ 1741 ],
            "O": [ 1737 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 700 ],
            "I2": [ 529 ],
            "I3": [ 193 ],
            "O": [ 1739 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 653 ],
            "I2": [ 128 ],
            "I3": [ 193 ],
            "O": [ 1741 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 125 ],
            "I3": [ 590 ],
            "O": [ 1722 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1495 ],
            "I2": [ 654 ],
            "I3": [ 1742 ],
            "O": [ 874 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1743 ],
            "I2": [ 1744 ],
            "I3": [ 659 ],
            "O": [ 1742 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1745 ],
            "I2": [ 1744 ],
            "I3": [ 566 ],
            "O": [ 1496 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1495 ],
            "I2": [ 527 ],
            "I3": [ 1496 ],
            "O": [ 579 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1746 ],
            "I2": [ 1747 ],
            "I3": [ 557 ],
            "O": [ 1495 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 834 ],
            "I2": [ 1748 ],
            "I3": [ 572 ],
            "O": [ 1744 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 875 ],
            "Q": [ 1749 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1750 ],
            "I2": [ 116 ],
            "I3": [ 875 ],
            "O": [ 1751 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1750 ],
            "I2": [ 116 ],
            "I3": [ 875 ],
            "O": [ 1482 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 206 ],
            "I3": [ 1482 ],
            "O": [ 1752 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1753 ],
            "CO": [ 1720 ],
            "I0": [ 206 ],
            "I1": [ 1751 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 206 ],
            "I2": [ 1751 ],
            "I3": [ 1753 ],
            "O": [ 1754 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 145 ],
            "I2": [ 59 ],
            "I3": [ 1755 ],
            "O": [ 1756 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 1757 ],
            "I3": [ 1758 ],
            "O": [ 1759 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001101011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 69 ],
            "I2": [ 1755 ],
            "I3": [ 1760 ],
            "O": [ 1761 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 1761 ],
            "I2": [ 1762 ],
            "I3": [ 1763 ],
            "O": [ 52 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 166 ],
            "I2": [ 1757 ],
            "I3": [ 1764 ],
            "O": [ 1762 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 1765 ],
            "I3": [ 1766 ],
            "O": [ 1763 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1767 ],
            "I2": [ 1768 ],
            "I3": [ 1769 ],
            "O": [ 1766 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 201 ],
            "I3": [ 1770 ],
            "O": [ 1767 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 201 ],
            "I3": [ 1770 ],
            "O": [ 1768 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 110 ],
            "I2": [ 201 ],
            "I3": [ 1771 ],
            "O": [ 1769 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 125 ],
            "I2": [ 1772 ],
            "I3": [ 1773 ],
            "O": [ 1764 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1774 ],
            "I3": [ 1666 ],
            "O": [ 1773 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1667 ],
            "I3": [ 1673 ],
            "O": [ 1775 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1776 ],
            "I3": [ 1777 ],
            "O": [ 1666 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 125 ],
            "I3": [ 1778 ],
            "O": [ 1755 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1493 ],
            "I2": [ 654 ],
            "I3": [ 1779 ],
            "O": [ 875 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1780 ],
            "I2": [ 1781 ],
            "I3": [ 659 ],
            "O": [ 1779 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1782 ],
            "I2": [ 1781 ],
            "I3": [ 566 ],
            "O": [ 1494 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1493 ],
            "I2": [ 527 ],
            "I3": [ 1494 ],
            "O": [ 206 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1783 ],
            "I2": [ 1784 ],
            "I3": [ 557 ],
            "O": [ 1493 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 837 ],
            "I2": [ 1785 ],
            "I3": [ 572 ],
            "O": [ 1781 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 876 ],
            "Q": [ 1786 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1787 ],
            "I2": [ 116 ],
            "I3": [ 876 ],
            "O": [ 1788 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1787 ],
            "I2": [ 116 ],
            "I3": [ 876 ],
            "O": [ 1485 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 207 ],
            "I3": [ 1485 ],
            "O": [ 1789 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1790 ],
            "I1": [ 637 ],
            "I2": [ 1789 ],
            "I3": [ 163 ],
            "O": [ 1524 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 121 ],
            "I3": [ 179 ],
            "O": [ 1790 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1791 ],
            "CO": [ 1753 ],
            "I0": [ 207 ],
            "I1": [ 1788 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 1788 ],
            "I3": [ 1791 ],
            "O": [ 1792 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 68 ],
            "I3": [ 1793 ],
            "O": [ 1794 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 157 ],
            "I2": [ 1795 ],
            "I3": [ 1796 ],
            "O": [ 1797 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 150 ],
            "I1": [ 1798 ],
            "I2": [ 71 ],
            "I3": [ 1799 ],
            "O": [ 1796 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 1789 ],
            "I3": [ 1800 ],
            "O": [ 1798 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 153 ],
            "I2": [ 1801 ],
            "I3": [ 1802 ],
            "O": [ 1799 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 207 ],
            "I2": [ 1803 ],
            "I3": [ 1804 ],
            "O": [ 1800 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 207 ],
            "I3": [ 1485 ],
            "O": [ 1803 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 207 ],
            "I3": [ 1485 ],
            "O": [ 1804 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 145 ],
            "I3": [ 125 ],
            "O": [ 70 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 125 ],
            "I3": [ 1805 ],
            "O": [ 71 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101110101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 125 ],
            "I2": [ 59 ],
            "I3": [ 1805 ],
            "O": [ 1793 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 160 ],
            "I3": [ 177 ],
            "O": [ 1805 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 178 ],
            "I3": [ 188 ],
            "O": [ 1806 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1491 ],
            "I2": [ 654 ],
            "I3": [ 1807 ],
            "O": [ 876 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1808 ],
            "I2": [ 1809 ],
            "I3": [ 659 ],
            "O": [ 1807 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1810 ],
            "I2": [ 1809 ],
            "I3": [ 566 ],
            "O": [ 1492 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1491 ],
            "I2": [ 527 ],
            "I3": [ 1492 ],
            "O": [ 207 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1811 ],
            "I2": [ 1812 ],
            "I3": [ 557 ],
            "O": [ 1491 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 840 ],
            "I2": [ 1813 ],
            "I3": [ 572 ],
            "O": [ 1809 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 877 ],
            "Q": [ 1814 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1815 ],
            "I2": [ 116 ],
            "I3": [ 877 ],
            "O": [ 1816 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1815 ],
            "I2": [ 116 ],
            "I3": [ 877 ],
            "O": [ 250 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1817 ],
            "CO": [ 1791 ],
            "I0": [ 208 ],
            "I1": [ 1816 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 208 ],
            "I2": [ 1816 ],
            "I3": [ 1817 ],
            "O": [ 1818 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 1819 ],
            "I2": [ 245 ],
            "I3": [ 1820 ],
            "O": [ 1821 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 713 ],
            "I3": [ 1822 ],
            "O": [ 1823 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 166 ],
            "I2": [ 1824 ],
            "I3": [ 61 ],
            "O": [ 1822 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 59 ],
            "I2": [ 1825 ],
            "I3": [ 1826 ],
            "O": [ 1824 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1827 ],
            "I3": [ 1828 ],
            "O": [ 1829 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1830 ],
            "I3": [ 1831 ],
            "O": [ 1825 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 166 ],
            "I1": [ 125 ],
            "I2": [ 1826 ],
            "I3": [ 1832 ],
            "O": [ 1610 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 137 ],
            "I3": [ 1832 ],
            "O": [ 713 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 59 ],
            "I2": [ 1833 ],
            "I3": [ 1834 ],
            "O": [ 714 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1835 ],
            "I3": [ 1836 ],
            "O": [ 1832 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 1837 ],
            "I2": [ 1838 ],
            "I3": [ 244 ],
            "O": [ 1609 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1839 ],
            "I3": [ 1840 ],
            "O": [ 1611 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 111 ],
            "I1": [ 145 ],
            "I2": [ 1841 ],
            "I3": [ 249 ],
            "O": [ 1837 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 145 ],
            "I3": [ 249 ],
            "O": [ 1838 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 110 ],
            "I2": [ 68 ],
            "I3": [ 145 ],
            "O": [ 1841 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1842 ],
            "I3": [ 1843 ],
            "O": [ 1826 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1831 ],
            "I3": [ 1842 ],
            "O": [ 1844 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1845 ],
            "I3": [ 1846 ],
            "O": [ 1830 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1847 ],
            "I3": [ 1848 ],
            "O": [ 1831 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 212 ],
            "I2": [ 213 ],
            "I3": [ 193 ],
            "O": [ 1847 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 204 ],
            "I2": [ 205 ],
            "I3": [ 193 ],
            "O": [ 1848 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 208 ],
            "I2": [ 209 ],
            "I3": [ 193 ],
            "O": [ 1845 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 210 ],
            "I2": [ 211 ],
            "I3": [ 193 ],
            "O": [ 1846 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 153 ],
            "I2": [ 1849 ],
            "I3": [ 1844 ],
            "O": [ 1706 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1828 ],
            "I3": [ 1830 ],
            "O": [ 1849 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1850 ],
            "I3": [ 1851 ],
            "O": [ 1827 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1852 ],
            "I3": [ 1853 ],
            "O": [ 1828 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 578 ],
            "I2": [ 579 ],
            "I3": [ 193 ],
            "O": [ 1852 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 206 ],
            "I2": [ 207 ],
            "I3": [ 193 ],
            "O": [ 1853 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 560 ],
            "I3": [ 193 ],
            "O": [ 1850 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 247 ],
            "I2": [ 577 ],
            "I3": [ 193 ],
            "O": [ 1851 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1854 ],
            "I3": [ 1855 ],
            "O": [ 1842 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1848 ],
            "I3": [ 1854 ],
            "O": [ 1856 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 191 ],
            "I2": [ 192 ],
            "I3": [ 193 ],
            "O": [ 1854 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 194 ],
            "I2": [ 195 ],
            "I3": [ 193 ],
            "O": [ 1855 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1843 ],
            "I3": [ 1835 ],
            "O": [ 1857 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 166 ],
            "I1": [ 125 ],
            "I2": [ 1844 ],
            "I3": [ 1857 ],
            "O": [ 1858 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 1859 ],
            "I3": [ 1857 ],
            "O": [ 1860 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 166 ],
            "I2": [ 1860 ],
            "I3": [ 1861 ],
            "O": [ 1457 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 157 ],
            "I3": [ 1860 ],
            "O": [ 1709 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 125 ],
            "I2": [ 1862 ],
            "I3": [ 1863 ],
            "O": [ 1861 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1864 ],
            "I3": [ 1865 ],
            "O": [ 1866 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1867 ],
            "I3": [ 1868 ],
            "O": [ 1863 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1670 ],
            "I3": [ 1671 ],
            "O": [ 1865 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 202 ],
            "I2": [ 700 ],
            "I3": [ 193 ],
            "O": [ 1669 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 529 ],
            "I2": [ 653 ],
            "I3": [ 193 ],
            "O": [ 1670 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 128 ],
            "I2": [ 126 ],
            "I3": [ 193 ],
            "O": [ 1671 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 99 ],
            "I2": [ 121 ],
            "I3": [ 193 ],
            "O": [ 1672 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1869 ],
            "I3": [ 1870 ],
            "O": [ 1843 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 199 ],
            "I2": [ 200 ],
            "I3": [ 193 ],
            "O": [ 1869 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 201 ],
            "I2": [ 202 ],
            "I3": [ 193 ],
            "O": [ 1870 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 111 ],
            "I1": [ 208 ],
            "I2": [ 1871 ],
            "I3": [ 250 ],
            "O": [ 1819 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 110 ],
            "I2": [ 208 ],
            "I3": [ 1872 ],
            "O": [ 1820 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 112 ],
            "I2": [ 113 ],
            "I3": [ 208 ],
            "O": [ 1871 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1489 ],
            "I2": [ 654 ],
            "I3": [ 1873 ],
            "O": [ 877 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1874 ],
            "I2": [ 1875 ],
            "I3": [ 659 ],
            "O": [ 1873 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1876 ],
            "I2": [ 1875 ],
            "I3": [ 566 ],
            "O": [ 1490 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1489 ],
            "I2": [ 527 ],
            "I3": [ 1490 ],
            "O": [ 208 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1877 ],
            "I2": [ 1878 ],
            "I3": [ 557 ],
            "O": [ 1489 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 843 ],
            "I2": [ 1879 ],
            "I3": [ 572 ],
            "O": [ 1875 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 878 ],
            "Q": [ 1880 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1881 ],
            "I2": [ 116 ],
            "I3": [ 878 ],
            "O": [ 1882 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1881 ],
            "I2": [ 116 ],
            "I3": [ 878 ],
            "O": [ 1883 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 209 ],
            "I3": [ 1883 ],
            "O": [ 1514 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1884 ],
            "CO": [ 1817 ],
            "I0": [ 209 ],
            "I1": [ 1882 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 209 ],
            "I2": [ 1882 ],
            "I3": [ 1884 ],
            "O": [ 1885 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1886 ],
            "I1": [ 59 ],
            "I2": [ 1887 ],
            "I3": [ 624 ],
            "O": [ 1888 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1889 ],
            "I3": [ 79 ],
            "O": [ 1890 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 166 ],
            "I1": [ 125 ],
            "I2": [ 1637 ],
            "I3": [ 1891 ],
            "O": [ 1889 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1892 ],
            "I3": [ 1893 ],
            "O": [ 1636 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1894 ],
            "I3": [ 1895 ],
            "O": [ 1637 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1896 ],
            "I3": [ 1897 ],
            "O": [ 1894 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 211 ],
            "I2": [ 212 ],
            "I3": [ 193 ],
            "O": [ 1897 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 213 ],
            "I2": [ 204 ],
            "I3": [ 193 ],
            "O": [ 1898 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1899 ],
            "I3": [ 1900 ],
            "O": [ 1892 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 1891 ],
            "I3": [ 1901 ],
            "O": [ 1639 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 137 ],
            "I3": [ 1901 ],
            "O": [ 624 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 59 ],
            "I2": [ 1902 ],
            "I3": [ 1903 ],
            "O": [ 625 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 592 ],
            "I3": [ 190 ],
            "O": [ 1902 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1736 ],
            "I3": [ 198 ],
            "O": [ 1903 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 166 ],
            "I3": [ 59 ],
            "O": [ 157 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1904 ],
            "I3": [ 1905 ],
            "O": [ 1891 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 1906 ],
            "I2": [ 1907 ],
            "I3": [ 1514 ],
            "O": [ 1887 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 111 ],
            "I2": [ 209 ],
            "I3": [ 1883 ],
            "O": [ 1906 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 209 ],
            "I3": [ 1883 ],
            "O": [ 1907 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1908 ],
            "I2": [ 654 ],
            "I3": [ 1909 ],
            "O": [ 878 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1910 ],
            "I2": [ 1911 ],
            "I3": [ 659 ],
            "O": [ 1909 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1912 ],
            "I2": [ 1911 ],
            "I3": [ 566 ],
            "O": [ 1913 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1908 ],
            "I2": [ 527 ],
            "I3": [ 1913 ],
            "O": [ 209 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1914 ],
            "I2": [ 1915 ],
            "I3": [ 557 ],
            "O": [ 1908 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 846 ],
            "I2": [ 1916 ],
            "I3": [ 572 ],
            "O": [ 1911 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 857 ],
            "Q": [ 1917 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1918 ],
            "I2": [ 116 ],
            "I3": [ 857 ],
            "O": [ 1919 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1918 ],
            "I2": [ 116 ],
            "I3": [ 857 ],
            "O": [ 1920 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 111 ],
            "I2": [ 210 ],
            "I3": [ 1920 ],
            "O": [ 1921 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_1_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 210 ],
            "I3": [ 1920 ],
            "O": [ 1922 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_1_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 210 ],
            "I3": [ 1920 ],
            "O": [ 1519 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 204 ],
            "I1": [ 199 ],
            "I2": [ 1923 ],
            "I3": [ 1459 ],
            "O": [ 1520 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1924 ],
            "I1": [ 1765 ],
            "I2": [ 73 ],
            "I3": [ 712 ],
            "O": [ 1521 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 191 ],
            "I3": [ 1925 ],
            "O": [ 1924 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 201 ],
            "I3": [ 1770 ],
            "O": [ 1765 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 202 ],
            "I3": [ 1926 ],
            "O": [ 73 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 700 ],
            "I3": [ 697 ],
            "O": [ 712 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1927 ],
            "CO": [ 1884 ],
            "I0": [ 210 ],
            "I1": [ 1919 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 210 ],
            "I2": [ 1919 ],
            "I3": [ 1927 ],
            "O": [ 1928 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1921 ],
            "I1": [ 1922 ],
            "I2": [ 1929 ],
            "I3": [ 1930 ],
            "O": [ 1931 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1932 ],
            "I3": [ 84 ],
            "O": [ 1933 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 166 ],
            "I1": [ 125 ],
            "I2": [ 1934 ],
            "I3": [ 1935 ],
            "O": [ 1932 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1936 ],
            "I3": [ 1937 ],
            "O": [ 1938 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1939 ],
            "I3": [ 1856 ],
            "O": [ 1934 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1851 ],
            "I3": [ 1852 ],
            "O": [ 1936 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1853 ],
            "I3": [ 1845 ],
            "O": [ 1937 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 674 ],
            "I3": [ 1935 ],
            "O": [ 1652 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 153 ],
            "I2": [ 1938 ],
            "I3": [ 1934 ],
            "O": [ 1653 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 150 ],
            "I2": [ 1940 ],
            "I3": [ 1655 ],
            "O": [ 1654 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1941 ],
            "I3": [ 1942 ],
            "O": [ 1935 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 72 ],
            "I3": [ 1519 ],
            "O": [ 1929 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1943 ],
            "I2": [ 654 ],
            "I3": [ 1944 ],
            "O": [ 857 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1945 ],
            "I2": [ 1946 ],
            "I3": [ 659 ],
            "O": [ 1944 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1947 ],
            "I2": [ 1946 ],
            "I3": [ 566 ],
            "O": [ 1948 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1943 ],
            "I2": [ 527 ],
            "I3": [ 1948 ],
            "O": [ 210 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1949 ],
            "I2": [ 1950 ],
            "I3": [ 557 ],
            "O": [ 1943 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 747 ],
            "I2": [ 1951 ],
            "I3": [ 572 ],
            "O": [ 1946 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 858 ],
            "Q": [ 1952 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1953 ],
            "I2": [ 116 ],
            "I3": [ 858 ],
            "O": [ 1954 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1953 ],
            "I2": [ 116 ],
            "I3": [ 858 ],
            "O": [ 1955 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 111 ],
            "I2": [ 211 ],
            "I3": [ 1955 ],
            "O": [ 1956 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_1_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 211 ],
            "I3": [ 1955 ],
            "O": [ 1957 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_1_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 211 ],
            "I3": [ 1955 ],
            "O": [ 1518 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1958 ],
            "CO": [ 1927 ],
            "I0": [ 211 ],
            "I1": [ 1954 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 211 ],
            "I2": [ 1954 ],
            "I3": [ 1958 ],
            "O": [ 1959 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1956 ],
            "I1": [ 1957 ],
            "I2": [ 1960 ],
            "I3": [ 1961 ],
            "O": [ 1962 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1963 ],
            "I3": [ 89 ],
            "O": [ 1964 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 166 ],
            "I1": [ 125 ],
            "I2": [ 155 ],
            "I3": [ 168 ],
            "O": [ 1963 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1965 ],
            "I3": [ 1966 ],
            "O": [ 154 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1967 ],
            "I3": [ 1968 ],
            "O": [ 155 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1900 ],
            "I3": [ 1969 ],
            "O": [ 1965 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 560 ],
            "I2": [ 247 ],
            "I3": [ 193 ],
            "O": [ 1899 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 577 ],
            "I2": [ 578 ],
            "I3": [ 193 ],
            "O": [ 1900 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1969 ],
            "I3": [ 1970 ],
            "O": [ 1893 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 579 ],
            "I2": [ 206 ],
            "I3": [ 193 ],
            "O": [ 1969 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1970 ],
            "I3": [ 1896 ],
            "O": [ 1966 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1897 ],
            "I3": [ 1898 ],
            "O": [ 1967 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 208 ],
            "I3": [ 193 ],
            "O": [ 1970 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 209 ],
            "I2": [ 210 ],
            "I3": [ 193 ],
            "O": [ 1896 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 72 ],
            "I3": [ 1518 ],
            "O": [ 1960 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1971 ],
            "I2": [ 654 ],
            "I3": [ 1972 ],
            "O": [ 858 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1973 ],
            "I2": [ 1974 ],
            "I3": [ 659 ],
            "O": [ 1972 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1975 ],
            "I2": [ 1974 ],
            "I3": [ 566 ],
            "O": [ 1976 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1971 ],
            "I2": [ 527 ],
            "I3": [ 1976 ],
            "O": [ 211 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1977 ],
            "I2": [ 1978 ],
            "I3": [ 557 ],
            "O": [ 1971 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 751 ],
            "I2": [ 1979 ],
            "I3": [ 572 ],
            "O": [ 1974 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 859 ],
            "Q": [ 1980 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1981 ],
            "I2": [ 116 ],
            "I3": [ 859 ],
            "O": [ 1982 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1981 ],
            "I2": [ 116 ],
            "I3": [ 859 ],
            "O": [ 1983 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 212 ],
            "I3": [ 1983 ],
            "O": [ 1984 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 1985 ],
            "I2": [ 1752 ],
            "I3": [ 1984 ],
            "O": [ 1522 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 99 ],
            "I3": [ 98 ],
            "O": [ 109 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1986 ],
            "CO": [ 1958 ],
            "I0": [ 212 ],
            "I1": [ 1982 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 212 ],
            "I2": [ 1982 ],
            "I3": [ 1986 ],
            "O": [ 1987 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 101 ],
            "I2": [ 1987 ],
            "I3": [ 1988 ],
            "O": [ 1989 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 110 ],
            "I3": [ 212 ],
            "O": [ 1990 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 212 ],
            "I3": [ 1983 ],
            "O": [ 1991 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 212 ],
            "I3": [ 1983 ],
            "O": [ 1992 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1983 ],
            "I2": [ 212 ],
            "I3": [ 1993 ],
            "O": [ 1988 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1993 ],
            "CO": [ 1994 ],
            "I0": [ 1983 ],
            "I1": [ 212 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1994 ],
            "CO": [ 1995 ],
            "I0": [ 1955 ],
            "I1": [ 211 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1920 ],
            "I2": [ 210 ],
            "I3": [ 1995 ],
            "O": [ 1996 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 1931 ],
            "I2": [ 1928 ],
            "I3": [ 1933 ],
            "O": [ 1997 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1955 ],
            "I2": [ 211 ],
            "I3": [ 1994 ],
            "O": [ 1998 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 1998 ],
            "I3": [ 1999 ],
            "O": [ 1444 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 1962 ],
            "I2": [ 1959 ],
            "I3": [ 1964 ],
            "O": [ 1999 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2000 ],
            "CO": [ 1993 ],
            "I0": [ 2001 ],
            "I1": [ 213 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2002 ],
            "CO": [ 2000 ],
            "I0": [ 1923 ],
            "I1": [ 204 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2001 ],
            "I2": [ 213 ],
            "I3": [ 2000 ],
            "O": [ 2003 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 2003 ],
            "I3": [ 2004 ],
            "O": [ 1445 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1981 ],
            "I2": [ 21 ],
            "I3": [ 1442 ],
            "O": [ 2005 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2006 ],
            "I2": [ 21 ],
            "I3": [ 1443 ],
            "O": [ 2007 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1953 ],
            "I2": [ 21 ],
            "I3": [ 1444 ],
            "O": [ 2008 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2009 ],
            "I2": [ 21 ],
            "I3": [ 1445 ],
            "O": [ 2010 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 1984 ],
            "I2": [ 2011 ],
            "I3": [ 2012 ],
            "O": [ 1442 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 2013 ],
            "I2": [ 1858 ],
            "I3": [ 92 ],
            "O": [ 2011 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1990 ],
            "I1": [ 1991 ],
            "I2": [ 1992 ],
            "I3": [ 1989 ],
            "O": [ 2012 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1886 ],
            "I1": [ 59 ],
            "I2": [ 137 ],
            "I3": [ 1859 ],
            "O": [ 2013 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 2014 ],
            "I2": [ 2015 ],
            "I3": [ 2016 ],
            "O": [ 2004 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2017 ],
            "I2": [ 654 ],
            "I3": [ 2018 ],
            "O": [ 859 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2019 ],
            "I2": [ 2020 ],
            "I3": [ 659 ],
            "O": [ 2018 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2021 ],
            "I2": [ 2020 ],
            "I3": [ 566 ],
            "O": [ 2022 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2017 ],
            "I2": [ 527 ],
            "I3": [ 2022 ],
            "O": [ 212 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2023 ],
            "I2": [ 2024 ],
            "I3": [ 557 ],
            "O": [ 2017 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 756 ],
            "I2": [ 2025 ],
            "I3": [ 572 ],
            "O": [ 2020 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1195 ],
            "Q": [ 2026 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 860 ],
            "Q": [ 2027 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2009 ],
            "I2": [ 116 ],
            "I3": [ 860 ],
            "O": [ 2028 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2009 ],
            "I2": [ 116 ],
            "I3": [ 860 ],
            "O": [ 2001 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 213 ],
            "I3": [ 2001 ],
            "O": [ 1985 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2029 ],
            "CO": [ 1986 ],
            "I0": [ 213 ],
            "I1": [ 2028 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 213 ],
            "I2": [ 2028 ],
            "I3": [ 2029 ],
            "O": [ 2015 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 2030 ],
            "I2": [ 2031 ],
            "I3": [ 1985 ],
            "O": [ 2014 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 2032 ],
            "I2": [ 2033 ],
            "I3": [ 114 ],
            "O": [ 2016 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1886 ],
            "I1": [ 59 ],
            "I2": [ 137 ],
            "I3": [ 634 ],
            "O": [ 2032 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 166 ],
            "I1": [ 125 ],
            "I2": [ 641 ],
            "I3": [ 2034 ],
            "O": [ 2033 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1893 ],
            "I3": [ 1894 ],
            "O": [ 640 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 634 ],
            "I3": [ 2034 ],
            "O": [ 1724 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 150 ],
            "I1": [ 639 ],
            "I2": [ 636 ],
            "I3": [ 642 ],
            "O": [ 1725 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1905 ],
            "I3": [ 2035 ],
            "O": [ 2034 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 2035 ],
            "I3": [ 2036 ],
            "O": [ 1901 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 98 ],
            "I3": [ 2036 ],
            "O": [ 634 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 166 ],
            "I3": [ 125 ],
            "O": [ 137 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 59 ],
            "I2": [ 1738 ],
            "I3": [ 1735 ],
            "O": [ 635 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2037 ],
            "I3": [ 2038 ],
            "O": [ 2036 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2039 ],
            "I3": [ 2037 ],
            "O": [ 2040 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2041 ],
            "I3": [ 2042 ],
            "O": [ 2043 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2044 ],
            "I3": [ 2041 ],
            "O": [ 1905 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 195 ],
            "I2": [ 199 ],
            "I3": [ 193 ],
            "O": [ 2045 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 200 ],
            "I2": [ 201 ],
            "I3": [ 193 ],
            "O": [ 2044 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1895 ],
            "I3": [ 1904 ],
            "O": [ 641 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2046 ],
            "I3": [ 2045 ],
            "O": [ 1904 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1898 ],
            "I3": [ 2047 ],
            "O": [ 1895 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 205 ],
            "I2": [ 191 ],
            "I3": [ 193 ],
            "O": [ 2047 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 192 ],
            "I2": [ 194 ],
            "I3": [ 193 ],
            "O": [ 2046 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 202 ],
            "I2": [ 700 ],
            "I3": [ 193 ],
            "O": [ 2041 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 99 ],
            "I2": [ 121 ],
            "I3": [ 193 ],
            "O": [ 2037 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 179 ],
            "I3": [ 2038 ],
            "O": [ 2048 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 2048 ],
            "I3": [ 2040 ],
            "O": [ 138 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1886 ],
            "I1": [ 59 ],
            "I2": [ 137 ],
            "I3": [ 138 ],
            "O": [ 1961 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 2049 ],
            "I3": [ 2043 ],
            "O": [ 168 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2047 ],
            "I3": [ 2046 ],
            "O": [ 1968 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2045 ],
            "I3": [ 2044 ],
            "O": [ 2049 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 98 ],
            "I3": [ 2048 ],
            "O": [ 264 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 166 ],
            "I3": [ 59 ],
            "O": [ 153 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 240 ],
            "I3": [ 193 ],
            "O": [ 2038 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2042 ],
            "I3": [ 2039 ],
            "O": [ 2035 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 529 ],
            "I2": [ 653 ],
            "I3": [ 193 ],
            "O": [ 2042 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 128 ],
            "I2": [ 126 ],
            "I3": [ 193 ],
            "O": [ 2039 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 111 ],
            "I2": [ 213 ],
            "I3": [ 2001 ],
            "O": [ 2030 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 213 ],
            "I3": [ 2001 ],
            "O": [ 2031 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2050 ],
            "I2": [ 654 ],
            "I3": [ 2051 ],
            "O": [ 860 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2052 ],
            "I2": [ 2053 ],
            "I3": [ 659 ],
            "O": [ 2051 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2054 ],
            "I2": [ 2053 ],
            "I3": [ 566 ],
            "O": [ 2055 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2050 ],
            "I2": [ 527 ],
            "I3": [ 2055 ],
            "O": [ 213 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2056 ],
            "I2": [ 2057 ],
            "I3": [ 557 ],
            "O": [ 2050 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 759 ],
            "I2": [ 2058 ],
            "I3": [ 572 ],
            "O": [ 2053 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 861 ],
            "Q": [ 2059 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2006 ],
            "I2": [ 116 ],
            "I3": [ 861 ],
            "O": [ 2060 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2006 ],
            "I2": [ 116 ],
            "I3": [ 861 ],
            "O": [ 1923 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2061 ],
            "I2": [ 527 ],
            "I3": [ 2062 ],
            "O": [ 204 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2061 ],
            "I2": [ 527 ],
            "I3": [ 2062 ],
            "O": [ 2063 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2064 ],
            "CO": [ 2065 ],
            "I0": [ 1923 ],
            "I1": [ 2063 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2065 ],
            "CO": [ 2066 ],
            "I0": [ 2001 ],
            "I1": [ 2067 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2066 ],
            "CO": [ 2068 ],
            "I0": [ 1983 ],
            "I1": [ 2069 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2068 ],
            "CO": [ 2070 ],
            "I0": [ 1955 ],
            "I1": [ 2071 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2070 ],
            "CO": [ 2072 ],
            "I0": [ 1920 ],
            "I1": [ 2073 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2072 ],
            "CO": [ 1487 ],
            "I0": [ 1883 ],
            "I1": [ 2074 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1908 ],
            "I2": [ 527 ],
            "I3": [ 1913 ],
            "O": [ 2074 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1943 ],
            "I2": [ 527 ],
            "I3": [ 1948 ],
            "O": [ 2073 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1971 ],
            "I2": [ 527 ],
            "I3": [ 1976 ],
            "O": [ 2071 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2017 ],
            "I2": [ 527 ],
            "I3": [ 2022 ],
            "O": [ 2069 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2050 ],
            "I2": [ 527 ],
            "I3": [ 2055 ],
            "O": [ 2067 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2075 ],
            "I2": [ 2076 ],
            "I3": [ 566 ],
            "O": [ 2062 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2077 ],
            "CO": [ 2029 ],
            "I0": [ 204 ],
            "I1": [ 2060 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 204 ],
            "I2": [ 2060 ],
            "I3": [ 2077 ],
            "O": [ 2078 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2079 ],
            "I1": [ 2080 ],
            "I2": [ 2081 ],
            "I3": [ 2082 ],
            "O": [ 2083 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 2084 ],
            "I2": [ 2085 ],
            "I3": [ 2086 ],
            "O": [ 2087 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 166 ],
            "I1": [ 125 ],
            "I2": [ 2088 ],
            "I3": [ 2089 ],
            "O": [ 2084 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 68 ],
            "I3": [ 2090 ],
            "O": [ 2086 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1937 ],
            "I3": [ 1939 ],
            "O": [ 2091 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1856 ],
            "I3": [ 1941 ],
            "O": [ 2088 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1846 ],
            "I3": [ 1847 ],
            "O": [ 1939 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 2092 ],
            "I3": [ 2089 ],
            "O": [ 1757 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 150 ],
            "I1": [ 2093 ],
            "I2": [ 1760 ],
            "I3": [ 2094 ],
            "O": [ 1758 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1942 ],
            "I3": [ 2095 ],
            "O": [ 2089 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1855 ],
            "I3": [ 1869 ],
            "O": [ 1941 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1870 ],
            "I3": [ 2096 ],
            "O": [ 1942 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 2097 ],
            "I3": [ 2095 ],
            "O": [ 674 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 98 ],
            "I3": [ 2097 ],
            "O": [ 2092 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1886 ],
            "I1": [ 59 ],
            "I2": [ 137 ],
            "I3": [ 2092 ],
            "O": [ 2082 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 2098 ],
            "I2": [ 2099 ],
            "I3": [ 1790 ],
            "O": [ 2100 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 111 ],
            "I2": [ 121 ],
            "I3": [ 179 ],
            "O": [ 2098 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 121 ],
            "I3": [ 179 ],
            "O": [ 2099 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 179 ],
            "I3": [ 2101 ],
            "O": [ 2097 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1886 ],
            "I1": [ 59 ],
            "I2": [ 137 ],
            "I3": [ 674 ],
            "O": [ 1930 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 59 ],
            "I2": [ 1665 ],
            "I3": [ 1668 ],
            "O": [ 675 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2102 ],
            "I3": [ 2103 ],
            "O": [ 2095 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 700 ],
            "I2": [ 529 ],
            "I3": [ 193 ],
            "O": [ 2096 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 653 ],
            "I2": [ 128 ],
            "I3": [ 193 ],
            "O": [ 2102 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2103 ],
            "I3": [ 2101 ],
            "O": [ 1836 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 121 ],
            "I2": [ 240 ],
            "I3": [ 193 ],
            "O": [ 2101 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 98 ],
            "I3": [ 1836 ],
            "O": [ 1859 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 68 ],
            "I3": [ 145 ],
            "O": [ 1886 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2096 ],
            "I3": [ 2102 ],
            "O": [ 1835 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 126 ],
            "I2": [ 99 ],
            "I3": [ 193 ],
            "O": [ 2103 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 59 ],
            "I2": [ 2085 ],
            "I3": [ 2104 ],
            "O": [ 237 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 59 ],
            "I2": [ 1773 ],
            "I3": [ 1775 ],
            "O": [ 2104 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 153 ],
            "I2": [ 2100 ],
            "I3": [ 2092 ],
            "O": [ 235 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 59 ],
            "I2": [ 2090 ],
            "I3": [ 2104 ],
            "O": [ 236 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 2105 ],
            "I3": [ 1772 ],
            "O": [ 2085 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 125 ],
            "I3": [ 2105 ],
            "O": [ 1760 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 1752 ],
            "I3": [ 2106 ],
            "O": [ 2093 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 153 ],
            "I2": [ 2091 ],
            "I3": [ 2088 ],
            "O": [ 2094 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 206 ],
            "I2": [ 2107 ],
            "I3": [ 2108 ],
            "O": [ 2106 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 206 ],
            "I3": [ 1482 ],
            "O": [ 2107 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 206 ],
            "I3": [ 1482 ],
            "O": [ 2108 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 2109 ],
            "I3": [ 2110 ],
            "O": [ 2105 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 98 ],
            "I3": [ 2109 ],
            "O": [ 678 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 125 ],
            "I3": [ 678 ],
            "O": [ 1655 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 2111 ],
            "I2": [ 2112 ],
            "I3": [ 243 ],
            "O": [ 1940 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 111 ],
            "I2": [ 247 ],
            "I3": [ 248 ],
            "O": [ 2111 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 247 ],
            "I3": [ 248 ],
            "O": [ 2112 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2113 ],
            "I3": [ 2114 ],
            "O": [ 2109 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101011011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 98 ],
            "I1": [ 179 ],
            "I2": [ 2113 ],
            "I3": [ 2115 ],
            "O": [ 2116 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010101000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 69 ],
            "I1": [ 125 ],
            "I2": [ 2116 ],
            "I3": [ 1862 ],
            "O": [ 2117 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 68 ],
            "I2": [ 2117 ],
            "I3": [ 2118 ],
            "O": [ 92 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 137 ],
            "I2": [ 1859 ],
            "I3": [ 2119 ],
            "O": [ 93 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 1512 ],
            "I3": [ 2120 ],
            "O": [ 94 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 224 ],
            "I2": [ 225 ],
            "I3": [ 223 ],
            "O": [ 2120 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 59 ],
            "I2": [ 1866 ],
            "I3": [ 1863 ],
            "O": [ 2119 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 2121 ],
            "I3": [ 1862 ],
            "O": [ 2118 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 125 ],
            "I3": [ 2116 ],
            "O": [ 2122 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 69 ],
            "I2": [ 2122 ],
            "I3": [ 2123 ],
            "O": [ 1456 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101010000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 145 ],
            "I2": [ 59 ],
            "I3": [ 2123 ],
            "O": [ 1707 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 150 ],
            "I2": [ 2124 ],
            "I3": [ 2122 ],
            "O": [ 1708 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 1513 ],
            "I3": [ 1702 ],
            "O": [ 2124 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 125 ],
            "I3": [ 2121 ],
            "O": [ 2123 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 179 ],
            "I3": [ 2113 ],
            "O": [ 717 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 69 ],
            "I2": [ 125 ],
            "I3": [ 717 ],
            "O": [ 1839 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 2115 ],
            "I3": [ 2125 ],
            "O": [ 718 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 145 ],
            "I3": [ 193 ],
            "O": [ 2113 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2114 ],
            "I3": [ 2126 ],
            "O": [ 2115 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 2125 ],
            "I3": [ 2127 ],
            "O": [ 1862 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 98 ],
            "I3": [ 2115 ],
            "O": [ 2121 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2128 ],
            "I3": [ 2129 ],
            "O": [ 2125 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2129 ],
            "I3": [ 2130 ],
            "O": [ 2131 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2130 ],
            "I3": [ 2132 ],
            "O": [ 2127 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 209 ],
            "I2": [ 210 ],
            "I3": [ 193 ],
            "O": [ 2130 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 211 ],
            "I2": [ 212 ],
            "I3": [ 193 ],
            "O": [ 2132 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 2133 ],
            "I3": [ 1774 ],
            "O": [ 1665 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2132 ],
            "I3": [ 2134 ],
            "O": [ 2133 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2134 ],
            "I3": [ 2135 ],
            "O": [ 1867 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2135 ],
            "I3": [ 2136 ],
            "O": [ 1774 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 213 ],
            "I2": [ 204 ],
            "I3": [ 193 ],
            "O": [ 2134 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 205 ],
            "I2": [ 191 ],
            "I3": [ 193 ],
            "O": [ 2135 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 207 ],
            "I2": [ 208 ],
            "I3": [ 193 ],
            "O": [ 2129 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 179 ],
            "I3": [ 2114 ],
            "O": [ 2137 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 560 ],
            "I2": [ 247 ],
            "I3": [ 193 ],
            "O": [ 2114 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 2110 ],
            "I3": [ 2131 ],
            "O": [ 679 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 98 ],
            "I3": [ 2137 ],
            "O": [ 680 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 2137 ],
            "I3": [ 2110 ],
            "O": [ 1778 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 1778 ],
            "I3": [ 1772 ],
            "O": [ 2090 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 2131 ],
            "I3": [ 2133 ],
            "O": [ 1772 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2126 ],
            "I3": [ 2128 ],
            "O": [ 2110 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 577 ],
            "I2": [ 578 ],
            "I3": [ 193 ],
            "O": [ 2126 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 579 ],
            "I2": [ 206 ],
            "I3": [ 193 ],
            "O": [ 2128 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 111 ],
            "I2": [ 204 ],
            "I3": [ 1923 ],
            "O": [ 2079 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 204 ],
            "I3": [ 1923 ],
            "O": [ 2080 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 204 ],
            "I3": [ 1923 ],
            "O": [ 2081 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2061 ],
            "I2": [ 654 ],
            "I3": [ 2138 ],
            "O": [ 861 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2139 ],
            "I2": [ 2140 ],
            "I3": [ 557 ],
            "O": [ 2061 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2141 ],
            "I2": [ 2076 ],
            "I3": [ 659 ],
            "O": [ 2138 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 762 ],
            "I2": [ 2142 ],
            "I3": [ 572 ],
            "O": [ 2076 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 862 ],
            "Q": [ 2143 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2144 ],
            "I2": [ 116 ],
            "I3": [ 862 ],
            "O": [ 2145 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2144 ],
            "I2": [ 116 ],
            "I3": [ 862 ],
            "O": [ 2146 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2147 ],
            "I2": [ 527 ],
            "I3": [ 2148 ],
            "O": [ 205 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2147 ],
            "I2": [ 527 ],
            "I3": [ 2148 ],
            "O": [ 2149 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2150 ],
            "CO": [ 2064 ],
            "I0": [ 2146 ],
            "I1": [ 2149 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2151 ],
            "I2": [ 2152 ],
            "I3": [ 566 ],
            "O": [ 2148 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2153 ],
            "CO": [ 2077 ],
            "I0": [ 205 ],
            "I1": [ 2145 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 205 ],
            "I2": [ 2145 ],
            "I3": [ 2153 ],
            "O": [ 2154 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 1516 ],
            "I2": [ 2155 ],
            "I3": [ 2156 ],
            "O": [ 2157 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 59 ],
            "I2": [ 2158 ],
            "I3": [ 266 ],
            "O": [ 2159 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 166 ],
            "I1": [ 125 ],
            "I2": [ 1802 ],
            "I3": [ 2160 ],
            "O": [ 2158 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1966 ],
            "I3": [ 1967 ],
            "O": [ 1801 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1968 ],
            "I3": [ 2049 ],
            "O": [ 1802 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 264 ],
            "I3": [ 2160 ],
            "O": [ 1795 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 166 ],
            "I2": [ 1795 ],
            "I3": [ 2161 ],
            "O": [ 66 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 125 ],
            "I2": [ 2162 ],
            "I3": [ 1806 ],
            "O": [ 2161 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 2163 ],
            "I3": [ 2162 ],
            "O": [ 265 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 68 ],
            "I3": [ 69 ],
            "O": [ 136 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 1805 ],
            "I3": [ 1806 ],
            "O": [ 266 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 2164 ],
            "I3": [ 217 ],
            "O": [ 2163 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 215 ],
            "I3": [ 216 ],
            "O": [ 2162 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 189 ],
            "I3": [ 196 ],
            "O": [ 215 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 197 ],
            "I3": [ 203 ],
            "O": [ 216 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1740 ],
            "I3": [ 2165 ],
            "O": [ 2164 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1739 ],
            "I3": [ 1741 ],
            "O": [ 217 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 126 ],
            "I2": [ 99 ],
            "I3": [ 193 ],
            "O": [ 1740 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 121 ],
            "I2": [ 240 ],
            "I3": [ 193 ],
            "O": [ 2165 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 2043 ],
            "I3": [ 2040 ],
            "O": [ 2160 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 551 ],
            "I1": [ 552 ],
            "I2": [ 553 ],
            "I3": [ 554 ],
            "O": [ 72 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 205 ],
            "I2": [ 1872 ],
            "I3": [ 2166 ],
            "O": [ 2155 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 157 ],
            "I3": [ 264 ],
            "O": [ 2156 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 68 ],
            "I2": [ 145 ],
            "I3": [ 59 ],
            "O": [ 1872 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 111 ],
            "I1": [ 205 ],
            "I2": [ 2167 ],
            "I3": [ 2146 ],
            "O": [ 2166 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 112 ],
            "I2": [ 113 ],
            "I3": [ 205 ],
            "O": [ 2167 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2147 ],
            "I2": [ 654 ],
            "I3": [ 2168 ],
            "O": [ 862 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2169 ],
            "I2": [ 2170 ],
            "I3": [ 557 ],
            "O": [ 2147 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2171 ],
            "I2": [ 2152 ],
            "I3": [ 659 ],
            "O": [ 2168 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 765 ],
            "I2": [ 2172 ],
            "I3": [ 572 ],
            "O": [ 2152 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 863 ],
            "Q": [ 2173 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2174 ],
            "I2": [ 116 ],
            "I3": [ 863 ],
            "O": [ 2175 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2174 ],
            "I2": [ 116 ],
            "I3": [ 863 ],
            "O": [ 1925 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2176 ],
            "I2": [ 527 ],
            "I3": [ 2177 ],
            "O": [ 191 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2176 ],
            "I2": [ 527 ],
            "I3": [ 2177 ],
            "O": [ 2178 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2179 ],
            "CO": [ 2150 ],
            "I0": [ 1925 ],
            "I1": [ 2178 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2180 ],
            "CO": [ 2179 ],
            "I0": [ 2181 ],
            "I1": [ 2182 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2183 ],
            "CO": [ 2180 ],
            "I0": [ 2184 ],
            "I1": [ 2185 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2186 ],
            "I2": [ 527 ],
            "I3": [ 2187 ],
            "O": [ 2185 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2188 ],
            "I2": [ 527 ],
            "I3": [ 2189 ],
            "O": [ 2182 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2190 ],
            "I2": [ 2191 ],
            "I3": [ 566 ],
            "O": [ 2177 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2192 ],
            "CO": [ 2153 ],
            "I0": [ 191 ],
            "I1": [ 2175 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 191 ],
            "I2": [ 2175 ],
            "I3": [ 2192 ],
            "O": [ 2193 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 1839 ],
            "I3": [ 2194 ],
            "O": [ 2195 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 59 ],
            "I2": [ 2196 ],
            "I3": [ 1610 ],
            "O": [ 2197 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 125 ],
            "I2": [ 1833 ],
            "I3": [ 718 ],
            "O": [ 2196 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 2127 ],
            "I3": [ 1867 ],
            "O": [ 1833 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 98 ],
            "I2": [ 1864 ],
            "I3": [ 1868 ],
            "O": [ 1834 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 1777 ],
            "I3": [ 1669 ],
            "O": [ 1864 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 179 ],
            "I2": [ 2136 ],
            "I3": [ 1776 ],
            "O": [ 1868 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 192 ],
            "I2": [ 194 ],
            "I3": [ 193 ],
            "O": [ 2136 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 195 ],
            "I2": [ 199 ],
            "I3": [ 193 ],
            "O": [ 1776 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 200 ],
            "I2": [ 201 ],
            "I3": [ 193 ],
            "O": [ 1777 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 166 ],
            "I1": [ 125 ],
            "I2": [ 1829 ],
            "I3": [ 1825 ],
            "O": [ 1840 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 2198 ],
            "I2": [ 1924 ],
            "I3": [ 2199 ],
            "O": [ 2194 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 110 ],
            "I1": [ 111 ],
            "I2": [ 191 ],
            "I3": [ 1925 ],
            "O": [ 2198 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1872 ],
            "I3": [ 2200 ],
            "O": [ 2199 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 191 ],
            "I3": [ 1925 ],
            "O": [ 2200 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2176 ],
            "I2": [ 654 ],
            "I3": [ 2201 ],
            "O": [ 863 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2202 ],
            "I2": [ 2203 ],
            "I3": [ 557 ],
            "O": [ 2176 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2204 ],
            "I2": [ 2191 ],
            "I3": [ 659 ],
            "O": [ 2201 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 768 ],
            "I2": [ 2205 ],
            "I3": [ 572 ],
            "O": [ 2191 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 864 ],
            "Q": [ 2206 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1454 ],
            "I2": [ 116 ],
            "I3": [ 864 ],
            "O": [ 2207 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1454 ],
            "I2": [ 116 ],
            "I3": [ 864 ],
            "O": [ 2181 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 192 ],
            "I3": [ 2181 ],
            "O": [ 1515 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2208 ],
            "CO": [ 2192 ],
            "I0": [ 192 ],
            "I1": [ 2207 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 192 ],
            "I2": [ 2207 ],
            "I3": [ 2208 ],
            "O": [ 2209 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 101 ],
            "I2": [ 2209 ],
            "I3": [ 2210 ],
            "O": [ 2211 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 110 ],
            "I2": [ 192 ],
            "I3": [ 2211 ],
            "O": [ 2212 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2213 ],
            "I2": [ 2214 ],
            "I3": [ 2212 ],
            "O": [ 2215 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 1515 ],
            "I3": [ 2215 ],
            "O": [ 1463 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 69 ],
            "I2": [ 646 ],
            "I3": [ 1638 ],
            "O": [ 1461 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 166 ],
            "I2": [ 2216 ],
            "I3": [ 1639 ],
            "O": [ 1462 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 125 ],
            "I2": [ 1902 ],
            "I3": [ 629 ],
            "O": [ 2216 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 192 ],
            "I3": [ 2181 ],
            "O": [ 2213 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 192 ],
            "I3": [ 2181 ],
            "O": [ 2214 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2181 ],
            "I2": [ 192 ],
            "I3": [ 2217 ],
            "O": [ 2210 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2218 ],
            "CO": [ 2217 ],
            "I0": [ 2184 ],
            "I1": [ 194 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2188 ],
            "I2": [ 654 ],
            "I3": [ 2219 ],
            "O": [ 864 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2220 ],
            "I2": [ 2221 ],
            "I3": [ 659 ],
            "O": [ 2219 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2222 ],
            "I2": [ 2221 ],
            "I3": [ 566 ],
            "O": [ 2189 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2188 ],
            "I2": [ 527 ],
            "I3": [ 2189 ],
            "O": [ 192 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2223 ],
            "I2": [ 2224 ],
            "I3": [ 557 ],
            "O": [ 2188 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 772 ],
            "I2": [ 2225 ],
            "I3": [ 572 ],
            "O": [ 2221 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 865 ],
            "Q": [ 2226 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1452 ],
            "I2": [ 116 ],
            "I3": [ 865 ],
            "O": [ 2227 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1452 ],
            "I2": [ 116 ],
            "I3": [ 865 ],
            "O": [ 2184 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 194 ],
            "I3": [ 2184 ],
            "O": [ 1517 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 205 ],
            "I3": [ 2146 ],
            "O": [ 1516 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 529 ],
            "I3": [ 525 ],
            "O": [ 623 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2228 ],
            "CO": [ 2208 ],
            "I0": [ 194 ],
            "I1": [ 2227 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 194 ],
            "I2": [ 2227 ],
            "I3": [ 2228 ],
            "O": [ 2229 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 101 ],
            "I2": [ 2229 ],
            "I3": [ 2230 ],
            "O": [ 1664 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 110 ],
            "I3": [ 194 ],
            "O": [ 1661 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 194 ],
            "I3": [ 2184 ],
            "O": [ 1662 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 194 ],
            "I3": [ 2184 ],
            "O": [ 1663 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2184 ],
            "I2": [ 194 ],
            "I3": [ 2218 ],
            "O": [ 2230 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2231 ],
            "CO": [ 2218 ],
            "I0": [ 2232 ],
            "I1": [ 195 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2186 ],
            "I2": [ 654 ],
            "I3": [ 2233 ],
            "O": [ 865 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2234 ],
            "I2": [ 2235 ],
            "I3": [ 659 ],
            "O": [ 2233 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2236 ],
            "I2": [ 2235 ],
            "I3": [ 566 ],
            "O": [ 2187 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2186 ],
            "I2": [ 527 ],
            "I3": [ 2187 ],
            "O": [ 194 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2237 ],
            "I2": [ 2238 ],
            "I3": [ 557 ],
            "O": [ 2186 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 775 ],
            "I2": [ 2239 ],
            "I3": [ 572 ],
            "O": [ 2235 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 866 ],
            "Q": [ 2240 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1450 ],
            "I2": [ 116 ],
            "I3": [ 866 ],
            "O": [ 2241 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1450 ],
            "I2": [ 116 ],
            "I3": [ 866 ],
            "O": [ 2232 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 195 ],
            "I3": [ 2232 ],
            "O": [ 171 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 126 ],
            "I3": [ 125 ],
            "O": [ 1512 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2242 ],
            "CO": [ 2228 ],
            "I0": [ 195 ],
            "I1": [ 2241 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 195 ],
            "I2": [ 2241 ],
            "I3": [ 2242 ],
            "O": [ 2243 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 101 ],
            "I2": [ 2243 ],
            "I3": [ 2244 ],
            "O": [ 176 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 110 ],
            "I3": [ 195 ],
            "O": [ 173 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 195 ],
            "I3": [ 2232 ],
            "O": [ 174 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 195 ],
            "I3": [ 2232 ],
            "O": [ 175 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2232 ],
            "I2": [ 195 ],
            "I3": [ 2231 ],
            "O": [ 2244 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2245 ],
            "CO": [ 2231 ],
            "I0": [ 1459 ],
            "I1": [ 199 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2246 ],
            "I2": [ 654 ],
            "I3": [ 2247 ],
            "O": [ 866 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2248 ],
            "I2": [ 2249 ],
            "I3": [ 659 ],
            "O": [ 2247 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2250 ],
            "I2": [ 2249 ],
            "I3": [ 566 ],
            "O": [ 2251 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2246 ],
            "I2": [ 527 ],
            "I3": [ 2251 ],
            "O": [ 195 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2252 ],
            "I2": [ 2253 ],
            "I3": [ 557 ],
            "O": [ 2246 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 778 ],
            "I2": [ 2254 ],
            "I3": [ 572 ],
            "O": [ 2249 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 868 ],
            "Q": [ 2255 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1449 ],
            "I2": [ 116 ],
            "I3": [ 868 ],
            "O": [ 2256 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1449 ],
            "I2": [ 116 ],
            "I3": [ 868 ],
            "O": [ 1459 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2257 ],
            "CO": [ 2242 ],
            "I0": [ 199 ],
            "I1": [ 2256 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 199 ],
            "I2": [ 2256 ],
            "I3": [ 2257 ],
            "O": [ 2258 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 101 ],
            "I2": [ 2258 ],
            "I3": [ 2259 ],
            "O": [ 2260 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2261 ],
            "I1": [ 2262 ],
            "I2": [ 2263 ],
            "I3": [ 2260 ],
            "O": [ 1460 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 110 ],
            "I3": [ 199 ],
            "O": [ 2261 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 199 ],
            "I3": [ 1459 ],
            "O": [ 2262 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 199 ],
            "I3": [ 1459 ],
            "O": [ 2263 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1459 ],
            "I2": [ 199 ],
            "I3": [ 2245 ],
            "O": [ 2259 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2264 ],
            "CO": [ 2245 ],
            "I0": [ 1623 ],
            "I1": [ 200 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2265 ],
            "I2": [ 654 ],
            "I3": [ 2266 ],
            "O": [ 868 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2267 ],
            "I2": [ 2268 ],
            "I3": [ 659 ],
            "O": [ 2266 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2269 ],
            "I2": [ 2268 ],
            "I3": [ 566 ],
            "O": [ 2270 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2265 ],
            "I2": [ 527 ],
            "I3": [ 2270 ],
            "O": [ 199 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2271 ],
            "I2": [ 2272 ],
            "I3": [ 557 ],
            "O": [ 2265 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 784 ],
            "I2": [ 2273 ],
            "I3": [ 572 ],
            "O": [ 2268 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 869 ],
            "Q": [ 2274 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 116 ],
            "I2": [ 56 ],
            "I3": [ 869 ],
            "O": [ 2275 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 116 ],
            "I2": [ 56 ],
            "I3": [ 869 ],
            "O": [ 1623 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2276 ],
            "I2": [ 527 ],
            "I3": [ 2277 ],
            "O": [ 200 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2276 ],
            "I2": [ 527 ],
            "I3": [ 2277 ],
            "O": [ 2278 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2279 ],
            "CO": [ 2280 ],
            "I0": [ 1623 ],
            "I1": [ 2278 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2280 ],
            "CO": [ 2281 ],
            "I0": [ 1459 ],
            "I1": [ 2282 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2281 ],
            "CO": [ 2183 ],
            "I0": [ 2232 ],
            "I1": [ 2283 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2246 ],
            "I2": [ 527 ],
            "I3": [ 2251 ],
            "O": [ 2283 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2265 ],
            "I2": [ 527 ],
            "I3": [ 2270 ],
            "O": [ 2282 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2284 ],
            "I2": [ 2285 ],
            "I3": [ 566 ],
            "O": [ 2277 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2286 ],
            "CO": [ 2257 ],
            "I0": [ 200 ],
            "I1": [ 2275 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 200 ],
            "I2": [ 2275 ],
            "I3": [ 2286 ],
            "O": [ 2287 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 101 ],
            "I2": [ 2287 ],
            "I3": [ 2288 ],
            "O": [ 2289 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 110 ],
            "I2": [ 200 ],
            "I3": [ 2289 ],
            "O": [ 1734 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 200 ],
            "I3": [ 1623 ],
            "O": [ 1732 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 200 ],
            "I3": [ 1623 ],
            "O": [ 1733 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1623 ],
            "I2": [ 200 ],
            "I3": [ 2264 ],
            "O": [ 2288 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2290 ],
            "CO": [ 2264 ],
            "I0": [ 1770 ],
            "I1": [ 201 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2276 ],
            "I2": [ 654 ],
            "I3": [ 2291 ],
            "O": [ 869 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2292 ],
            "I2": [ 2293 ],
            "I3": [ 557 ],
            "O": [ 2276 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2294 ],
            "I2": [ 2285 ],
            "I3": [ 659 ],
            "O": [ 2291 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 787 ],
            "I2": [ 2295 ],
            "I3": [ 572 ],
            "O": [ 2285 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 870 ],
            "Q": [ 2296 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 116 ],
            "I2": [ 57 ],
            "I3": [ 870 ],
            "O": [ 2297 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 116 ],
            "I2": [ 57 ],
            "I3": [ 870 ],
            "O": [ 1770 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 551 ],
            "I1": [ 552 ],
            "I2": [ 553 ],
            "I3": [ 554 ],
            "O": [ 112 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 551 ],
            "I2": [ 552 ],
            "I3": [ 1507 ],
            "O": [ 113 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 551 ],
            "I2": [ 552 ],
            "I3": [ 1507 ],
            "O": [ 69 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 553 ],
            "I3": [ 554 ],
            "O": [ 1507 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2298 ],
            "I2": [ 527 ],
            "I3": [ 2299 ],
            "O": [ 201 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2298 ],
            "I2": [ 527 ],
            "I3": [ 2299 ],
            "O": [ 2300 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2301 ],
            "CO": [ 2279 ],
            "I0": [ 1770 ],
            "I1": [ 2300 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2302 ],
            "I2": [ 728 ],
            "I3": [ 566 ],
            "O": [ 2299 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2303 ],
            "CO": [ 2286 ],
            "I0": [ 201 ],
            "I1": [ 2297 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 201 ],
            "I2": [ 2297 ],
            "I3": [ 2303 ],
            "O": [ 2304 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 101 ],
            "I2": [ 2304 ],
            "I3": [ 2305 ],
            "O": [ 1771 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1770 ],
            "I2": [ 201 ],
            "I3": [ 2290 ],
            "O": [ 2305 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 551 ],
            "I1": [ 552 ],
            "I2": [ 553 ],
            "I3": [ 554 ],
            "O": [ 95 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 553 ],
            "I2": [ 554 ],
            "I3": [ 594 ],
            "O": [ 101 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 553 ],
            "I2": [ 554 ],
            "I3": [ 594 ],
            "O": [ 166 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 551 ],
            "I3": [ 552 ],
            "O": [ 594 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2306 ],
            "CO": [ 2290 ],
            "I0": [ 1926 ],
            "I1": [ 202 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2298 ],
            "I2": [ 654 ],
            "I3": [ 2307 ],
            "O": [ 870 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1199 ],
            "Q": [ 2308 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 871 ],
            "Q": [ 2309 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 116 ],
            "I2": [ 63 ],
            "I3": [ 871 ],
            "O": [ 2310 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 116 ],
            "I2": [ 63 ],
            "I3": [ 871 ],
            "O": [ 1926 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2311 ],
            "I2": [ 527 ],
            "I3": [ 2312 ],
            "O": [ 202 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2311 ],
            "I2": [ 527 ],
            "I3": [ 2312 ],
            "O": [ 2313 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 702 ],
            "CO": [ 2301 ],
            "I0": [ 1926 ],
            "I1": [ 2313 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2314 ],
            "I2": [ 2315 ],
            "I3": [ 566 ],
            "O": [ 2312 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 705 ],
            "CO": [ 2303 ],
            "I0": [ 202 ],
            "I1": [ 2310 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 202 ],
            "I2": [ 2310 ],
            "I3": [ 705 ],
            "O": [ 2316 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 101 ],
            "I2": [ 2316 ],
            "I3": [ 2317 ],
            "O": [ 2318 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 110 ],
            "I2": [ 202 ],
            "I3": [ 2318 ],
            "O": [ 2319 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2320 ],
            "I2": [ 2321 ],
            "I3": [ 2319 ],
            "O": [ 74 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 202 ],
            "I3": [ 1926 ],
            "O": [ 2320 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 111 ],
            "I2": [ 202 ],
            "I3": [ 1926 ],
            "O": [ 2321 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1926 ],
            "I2": [ 202 ],
            "I3": [ 2306 ],
            "O": [ 2317 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 719 ],
            "CO": [ 2306 ],
            "I0": [ 697 ],
            "I1": [ 700 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2311 ],
            "I2": [ 654 ],
            "I3": [ 2322 ],
            "O": [ 871 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2323 ],
            "I2": [ 2324 ],
            "I3": [ 557 ],
            "O": [ 2311 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2325 ],
            "I2": [ 2315 ],
            "I3": [ 659 ],
            "O": [ 2322 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 792 ],
            "I2": [ 2326 ],
            "I3": [ 572 ],
            "O": [ 2315 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_41": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 521 ],
            "Q": [ 2327 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_42": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 523 ],
            "Q": [ 2328 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_43": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 662 ],
            "Q": [ 2329 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_44": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 689 ],
            "Q": [ 2330 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_45": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 692 ],
            "Q": [ 2331 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_46": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 693 ],
            "Q": [ 2332 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_47": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 694 ],
            "Q": [ 2333 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_48": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 695 ],
            "Q": [ 2334 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_49": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2335 ],
            "Q": [ 1618 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1175 ],
            "Q": [ 2336 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_50": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2337 ],
            "Q": [ 1646 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_51": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2338 ],
            "Q": [ 1680 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2339 ],
            "Q": [ 1696 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2339 ],
            "I3": [ 2338 ],
            "O": [ 2340 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2337 ],
            "I1": [ 2340 ],
            "I2": [ 2341 ],
            "I3": [ 2335 ],
            "O": [ 730 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2342 ],
            "I3": [ 2343 ],
            "O": [ 729 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2344 ],
            "I2": [ 2345 ],
            "I3": [ 2346 ],
            "O": [ 731 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2005 ],
            "I1": [ 2007 ],
            "I2": [ 2008 ],
            "I3": [ 2010 ],
            "O": [ 2344 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 11 ],
            "I1": [ 1451 ],
            "I2": [ 1453 ],
            "I3": [ 1455 ],
            "O": [ 2345 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2347 ],
            "I2": [ 2348 ],
            "I3": [ 2349 ],
            "O": [ 2346 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 30 ],
            "I1": [ 16 ],
            "I2": [ 27 ],
            "I3": [ 24 ],
            "O": [ 732 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 76 ],
            "I1": [ 81 ],
            "I2": [ 86 ],
            "I3": [ 91 ],
            "O": [ 2342 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 55 ],
            "I1": [ 64 ],
            "I2": [ 58 ],
            "I3": [ 14 ],
            "O": [ 2343 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101110001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1620 ],
            "I1": [ 21 ],
            "I2": [ 1605 ],
            "I3": [ 1606 ],
            "O": [ 2337 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2350 ],
            "I1": [ 2351 ],
            "I2": [ 2352 ],
            "I3": [ 2353 ],
            "O": [ 2341 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1191 ],
            "I2": [ 21 ],
            "I3": [ 44 ],
            "O": [ 2335 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101110001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1683 ],
            "I1": [ 21 ],
            "I2": [ 1601 ],
            "I3": [ 1602 ],
            "O": [ 2339 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101110001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1648 ],
            "I1": [ 21 ],
            "I2": [ 1603 ],
            "I3": [ 1604 ],
            "O": [ 2338 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_53": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2352 ],
            "Q": [ 1716 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_54": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2351 ],
            "Q": [ 1748 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_55": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2350 ],
            "Q": [ 1785 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_56": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2353 ],
            "Q": [ 1813 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_57": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2349 ],
            "Q": [ 1879 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_58": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2347 ],
            "Q": [ 1916 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_59": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2348 ],
            "Q": [ 1951 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1201 ],
            "Q": [ 2354 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_60": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2008 ],
            "Q": [ 1979 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_61": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2005 ],
            "Q": [ 2025 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_62": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2010 ],
            "Q": [ 2058 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_63": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2007 ],
            "Q": [ 2142 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_64": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 25 ],
            "Q": [ 2172 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 26 ],
            "Q": [ 2205 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2144 ],
            "I2": [ 21 ],
            "I3": [ 2355 ],
            "O": [ 25 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2174 ],
            "I2": [ 21 ],
            "I3": [ 36 ],
            "O": [ 26 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 2356 ],
            "I3": [ 2357 ],
            "O": [ 36 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2355 ],
            "I3": [ 2358 ],
            "O": [ 38 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1925 ],
            "I2": [ 191 ],
            "I3": [ 2359 ],
            "O": [ 2356 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 2193 ],
            "I2": [ 2195 ],
            "I3": [ 2197 ],
            "O": [ 2357 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2217 ],
            "CO": [ 2359 ],
            "I0": [ 2181 ],
            "I1": [ 192 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1787 ],
            "I2": [ 21 ],
            "I3": [ 2358 ],
            "O": [ 2353 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011100010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1750 ],
            "I1": [ 21 ],
            "I2": [ 1595 ],
            "I3": [ 1596 ],
            "O": [ 2350 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101110001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1718 ],
            "I1": [ 21 ],
            "I2": [ 1597 ],
            "I3": [ 1598 ],
            "O": [ 2351 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101110001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1698 ],
            "I1": [ 21 ],
            "I2": [ 1599 ],
            "I3": [ 1600 ],
            "O": [ 2352 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 2360 ],
            "I3": [ 2361 ],
            "O": [ 2355 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 2362 ],
            "I3": [ 2363 ],
            "O": [ 2358 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1485 ],
            "I2": [ 207 ],
            "I3": [ 2364 ],
            "O": [ 2362 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 1794 ],
            "I2": [ 1792 ],
            "I3": [ 1797 ],
            "O": [ 2363 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2364 ],
            "CO": [ 2365 ],
            "I0": [ 1485 ],
            "I1": [ 207 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2365 ],
            "CO": [ 1689 ],
            "I0": [ 1482 ],
            "I1": [ 206 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 1482 ],
            "I2": [ 206 ],
            "I3": [ 2365 ],
            "O": [ 1595 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001000101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 95 ],
            "I1": [ 645 ],
            "I2": [ 579 ],
            "I3": [ 1689 ],
            "O": [ 1598 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 1756 ],
            "I2": [ 1754 ],
            "I3": [ 1759 ],
            "O": [ 1596 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 1723 ],
            "I2": [ 1726 ],
            "I3": [ 1721 ],
            "O": [ 1597 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2366 ],
            "CO": [ 2364 ],
            "I0": [ 250 ],
            "I1": [ 208 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2367 ],
            "CO": [ 2366 ],
            "I0": [ 1883 ],
            "I1": [ 209 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1995 ],
            "CO": [ 2367 ],
            "I0": [ 1920 ],
            "I1": [ 210 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1883 ],
            "I2": [ 209 ],
            "I3": [ 2367 ],
            "O": [ 2368 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 1888 ],
            "I2": [ 1885 ],
            "I3": [ 1890 ],
            "O": [ 2369 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 250 ],
            "I2": [ 208 ],
            "I3": [ 2366 ],
            "O": [ 2370 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 2370 ],
            "I3": [ 2371 ],
            "O": [ 1466 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1881 ],
            "I2": [ 21 ],
            "I3": [ 1464 ],
            "O": [ 2347 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1918 ],
            "I2": [ 21 ],
            "I3": [ 1465 ],
            "O": [ 2348 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1815 ],
            "I2": [ 21 ],
            "I3": [ 1466 ],
            "O": [ 2349 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 2368 ],
            "I3": [ 2369 ],
            "O": [ 1464 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 1996 ],
            "I3": [ 1997 ],
            "O": [ 1465 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 1821 ],
            "I2": [ 1818 ],
            "I3": [ 1823 ],
            "O": [ 2371 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2146 ],
            "I2": [ 205 ],
            "I3": [ 2372 ],
            "O": [ 2360 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 2154 ],
            "I2": [ 2157 ],
            "I3": [ 2159 ],
            "O": [ 2361 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2372 ],
            "CO": [ 2002 ],
            "I0": [ 2146 ],
            "I1": [ 205 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1923 ],
            "I2": [ 204 ],
            "I3": [ 2002 ],
            "O": [ 2373 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 95 ],
            "I2": [ 2373 ],
            "I3": [ 2374 ],
            "O": [ 1443 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 59 ],
            "I1": [ 2083 ],
            "I2": [ 2078 ],
            "I3": [ 2087 ],
            "O": [ 2374 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2359 ],
            "CO": [ 2372 ],
            "I0": [ 1925 ],
            "I1": [ 191 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_66": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1455 ],
            "Q": [ 2225 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_67": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1453 ],
            "Q": [ 2239 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_68": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1451 ],
            "Q": [ 2254 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_69": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 11 ],
            "Q": [ 2273 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1207 ],
            "Q": [ 2375 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_70": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 14 ],
            "Q": [ 2295 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_71": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 58 ],
            "Q": [ 727 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_72": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 64 ],
            "Q": [ 2326 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_73": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 55 ],
            "Q": [ 725 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_74": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 76 ],
            "Q": [ 661 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_75": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 81 ],
            "Q": [ 688 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_76": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 86 ],
            "Q": [ 610 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_77": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 91 ],
            "Q": [ 602 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_78": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 30 ],
            "Q": [ 587 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_79": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 16 ],
            "Q": [ 571 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1208 ],
            "Q": [ 2376 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_80": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 18 ],
            "Q": [ 2377 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_81": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2378 ],
            "Q": [ 1411 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_81_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2379 ],
            "I2": [ 1191 ],
            "I3": [ 2380 ],
            "O": [ 2378 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_81_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1413 ],
            "I2": [ 1418 ],
            "I3": [ 145 ],
            "O": [ 2379 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_81_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2381 ],
            "CO": [ 2380 ],
            "I0": [ 2382 ],
            "I1": [ 1620 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_82": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2383 ],
            "Q": [ 1276 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_82_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2382 ],
            "I2": [ 1620 ],
            "I3": [ 2381 ],
            "O": [ 2383 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_82_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1278 ],
            "I2": [ 1418 ],
            "I3": [ 560 ],
            "O": [ 2382 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_82_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2384 ],
            "CO": [ 2381 ],
            "I0": [ 2385 ],
            "I1": [ 1648 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_83": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2386 ],
            "Q": [ 1345 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_83_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2385 ],
            "I2": [ 1648 ],
            "I3": [ 2384 ],
            "O": [ 2386 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_83_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1347 ],
            "I2": [ 1418 ],
            "I3": [ 247 ],
            "O": [ 2385 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_83_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2387 ],
            "CO": [ 2384 ],
            "I0": [ 2388 ],
            "I1": [ 1683 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_84": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2389 ],
            "Q": [ 1371 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_84_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2388 ],
            "I2": [ 1683 ],
            "I3": [ 2387 ],
            "O": [ 2389 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_84_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1373 ],
            "I2": [ 1418 ],
            "I3": [ 577 ],
            "O": [ 2388 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_84_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2390 ],
            "CO": [ 2387 ],
            "I0": [ 2391 ],
            "I1": [ 1698 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_85": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2392 ],
            "Q": [ 1377 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_85_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2391 ],
            "I2": [ 1698 ],
            "I3": [ 2390 ],
            "O": [ 2392 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_85_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1379 ],
            "I2": [ 1418 ],
            "I3": [ 578 ],
            "O": [ 2391 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_85_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2393 ],
            "CO": [ 2390 ],
            "I0": [ 2394 ],
            "I1": [ 1718 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_86": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2395 ],
            "Q": [ 1383 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_86_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2394 ],
            "I2": [ 1718 ],
            "I3": [ 2393 ],
            "O": [ 2395 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_86_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1385 ],
            "I2": [ 1418 ],
            "I3": [ 579 ],
            "O": [ 2394 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_86_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2396 ],
            "CO": [ 2393 ],
            "I0": [ 2397 ],
            "I1": [ 1750 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_87": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2398 ],
            "Q": [ 1389 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_87_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2397 ],
            "I2": [ 1750 ],
            "I3": [ 2396 ],
            "O": [ 2398 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_87_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1391 ],
            "I2": [ 1418 ],
            "I3": [ 206 ],
            "O": [ 2397 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_87_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2399 ],
            "CO": [ 2396 ],
            "I0": [ 2400 ],
            "I1": [ 1787 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_88": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2401 ],
            "Q": [ 1395 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_88_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2400 ],
            "I2": [ 1787 ],
            "I3": [ 2399 ],
            "O": [ 2401 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_88_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1397 ],
            "I2": [ 1418 ],
            "I3": [ 207 ],
            "O": [ 2400 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_88_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2402 ],
            "CO": [ 2399 ],
            "I0": [ 2403 ],
            "I1": [ 1815 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_89": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2404 ],
            "Q": [ 1401 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_89_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2403 ],
            "I2": [ 1815 ],
            "I3": [ 2402 ],
            "O": [ 2404 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_89_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1403 ],
            "I2": [ 1418 ],
            "I3": [ 208 ],
            "O": [ 2403 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_89_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2405 ],
            "CO": [ 2402 ],
            "I0": [ 2406 ],
            "I1": [ 1881 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1179 ],
            "Q": [ 2407 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_90": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2408 ],
            "Q": [ 1407 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_90_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2406 ],
            "I2": [ 1881 ],
            "I3": [ 2405 ],
            "O": [ 2408 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_90_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1409 ],
            "I2": [ 1418 ],
            "I3": [ 209 ],
            "O": [ 2406 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_90_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2409 ],
            "CO": [ 2405 ],
            "I0": [ 2410 ],
            "I1": [ 1918 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_91": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2411 ],
            "Q": [ 1217 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_91_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2410 ],
            "I2": [ 1918 ],
            "I3": [ 2409 ],
            "O": [ 2411 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_91_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1219 ],
            "I2": [ 1418 ],
            "I3": [ 210 ],
            "O": [ 2410 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_91_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2412 ],
            "CO": [ 2409 ],
            "I0": [ 2413 ],
            "I1": [ 1953 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_92": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2414 ],
            "Q": [ 1224 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_92_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2413 ],
            "I2": [ 1953 ],
            "I3": [ 2412 ],
            "O": [ 2414 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_92_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1226 ],
            "I2": [ 1418 ],
            "I3": [ 211 ],
            "O": [ 2413 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_92_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2415 ],
            "CO": [ 2412 ],
            "I0": [ 2416 ],
            "I1": [ 1981 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_93": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2417 ],
            "Q": [ 1230 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_93_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2416 ],
            "I2": [ 1981 ],
            "I3": [ 2415 ],
            "O": [ 2417 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_93_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1232 ],
            "I2": [ 1418 ],
            "I3": [ 212 ],
            "O": [ 2416 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_93_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2418 ],
            "CO": [ 2415 ],
            "I0": [ 2419 ],
            "I1": [ 2009 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_94": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2420 ],
            "Q": [ 1236 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_94_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2419 ],
            "I2": [ 2009 ],
            "I3": [ 2418 ],
            "O": [ 2420 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_94_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1238 ],
            "I2": [ 1418 ],
            "I3": [ 213 ],
            "O": [ 2419 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_94_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2421 ],
            "CO": [ 2418 ],
            "I0": [ 2422 ],
            "I1": [ 2006 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_95": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2423 ],
            "Q": [ 1242 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_95_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2422 ],
            "I2": [ 2006 ],
            "I3": [ 2421 ],
            "O": [ 2423 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_95_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1244 ],
            "I2": [ 1418 ],
            "I3": [ 204 ],
            "O": [ 2422 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_95_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2424 ],
            "CO": [ 2421 ],
            "I0": [ 2425 ],
            "I1": [ 2144 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_96": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2426 ],
            "Q": [ 1248 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_96_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2425 ],
            "I2": [ 2144 ],
            "I3": [ 2424 ],
            "O": [ 2426 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_96_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1250 ],
            "I2": [ 1418 ],
            "I3": [ 205 ],
            "O": [ 2425 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_96_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2427 ],
            "CO": [ 2424 ],
            "I0": [ 2428 ],
            "I1": [ 2174 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_97": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2429 ],
            "Q": [ 1254 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_97_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2428 ],
            "I2": [ 2174 ],
            "I3": [ 2427 ],
            "O": [ 2429 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_97_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1256 ],
            "I2": [ 1418 ],
            "I3": [ 191 ],
            "O": [ 2428 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_97_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2430 ],
            "CO": [ 2427 ],
            "I0": [ 2431 ],
            "I1": [ 1454 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_98": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2432 ],
            "Q": [ 1260 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_98_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2431 ],
            "I2": [ 1454 ],
            "I3": [ 2430 ],
            "O": [ 2432 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_98_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1262 ],
            "I2": [ 1418 ],
            "I3": [ 192 ],
            "O": [ 2431 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_98_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2433 ],
            "CO": [ 2430 ],
            "I0": [ 2434 ],
            "I1": [ 1452 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_99": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2435 ],
            "Q": [ 1266 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_99_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2434 ],
            "I2": [ 1452 ],
            "I3": [ 2433 ],
            "O": [ 2435 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_99_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1268 ],
            "I2": [ 1418 ],
            "I3": [ 194 ],
            "O": [ 2434 ]
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_99_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1541 ],
            "CO": [ 2433 ],
            "I0": [ 1540 ],
            "I1": [ 1450 ]
          }
        },
        "processor.forwarding_unit.MEM_CSRR_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2436 ],
            "Q": [ 1174 ],
            "R": [ 736 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:118.2-120.5|./verilog/cpu.v:363.9-367.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2437 ],
            "Q": [ 2438 ],
            "R": [ 736 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2438 ],
            "I1": [ 2439 ],
            "I2": [ 2440 ],
            "I3": [ 2441 ],
            "O": [ 2442 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2443 ],
            "I1": [ 2444 ],
            "I2": [ 2442 ],
            "I3": [ 2445 ],
            "O": [ 568 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 568 ],
            "I3": [ 569 ],
            "O": [ 659 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 825 ],
            "I2": [ 2377 ],
            "I3": [ 572 ],
            "O": [ 2446 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2447 ],
            "I1": [ 2448 ],
            "I2": [ 2449 ],
            "I3": [ 2450 ],
            "O": [ 569 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010010100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2354 ],
            "I1": [ 1571 ],
            "I2": [ 1201 ],
            "I3": [ 1204 ],
            "O": [ 2447 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1681 ],
            "I1": [ 2026 ],
            "I2": [ 1192 ],
            "I3": [ 1195 ],
            "O": [ 2448 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2308 ],
            "I1": [ 1199 ],
            "I2": [ 2451 ],
            "I3": [ 2452 ],
            "O": [ 2449 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1537 ],
            "I3": [ 1203 ],
            "O": [ 2451 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1571 ],
            "I3": [ 1204 ],
            "O": [ 2452 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2453 ],
            "I1": [ 2454 ],
            "I2": [ 2455 ],
            "I3": [ 2456 ],
            "O": [ 2450 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1536 ],
            "I1": [ 2407 ],
            "I2": [ 1191 ],
            "I3": [ 1179 ],
            "O": [ 2453 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1537 ],
            "I2": [ 1174 ],
            "I3": [ 1203 ],
            "O": [ 2454 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2336 ],
            "I1": [ 1538 ],
            "I2": [ 1175 ],
            "I3": [ 1185 ],
            "O": [ 2455 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2375 ],
            "I1": [ 2376 ],
            "I2": [ 1207 ],
            "I3": [ 1208 ],
            "O": [ 2456 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010011110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1581 ],
            "I1": [ 1583 ],
            "I2": [ 2457 ],
            "I3": [ 2458 ],
            "O": [ 2443 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010010100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1579 ],
            "I1": [ 1587 ],
            "I2": [ 2459 ],
            "I3": [ 2460 ],
            "O": [ 2444 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1585 ],
            "I2": [ 2461 ],
            "I3": [ 2462 ],
            "O": [ 2445 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010111100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1581 ],
            "I1": [ 1587 ],
            "I2": [ 2457 ],
            "I3": [ 2460 ],
            "O": [ 2462 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2438 ],
            "I2": [ 2439 ],
            "I3": [ 2440 ],
            "O": [ 2463 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1585 ],
            "I3": [ 1587 ],
            "O": [ 2439 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1579 ],
            "I2": [ 1581 ],
            "I3": [ 1583 ],
            "O": [ 2440 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1583 ],
            "I3": [ 2458 ],
            "O": [ 2441 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_O_SB_DFF_D": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2463 ],
            "Q": [ 2464 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2464 ],
            "O": [ 2465 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2463 ],
            "I3": [ 2466 ],
            "O": [ 566 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1583 ],
            "I1": [ 2467 ],
            "I2": [ 2468 ],
            "I3": [ 2469 ],
            "O": [ 2466 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1581 ],
            "I1": [ 1587 ],
            "I2": [ 2470 ],
            "I3": [ 2471 ],
            "O": [ 2468 ]
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1579 ],
            "I1": [ 1585 ],
            "I2": [ 2472 ],
            "I3": [ 2473 ],
            "O": [ 2469 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2438 ],
            "Q": [ 2474 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2474 ],
            "I2": [ 2473 ],
            "I3": [ 2475 ],
            "O": [ 2476 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2474 ],
            "I2": [ 2459 ],
            "I3": [ 2477 ],
            "O": [ 2478 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2478 ],
            "I2": [ 2479 ],
            "I3": [ 2480 ],
            "O": [ 2481 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2482 ],
            "I2": [ 2483 ],
            "I3": [ 2481 ],
            "O": [ 548 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2484 ],
            "I1": [ 2446 ],
            "I2": [ 568 ],
            "I3": [ 569 ],
            "O": [ 550 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2485 ],
            "I2": [ 2486 ],
            "I3": [ 2487 ],
            "O": [ 547 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1536 ],
            "I1": [ 1537 ],
            "I2": [ 1193 ],
            "I3": [ 1205 ],
            "O": [ 2485 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2375 ],
            "I1": [ 1538 ],
            "I2": [ 1209 ],
            "I3": [ 932 ],
            "O": [ 2486 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2488 ],
            "I1": [ 2489 ],
            "I2": [ 2490 ],
            "I3": [ 2491 ],
            "O": [ 2487 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1681 ],
            "I1": [ 2376 ],
            "I2": [ 1194 ],
            "I3": [ 931 ],
            "O": [ 2488 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2026 ],
            "I1": [ 2407 ],
            "I2": [ 1196 ],
            "I3": [ 1180 ],
            "O": [ 2489 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2354 ],
            "I1": [ 1571 ],
            "I2": [ 1202 ],
            "I3": [ 1206 ],
            "O": [ 2490 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2308 ],
            "I1": [ 2336 ],
            "I2": [ 1200 ],
            "I3": [ 1176 ],
            "O": [ 2491 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1188 ],
            "I1": [ 1190 ],
            "I2": [ 1198 ],
            "I3": [ 1184 ],
            "O": [ 549 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2475 ],
            "I2": [ 2492 ],
            "I3": [ 2493 ],
            "O": [ 2482 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1579 ],
            "I1": [ 2477 ],
            "I2": [ 2494 ],
            "I3": [ 2495 ],
            "O": [ 2483 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1581 ],
            "I1": [ 1585 ],
            "I2": [ 2496 ],
            "I3": [ 2475 ],
            "O": [ 2494 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1583 ],
            "I1": [ 1587 ],
            "I2": [ 2497 ],
            "I3": [ 2492 ],
            "O": [ 2495 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2477 ],
            "I2": [ 2496 ],
            "I3": [ 2497 ],
            "O": [ 2493 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2457 ],
            "I1": [ 2458 ],
            "I2": [ 2496 ],
            "I3": [ 2497 ],
            "O": [ 2479 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2461 ],
            "I1": [ 2460 ],
            "I2": [ 2475 ],
            "I3": [ 2492 ],
            "O": [ 2480 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2476 ],
            "I2": [ 2498 ],
            "I3": [ 2499 ],
            "O": [ 2500 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2482 ],
            "I2": [ 2483 ],
            "I3": [ 2500 ],
            "O": [ 527 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2501 ],
            "I2": [ 2446 ],
            "I3": [ 566 ],
            "O": [ 546 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2472 ],
            "I1": [ 2471 ],
            "I2": [ 2477 ],
            "I3": [ 2492 ],
            "O": [ 2498 ]
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2470 ],
            "I1": [ 2467 ],
            "I2": [ 2496 ],
            "I3": [ 2497 ],
            "O": [ 2499 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2502 ],
            "Q": [ 1434 ],
            "R": [ 2503 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2504 ],
            "Q": [ 1433 ],
            "R": [ 2503 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2505 ],
            "Q": [ 1527 ],
            "R": [ 1370 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1419 ],
            "I2": [ 1366 ],
            "I3": [ 1421 ],
            "O": [ 2505 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2506 ],
            "Q": [ 2459 ],
            "R": [ 2507 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2508 ],
            "Q": [ 2457 ],
            "R": [ 2507 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2509 ],
            "Q": [ 2458 ],
            "R": [ 2507 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2510 ],
            "Q": [ 2461 ],
            "R": [ 2507 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2511 ],
            "Q": [ 2460 ],
            "R": [ 2507 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2512 ],
            "Q": [ 2472 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2514 ],
            "Q": [ 2470 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2515 ],
            "Q": [ 2467 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2516 ],
            "Q": [ 2473 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2517 ],
            "I1": [ 2518 ],
            "I2": [ 2519 ],
            "I3": [ 2520 ],
            "O": [ 2504 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2521 ],
            "Q": [ 1429 ],
            "R": [ 2503 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2522 ],
            "Q": [ 2471 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2523 ],
            "Q": [ 1615 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2524 ],
            "I2": [ 2525 ],
            "I3": [ 2526 ],
            "O": [ 2523 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2527 ],
            "Q": [ 1643 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2528 ],
            "I2": [ 2525 ],
            "I3": [ 2529 ],
            "O": [ 2527 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2530 ],
            "Q": [ 1677 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2531 ],
            "I2": [ 2525 ],
            "I3": [ 2532 ],
            "O": [ 2530 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2533 ],
            "Q": [ 1693 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2534 ],
            "I2": [ 2525 ],
            "I3": [ 2535 ],
            "O": [ 2533 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2536 ],
            "Q": [ 1713 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2537 ],
            "I2": [ 2525 ],
            "I3": [ 2538 ],
            "O": [ 2536 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2539 ],
            "Q": [ 1745 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2540 ],
            "I2": [ 2525 ],
            "I3": [ 2541 ],
            "O": [ 2539 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2542 ],
            "Q": [ 1782 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2543 ],
            "I2": [ 2525 ],
            "I3": [ 2544 ],
            "O": [ 2542 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2545 ],
            "Q": [ 1810 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2546 ],
            "I2": [ 2525 ],
            "I3": [ 2547 ],
            "O": [ 2545 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2548 ],
            "Q": [ 1876 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2549 ],
            "I2": [ 2525 ],
            "I3": [ 2550 ],
            "O": [ 2548 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2517 ],
            "I2": [ 2551 ],
            "I3": [ 2520 ],
            "O": [ 2521 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2552 ],
            "Q": [ 849 ],
            "R": [ 2553 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2554 ],
            "Q": [ 1912 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2555 ],
            "I2": [ 2525 ],
            "I3": [ 2556 ],
            "O": [ 2554 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2557 ],
            "I2": [ 2558 ],
            "I3": [ 2559 ],
            "O": [ 2556 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2560 ],
            "Q": [ 1947 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2561 ],
            "I2": [ 2525 ],
            "I3": [ 2562 ],
            "O": [ 2560 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_31_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2563 ],
            "I2": [ 2558 ],
            "I3": [ 2564 ],
            "O": [ 2562 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_32": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2565 ],
            "Q": [ 1975 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_32_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2566 ],
            "I2": [ 2525 ],
            "I3": [ 2567 ],
            "O": [ 2565 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_32_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2568 ],
            "I2": [ 2558 ],
            "I3": [ 2569 ],
            "O": [ 2567 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_33": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2570 ],
            "Q": [ 2021 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_33_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2571 ],
            "I2": [ 2525 ],
            "I3": [ 2572 ],
            "O": [ 2570 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_33_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2573 ],
            "I2": [ 2558 ],
            "I3": [ 2574 ],
            "O": [ 2572 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_34": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2575 ],
            "Q": [ 2054 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_34_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2576 ],
            "I2": [ 2525 ],
            "I3": [ 2577 ],
            "O": [ 2575 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_34_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2578 ],
            "I2": [ 2558 ],
            "I3": [ 2579 ],
            "O": [ 2577 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_35": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2580 ],
            "Q": [ 2075 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_35_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2581 ],
            "I2": [ 2525 ],
            "I3": [ 2582 ],
            "O": [ 2580 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_35_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2583 ],
            "I2": [ 2558 ],
            "I3": [ 2584 ],
            "O": [ 2582 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_36": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2585 ],
            "Q": [ 2151 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_36_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2586 ],
            "I2": [ 2525 ],
            "I3": [ 2587 ],
            "O": [ 2585 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_36_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2588 ],
            "I2": [ 2558 ],
            "I3": [ 2589 ],
            "O": [ 2587 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_37": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2590 ],
            "Q": [ 2190 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_37_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2591 ],
            "I2": [ 2525 ],
            "I3": [ 2592 ],
            "O": [ 2590 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_38": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2593 ],
            "Q": [ 2222 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_38_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2594 ],
            "I2": [ 2525 ],
            "I3": [ 2595 ],
            "O": [ 2593 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_39": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2596 ],
            "Q": [ 2236 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_39_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2597 ],
            "I2": [ 2525 ],
            "I3": [ 2598 ],
            "O": [ 2596 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2518 ],
            "I3": [ 2519 ],
            "O": [ 2552 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2599 ],
            "Q": [ 879 ],
            "R": [ 2553 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_40": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2600 ],
            "Q": [ 2250 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_40_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2601 ],
            "I2": [ 2525 ],
            "I3": [ 2602 ],
            "O": [ 2600 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_41": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2603 ],
            "Q": [ 2269 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_41_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2604 ],
            "I2": [ 2525 ],
            "I3": [ 2605 ],
            "O": [ 2603 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_42": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2606 ],
            "Q": [ 2284 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_42_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2607 ],
            "I2": [ 2525 ],
            "I3": [ 2608 ],
            "O": [ 2606 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_43": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2609 ],
            "Q": [ 2302 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_43_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2610 ],
            "I2": [ 2525 ],
            "I3": [ 2611 ],
            "O": [ 2609 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_44": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2612 ],
            "Q": [ 2314 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_44_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 2525 ],
            "I3": [ 2614 ],
            "O": [ 2612 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_45": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2615 ],
            "Q": [ 703 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_45_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2616 ],
            "I2": [ 2525 ],
            "I3": [ 2617 ],
            "O": [ 2615 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_46": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2618 ],
            "Q": [ 613 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_46_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2619 ],
            "I2": [ 2525 ],
            "I3": [ 2620 ],
            "O": [ 2618 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2621 ],
            "Q": [ 684 ],
            "R": [ 2513 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2622 ],
            "I2": [ 2525 ],
            "I3": [ 2623 ],
            "O": [ 2621 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2599 ],
            "I2": [ 2624 ],
            "I3": [ 2625 ],
            "O": [ 2626 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2518 ],
            "I3": [ 2519 ],
            "O": [ 2599 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2518 ],
            "I3": [ 2519 ],
            "O": [ 2553 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2627 ],
            "Q": [ 1424 ],
            "R": [ 1370 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1422 ],
            "I1": [ 1364 ],
            "I2": [ 1419 ],
            "I3": [ 1420 ],
            "O": [ 2627 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2628 ],
            "Q": [ 737 ],
            "R": [ 1370 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1364 ],
            "I1": [ 1419 ],
            "I2": [ 1365 ],
            "I3": [ 2629 ],
            "O": [ 2628 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2630 ],
            "Q": [ 735 ],
            "R": [ 1370 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2631 ],
            "I3": [ 2630 ],
            "O": [ 2632 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_I3_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1422 ],
            "I2": [ 1419 ],
            "I3": [ 2631 ],
            "O": [ 2633 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_I3_I2_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1419 ],
            "I2": [ 1421 ],
            "I3": [ 2631 ],
            "O": [ 2520 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2518 ],
            "I3": [ 2519 ],
            "O": [ 2551 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1365 ],
            "I2": [ 1366 ],
            "I3": [ 2629 ],
            "O": [ 2631 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2517 ],
            "I3": [ 2632 ],
            "O": [ 2625 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2517 ],
            "I2": [ 2551 ],
            "I3": [ 2633 ],
            "O": [ 2634 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2635 ],
            "I3": [ 2636 ],
            "O": [ 2637 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1422 ],
            "I1": [ 1364 ],
            "I2": [ 1419 ],
            "I3": [ 2631 ],
            "O": [ 2624 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1422 ],
            "I2": [ 1364 ],
            "I3": [ 1419 ],
            "O": [ 2630 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2507 ],
            "Q": [ 2436 ],
            "R": [ 1370 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1422 ],
            "I3": [ 1419 ],
            "O": [ 2507 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2638 ],
            "Q": [ 2437 ],
            "R": [ 1370 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1364 ],
            "I1": [ 1419 ],
            "I2": [ 1366 ],
            "I3": [ 2629 ],
            "O": [ 2638 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2517 ],
            "I1": [ 2518 ],
            "I2": [ 2519 ],
            "I3": [ 2520 ],
            "O": [ 2502 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2639 ],
            "Q": [ 554 ],
            "S": [ 2503 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2640 ],
            "Q": [ 553 ],
            "S": [ 2503 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2641 ],
            "I1": [ 2633 ],
            "I2": [ 2642 ],
            "I3": [ 2643 ],
            "O": [ 2640 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2644 ],
            "Q": [ 552 ],
            "S": [ 2503 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2633 ],
            "I1": [ 2625 ],
            "I2": [ 2645 ],
            "I3": [ 2646 ],
            "O": [ 2644 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2551 ],
            "I1": [ 2624 ],
            "I2": [ 2520 ],
            "I3": [ 2635 ],
            "O": [ 2645 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2647 ],
            "I1": [ 2517 ],
            "I2": [ 2551 ],
            "I3": [ 2648 ],
            "O": [ 2646 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1364 ],
            "I1": [ 2517 ],
            "I2": [ 2518 ],
            "I3": [ 2519 ],
            "O": [ 2648 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2517 ],
            "I1": [ 2518 ],
            "I2": [ 2519 ],
            "I3": [ 2649 ],
            "O": [ 2635 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2517 ],
            "I2": [ 2518 ],
            "I3": [ 2520 ],
            "O": [ 2636 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1419 ],
            "I1": [ 2629 ],
            "I2": [ 2650 ],
            "I3": [ 2649 ],
            "O": [ 2651 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2520 ],
            "I3": [ 2651 ],
            "O": [ 2643 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2624 ],
            "I2": [ 2633 ],
            "I3": [ 2643 ],
            "O": [ 2503 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2647 ],
            "I1": [ 2517 ],
            "I2": [ 2518 ],
            "I3": [ 2519 ],
            "O": [ 2641 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2518 ],
            "I2": [ 2519 ],
            "I3": [ 2624 ],
            "O": [ 2642 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1422 ],
            "I2": [ 1419 ],
            "I3": [ 2631 ],
            "O": [ 2649 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2652 ],
            "Q": [ 551 ],
            "S": [ 2503 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2624 ],
            "I1": [ 2634 ],
            "I2": [ 2625 ],
            "I3": [ 2637 ],
            "O": [ 2652 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2653 ],
            "I1": [ 2633 ],
            "I2": [ 2626 ],
            "I3": [ 2637 ],
            "O": [ 2639 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100100000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2647 ],
            "I1": [ 2517 ],
            "I2": [ 2518 ],
            "I3": [ 2519 ],
            "O": [ 2653 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2647 ],
            "Q": [ 1203 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2654 ],
            "Q": [ 1192 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2511 ],
            "Q": [ 1204 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_100": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2655 ],
            "Q": [ 1244 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_101": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2656 ],
            "Q": [ 1250 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_102": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2657 ],
            "Q": [ 1256 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_103": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2658 ],
            "Q": [ 1262 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_104": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2659 ],
            "Q": [ 1268 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_105": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2660 ],
            "Q": [ 1274 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_106": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2661 ],
            "Q": [ 1286 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_107": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2662 ],
            "Q": [ 1292 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_108": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2663 ],
            "Q": [ 1298 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_109": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2664 ],
            "Q": [ 1307 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2665 ],
            "Q": [ 1578 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_110": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2666 ],
            "Q": [ 1313 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_111": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2667 ],
            "Q": [ 1319 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_112": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2668 ],
            "Q": [ 1325 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_113": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2669 ],
            "Q": [ 1331 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_114": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2670 ],
            "Q": [ 1337 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_115": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2671 ],
            "Q": [ 1343 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_116": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2672 ],
            "Q": [ 1356 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_117": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2673 ],
            "Q": [ 1362 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_118": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1301 ],
            "Q": [ 1529 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_119": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2674 ],
            "Q": [ 1525 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_119_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1533 ],
            "I3": [ 2674 ],
            "O": [ 1301 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_119_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1422 ],
            "I1": [ 1419 ],
            "I2": [ 1366 ],
            "I3": [ 1370 ],
            "O": [ 2674 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2675 ],
            "Q": [ 1580 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2676 ],
            "Q": [ 1582 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2677 ],
            "Q": [ 1584 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2678 ],
            "Q": [ 1586 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2679 ],
            "Q": [ 850 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 2517 ],
            "O": [ 2679 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2680 ],
            "Q": [ 1191 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2681 ],
            "Q": [ 1620 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2682 ],
            "CO": [ 2683 ],
            "I0": [ 2684 ],
            "I1": [ 2681 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18_D_SB_CARRY_I1_CO_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2685 ],
            "I2": [ 2680 ],
            "I3": [ 2683 ],
            "O": [ 1415 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2684 ],
            "I2": [ 2681 ],
            "I3": [ 2682 ],
            "O": [ 2686 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1301 ],
            "I2": [ 2687 ],
            "I3": [ 2686 ],
            "O": [ 1279 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1214 ],
            "I3": [ 2688 ],
            "O": [ 2687 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2688 ],
            "CO": [ 1416 ],
            "I0": [ "0" ],
            "I1": [ 1214 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2689 ],
            "CO": [ 2688 ],
            "I0": [ "0" ],
            "I1": [ 1281 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2690 ],
            "I1": [ 2691 ],
            "I2": [ 2692 ],
            "I3": [ 2693 ],
            "O": [ 2681 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2647 ],
            "I3": [ 2650 ],
            "O": [ 2692 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2694 ],
            "Q": [ 1648 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2695 ],
            "CO": [ 2682 ],
            "I0": [ 2696 ],
            "I1": [ 2694 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2696 ],
            "I2": [ 2694 ],
            "I3": [ 2695 ],
            "O": [ 2697 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1301 ],
            "I2": [ 2698 ],
            "I3": [ 2697 ],
            "O": [ 1348 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1281 ],
            "I3": [ 2689 ],
            "O": [ 2698 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2699 ],
            "CO": [ 2689 ],
            "I0": [ "0" ],
            "I1": [ 1350 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2690 ],
            "I1": [ 2691 ],
            "I2": [ 2700 ],
            "I3": [ 2693 ],
            "O": [ 2694 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2654 ],
            "I3": [ 2650 ],
            "O": [ 2700 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2701 ],
            "Q": [ 1195 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2702 ],
            "Q": [ 1683 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2703 ],
            "CO": [ 2695 ],
            "I0": [ 2704 ],
            "I1": [ 2702 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2704 ],
            "I2": [ 2702 ],
            "I3": [ 2703 ],
            "O": [ 2705 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1301 ],
            "I2": [ 2706 ],
            "I3": [ 2705 ],
            "O": [ 1374 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1350 ],
            "I3": [ 2699 ],
            "O": [ 2706 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2707 ],
            "CO": [ 2699 ],
            "I0": [ "0" ],
            "I1": [ 1376 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2690 ],
            "I1": [ 2691 ],
            "I2": [ 2708 ],
            "I3": [ 2693 ],
            "O": [ 2702 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2701 ],
            "I3": [ 2650 ],
            "O": [ 2708 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2709 ],
            "Q": [ 1698 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2710 ],
            "CO": [ 2703 ],
            "I0": [ 2711 ],
            "I1": [ 2709 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2711 ],
            "I2": [ 2709 ],
            "I3": [ 2710 ],
            "O": [ 2712 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1301 ],
            "I2": [ 2713 ],
            "I3": [ 2712 ],
            "O": [ 1380 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1376 ],
            "I3": [ 2707 ],
            "O": [ 2713 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2714 ],
            "CO": [ 2707 ],
            "I0": [ "0" ],
            "I1": [ 1382 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2690 ],
            "I1": [ 2691 ],
            "I2": [ 2715 ],
            "I3": [ 2693 ],
            "O": [ 2709 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2716 ],
            "I3": [ 2650 ],
            "O": [ 2715 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2717 ],
            "Q": [ 1718 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2718 ],
            "CO": [ 2710 ],
            "I0": [ 2719 ],
            "I1": [ 2717 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2719 ],
            "I2": [ 2717 ],
            "I3": [ 2718 ],
            "O": [ 2720 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1301 ],
            "I2": [ 2721 ],
            "I3": [ 2720 ],
            "O": [ 1386 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1382 ],
            "I3": [ 2714 ],
            "O": [ 2721 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2722 ],
            "CO": [ 2714 ],
            "I0": [ "0" ],
            "I1": [ 1388 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2690 ],
            "I1": [ 2691 ],
            "I2": [ 2723 ],
            "I3": [ 2693 ],
            "O": [ 2717 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2724 ],
            "I3": [ 2650 ],
            "O": [ 2723 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2725 ],
            "Q": [ 1750 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2726 ],
            "CO": [ 2718 ],
            "I0": [ 2727 ],
            "I1": [ 2725 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2727 ],
            "I2": [ 2725 ],
            "I3": [ 2726 ],
            "O": [ 2728 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1301 ],
            "I2": [ 2729 ],
            "I3": [ 2728 ],
            "O": [ 1392 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1388 ],
            "I3": [ 2722 ],
            "O": [ 2729 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2730 ],
            "CO": [ 2722 ],
            "I0": [ "0" ],
            "I1": [ 1394 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2690 ],
            "I1": [ 2691 ],
            "I2": [ 2731 ],
            "I3": [ 2693 ],
            "O": [ 2725 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2732 ],
            "I3": [ 2650 ],
            "O": [ 2731 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2733 ],
            "Q": [ 1787 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2734 ],
            "CO": [ 2726 ],
            "I0": [ 2735 ],
            "I1": [ 2733 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2735 ],
            "I2": [ 2733 ],
            "I3": [ 2734 ],
            "O": [ 2736 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1301 ],
            "I2": [ 2737 ],
            "I3": [ 2736 ],
            "O": [ 1398 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1394 ],
            "I3": [ 2730 ],
            "O": [ 2737 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2738 ],
            "CO": [ 2730 ],
            "I0": [ "0" ],
            "I1": [ 1400 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2690 ],
            "I1": [ 2691 ],
            "I2": [ 2739 ],
            "I3": [ 2693 ],
            "O": [ 2733 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2506 ],
            "I3": [ 2650 ],
            "O": [ 2739 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2740 ],
            "Q": [ 1815 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2741 ],
            "CO": [ 2734 ],
            "I0": [ 2742 ],
            "I1": [ 2740 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2742 ],
            "I2": [ 2740 ],
            "I3": [ 2741 ],
            "O": [ 2743 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1301 ],
            "I2": [ 2744 ],
            "I3": [ 2743 ],
            "O": [ 1404 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1400 ],
            "I3": [ 2738 ],
            "O": [ 2744 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2745 ],
            "CO": [ 2738 ],
            "I0": [ "0" ],
            "I1": [ 1406 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2690 ],
            "I1": [ 2691 ],
            "I2": [ 2746 ],
            "I3": [ 2693 ],
            "O": [ 2740 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2508 ],
            "I3": [ 2650 ],
            "O": [ 2746 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2747 ],
            "Q": [ 1881 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2748 ],
            "CO": [ 2741 ],
            "I0": [ 2749 ],
            "I1": [ 2747 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2749 ],
            "I2": [ 2747 ],
            "I3": [ 2748 ],
            "O": [ 2750 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1301 ],
            "I2": [ 2751 ],
            "I3": [ 2750 ],
            "O": [ 1410 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1406 ],
            "I3": [ 2745 ],
            "O": [ 2751 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2752 ],
            "CO": [ 2745 ],
            "I0": [ "0" ],
            "I1": [ 1216 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2690 ],
            "I1": [ 2691 ],
            "I2": [ 2753 ],
            "I3": [ 2693 ],
            "O": [ 2747 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2509 ],
            "I3": [ 2650 ],
            "O": [ 2753 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2754 ],
            "Q": [ 1918 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2755 ],
            "CO": [ 2748 ],
            "I0": [ 2756 ],
            "I1": [ 2754 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2756 ],
            "I2": [ 2754 ],
            "I3": [ 2755 ],
            "O": [ 2757 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1301 ],
            "I2": [ 2758 ],
            "I3": [ 2757 ],
            "O": [ 1221 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1216 ],
            "I3": [ 2752 ],
            "O": [ 2758 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2759 ],
            "CO": [ 2752 ],
            "I0": [ "0" ],
            "I1": [ 1223 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2690 ],
            "I1": [ 2691 ],
            "I2": [ 2760 ],
            "I3": [ 2693 ],
            "O": [ 2754 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2510 ],
            "I3": [ 2650 ],
            "O": [ 2760 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2761 ],
            "Q": [ 1953 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_28_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2762 ],
            "CO": [ 2755 ],
            "I0": [ 2763 ],
            "I1": [ 2761 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2763 ],
            "I2": [ 2761 ],
            "I3": [ 2762 ],
            "O": [ 2764 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1301 ],
            "I2": [ 2765 ],
            "I3": [ 2764 ],
            "O": [ 1227 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1223 ],
            "I3": [ 2759 ],
            "O": [ 2765 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2766 ],
            "CO": [ 2759 ],
            "I0": [ "0" ],
            "I1": [ 1229 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2690 ],
            "I1": [ 2691 ],
            "I2": [ 2767 ],
            "I3": [ 2693 ],
            "O": [ 2761 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2768 ],
            "Q": [ 1981 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_29_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2769 ],
            "CO": [ 2762 ],
            "I0": [ 2770 ],
            "I1": [ 2768 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2770 ],
            "I2": [ 2768 ],
            "I3": [ 2769 ],
            "O": [ 2771 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1301 ],
            "I2": [ 2772 ],
            "I3": [ 2771 ],
            "O": [ 1233 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1229 ],
            "I3": [ 2766 ],
            "O": [ 2772 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2773 ],
            "CO": [ 2766 ],
            "I0": [ "0" ],
            "I1": [ 1235 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2512 ],
            "I2": [ 2774 ],
            "I3": [ 2775 ],
            "O": [ 2768 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2716 ],
            "Q": [ 1199 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2776 ],
            "Q": [ 2009 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2777 ],
            "CO": [ 2769 ],
            "I0": [ 2778 ],
            "I1": [ 2776 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2778 ],
            "I2": [ 2776 ],
            "I3": [ 2777 ],
            "O": [ 2779 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2780 ],
            "I2": [ 1301 ],
            "I3": [ 2779 ],
            "O": [ 1239 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1235 ],
            "I3": [ 2773 ],
            "O": [ 2780 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2781 ],
            "CO": [ 2773 ],
            "I0": [ "0" ],
            "I1": [ 1241 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2514 ],
            "I2": [ 2774 ],
            "I3": [ 2775 ],
            "O": [ 2776 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2782 ],
            "Q": [ 2006 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_31_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2783 ],
            "CO": [ 2777 ],
            "I0": [ 2655 ],
            "I1": [ 2782 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2655 ],
            "I2": [ 2782 ],
            "I3": [ 2783 ],
            "O": [ 2784 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2785 ],
            "I2": [ 1301 ],
            "I3": [ 2784 ],
            "O": [ 1245 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1241 ],
            "I3": [ 2781 ],
            "O": [ 2785 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2786 ],
            "CO": [ 2781 ],
            "I0": [ "0" ],
            "I1": [ 1247 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2515 ],
            "I2": [ 2774 ],
            "I3": [ 2775 ],
            "O": [ 2782 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2787 ],
            "Q": [ 2144 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2788 ],
            "CO": [ 2783 ],
            "I0": [ 2656 ],
            "I1": [ 2787 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2656 ],
            "I2": [ 2787 ],
            "I3": [ 2788 ],
            "O": [ 2789 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2790 ],
            "I2": [ 1301 ],
            "I3": [ 2789 ],
            "O": [ 1251 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1247 ],
            "I3": [ 2786 ],
            "O": [ 2790 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2791 ],
            "CO": [ 2786 ],
            "I0": [ "0" ],
            "I1": [ 1253 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2516 ],
            "I2": [ 2774 ],
            "I3": [ 2775 ],
            "O": [ 2787 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2792 ],
            "Q": [ 2174 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2793 ],
            "CO": [ 2788 ],
            "I0": [ 2657 ],
            "I1": [ 2792 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2657 ],
            "I2": [ 2792 ],
            "I3": [ 2793 ],
            "O": [ 2794 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2795 ],
            "I2": [ 1301 ],
            "I3": [ 2794 ],
            "O": [ 1257 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1253 ],
            "I3": [ 2791 ],
            "O": [ 2795 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2796 ],
            "CO": [ 2791 ],
            "I0": [ "0" ],
            "I1": [ 1259 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2522 ],
            "I2": [ 2774 ],
            "I3": [ 2775 ],
            "O": [ 2792 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_34": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2797 ],
            "Q": [ 1454 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_34_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2798 ],
            "CO": [ 2793 ],
            "I0": [ 2658 ],
            "I1": [ 2797 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2658 ],
            "I2": [ 2797 ],
            "I3": [ 2798 ],
            "O": [ 2799 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2800 ],
            "I2": [ 1301 ],
            "I3": [ 2799 ],
            "O": [ 1263 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1259 ],
            "I3": [ 2796 ],
            "O": [ 2800 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2801 ],
            "CO": [ 2796 ],
            "I0": [ "0" ],
            "I1": [ 1265 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2517 ],
            "I2": [ 2774 ],
            "I3": [ 2775 ],
            "O": [ 2797 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2802 ],
            "Q": [ 1452 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2803 ],
            "CO": [ 2798 ],
            "I0": [ 2659 ],
            "I1": [ 2802 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2659 ],
            "I2": [ 2802 ],
            "I3": [ 2803 ],
            "O": [ 2804 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2805 ],
            "I2": [ 1301 ],
            "I3": [ 2804 ],
            "O": [ 1269 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1265 ],
            "I3": [ 2801 ],
            "O": [ 2805 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2806 ],
            "CO": [ 2801 ],
            "I0": [ "0" ],
            "I1": [ 1271 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2518 ],
            "I2": [ 2774 ],
            "I3": [ 2775 ],
            "O": [ 2802 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2807 ],
            "Q": [ 1450 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2808 ],
            "CO": [ 2803 ],
            "I0": [ 2660 ],
            "I1": [ 2807 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2660 ],
            "I2": [ 2807 ],
            "I3": [ 2808 ],
            "O": [ 2809 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2810 ],
            "I2": [ 1301 ],
            "I3": [ 2809 ],
            "O": [ 1275 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1271 ],
            "I3": [ 2806 ],
            "O": [ 2810 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2811 ],
            "CO": [ 2806 ],
            "I0": [ "0" ],
            "I1": [ 1283 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2519 ],
            "I2": [ 2774 ],
            "I3": [ 2775 ],
            "O": [ 2807 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2812 ],
            "Q": [ 1449 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2813 ],
            "CO": [ 2808 ],
            "I0": [ 2661 ],
            "I1": [ 2812 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2661 ],
            "I2": [ 2812 ],
            "I3": [ 2813 ],
            "O": [ 2814 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2815 ],
            "I2": [ 1301 ],
            "I3": [ 2814 ],
            "O": [ 1287 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1283 ],
            "I3": [ 2811 ],
            "O": [ 2815 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2816 ],
            "CO": [ 2811 ],
            "I0": [ "0" ],
            "I1": [ 1289 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2817 ],
            "I1": [ 2818 ],
            "I2": [ 2691 ],
            "I3": [ 2693 ],
            "O": [ 2812 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2678 ],
            "I1": [ 1365 ],
            "I2": [ 1366 ],
            "I3": [ 1421 ],
            "O": [ 2817 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2511 ],
            "I1": [ 1365 ],
            "I2": [ 1366 ],
            "I3": [ 1421 ],
            "O": [ 2818 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2819 ],
            "Q": [ 56 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2820 ],
            "CO": [ 2813 ],
            "I0": [ 2662 ],
            "I1": [ 2819 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2662 ],
            "I2": [ 2819 ],
            "I3": [ 2820 ],
            "O": [ 2821 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2822 ],
            "I2": [ 1301 ],
            "I3": [ 2821 ],
            "O": [ 1293 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1289 ],
            "I3": [ 2816 ],
            "O": [ 2822 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2823 ],
            "CO": [ 2816 ],
            "I0": [ "0" ],
            "I1": [ 1295 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2647 ],
            "I3": [ 2650 ],
            "O": [ 2819 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2824 ],
            "Q": [ 57 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2825 ],
            "CO": [ 2820 ],
            "I0": [ 2663 ],
            "I1": [ 2824 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2663 ],
            "I2": [ 2824 ],
            "I3": [ 2825 ],
            "O": [ 1302 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1295 ],
            "I3": [ 2823 ],
            "O": [ 1300 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2826 ],
            "CO": [ 2823 ],
            "I0": [ "0" ],
            "I1": [ 1304 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2654 ],
            "I3": [ 2650 ],
            "O": [ 2824 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2724 ],
            "Q": [ 1175 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_40": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2827 ],
            "Q": [ 63 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_40_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2828 ],
            "CO": [ 2825 ],
            "I0": [ 2664 ],
            "I1": [ 2827 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2664 ],
            "I2": [ 2827 ],
            "I3": [ 2828 ],
            "O": [ 2829 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2830 ],
            "I2": [ 1301 ],
            "I3": [ 2829 ],
            "O": [ 1308 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1304 ],
            "I3": [ 2826 ],
            "O": [ 2830 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2831 ],
            "CO": [ 2826 ],
            "I0": [ "0" ],
            "I1": [ 1310 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2701 ],
            "I3": [ 2650 ],
            "O": [ 2827 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_41": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2832 ],
            "Q": [ 54 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_41_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2833 ],
            "CO": [ 2828 ],
            "I0": [ 2666 ],
            "I1": [ 2832 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_41_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2666 ],
            "I2": [ 2832 ],
            "I3": [ 2833 ],
            "O": [ 2834 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_41_D_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2835 ],
            "I2": [ 1301 ],
            "I3": [ 2834 ],
            "O": [ 1314 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_41_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1310 ],
            "I3": [ 2831 ],
            "O": [ 2835 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_41_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2836 ],
            "CO": [ 2831 ],
            "I0": [ "0" ],
            "I1": [ 1316 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_41_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2716 ],
            "I3": [ 2650 ],
            "O": [ 2832 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_42": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2837 ],
            "Q": [ 75 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_42_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2838 ],
            "CO": [ 2833 ],
            "I0": [ 2667 ],
            "I1": [ 2837 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_42_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2667 ],
            "I2": [ 2837 ],
            "I3": [ 2838 ],
            "O": [ 2839 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_42_D_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2840 ],
            "I2": [ 1301 ],
            "I3": [ 2839 ],
            "O": [ 1320 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_42_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1316 ],
            "I3": [ 2836 ],
            "O": [ 2840 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_42_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2841 ],
            "CO": [ 2836 ],
            "I0": [ "0" ],
            "I1": [ 1322 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_42_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2724 ],
            "I3": [ 2650 ],
            "O": [ 2837 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_43": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2842 ],
            "Q": [ 80 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_43_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2843 ],
            "CO": [ 2838 ],
            "I0": [ 2668 ],
            "I1": [ 2842 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_43_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2668 ],
            "I2": [ 2842 ],
            "I3": [ 2843 ],
            "O": [ 2844 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_43_D_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2845 ],
            "I2": [ 1301 ],
            "I3": [ 2844 ],
            "O": [ 1326 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_43_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1322 ],
            "I3": [ 2841 ],
            "O": [ 2845 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_43_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2846 ],
            "CO": [ 2841 ],
            "I0": [ "0" ],
            "I1": [ 1328 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_43_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2732 ],
            "I3": [ 2650 ],
            "O": [ 2842 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_44": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2847 ],
            "Q": [ 85 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_44_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2848 ],
            "CO": [ 2843 ],
            "I0": [ 2669 ],
            "I1": [ 2847 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_44_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2669 ],
            "I2": [ 2847 ],
            "I3": [ 2848 ],
            "O": [ 2849 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_44_D_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2850 ],
            "I2": [ 1301 ],
            "I3": [ 2849 ],
            "O": [ 1332 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_44_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1328 ],
            "I3": [ 2846 ],
            "O": [ 2850 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_44_D_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1340 ],
            "CO": [ 2846 ],
            "I0": [ "0" ],
            "I1": [ 1334 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_44_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2506 ],
            "I1": [ 2665 ],
            "I2": [ 2851 ],
            "I3": [ 2650 ],
            "O": [ 2847 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_45": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2852 ],
            "Q": [ 90 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_45_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2853 ],
            "CO": [ 2848 ],
            "I0": [ 2670 ],
            "I1": [ 2852 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_45_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2670 ],
            "I2": [ 2852 ],
            "I3": [ 2853 ],
            "O": [ 2854 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_45_D_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100111111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1334 ],
            "I1": [ 1340 ],
            "I2": [ 1301 ],
            "I3": [ 2854 ],
            "O": [ 1338 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_45_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2508 ],
            "I1": [ 2675 ],
            "I2": [ 2851 ],
            "I3": [ 2650 ],
            "O": [ 2852 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_46": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2855 ],
            "Q": [ 28 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_46_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2856 ],
            "CO": [ 2853 ],
            "I0": [ 2671 ],
            "I1": [ 2855 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_46_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2671 ],
            "I2": [ 2855 ],
            "I3": [ 2856 ],
            "O": [ 2857 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_46_D_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1340 ],
            "I2": [ 2857 ],
            "I3": [ 1301 ],
            "O": [ 1344 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_46_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2509 ],
            "I1": [ 2676 ],
            "I2": [ 2851 ],
            "I3": [ 2650 ],
            "O": [ 2855 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_47": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2858 ],
            "Q": [ 230 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_47_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 2859 ],
            "CO": [ 2856 ],
            "I0": [ 2672 ],
            "I1": [ 2858 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_47_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2672 ],
            "I2": [ 2858 ],
            "I3": [ 2859 ],
            "O": [ 1357 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_47_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2510 ],
            "I1": [ 2677 ],
            "I2": [ 2851 ],
            "I3": [ 2650 ],
            "O": [ 2858 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2860 ],
            "Q": [ 20 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 2859 ],
            "I0": [ 2673 ],
            "I1": [ 2860 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2673 ],
            "I2": [ 2860 ],
            "I3": [ "0" ],
            "O": [ 1363 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110110010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2511 ],
            "I1": [ 2678 ],
            "I2": [ 2861 ],
            "I3": [ 2862 ],
            "O": [ 2860 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2680 ],
            "I2": [ 2862 ],
            "I3": [ 2863 ],
            "O": [ 2693 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2511 ],
            "I3": [ 2650 ],
            "O": [ 2767 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2680 ],
            "I2": [ 1365 ],
            "I3": [ 1366 ],
            "O": [ 2690 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2680 ],
            "I3": [ 2861 ],
            "O": [ 2691 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1422 ],
            "I1": [ 1364 ],
            "I2": [ 1365 ],
            "I3": [ 1366 ],
            "O": [ 2862 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_49": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2864 ],
            "Q": [ 1613 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_49_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1168 ],
            "I3": [ 2865 ],
            "O": [ 2864 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_49_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2524 ],
            "I2": [ 2866 ],
            "I3": [ 2867 ],
            "O": [ 2865 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_49_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2868 ],
            "I2": [ 2869 ],
            "I3": [ 2870 ],
            "O": [ 2867 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2732 ],
            "Q": [ 1201 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_50": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2871 ],
            "Q": [ 1641 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1164 ],
            "I3": [ 2872 ],
            "O": [ 2871 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2528 ],
            "I2": [ 2866 ],
            "I3": [ 2873 ],
            "O": [ 2872 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2874 ],
            "I2": [ 2869 ],
            "I3": [ 2875 ],
            "O": [ 2873 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_51": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2876 ],
            "Q": [ 1675 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1162 ],
            "I3": [ 2877 ],
            "O": [ 2876 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2531 ],
            "I2": [ 2866 ],
            "I3": [ 2878 ],
            "O": [ 2877 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2879 ],
            "I2": [ 2869 ],
            "I3": [ 2880 ],
            "O": [ 2878 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_52": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2881 ],
            "Q": [ 1691 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1166 ],
            "I3": [ 2882 ],
            "O": [ 2881 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2534 ],
            "I2": [ 2866 ],
            "I3": [ 2883 ],
            "O": [ 2882 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2884 ],
            "I2": [ 2869 ],
            "I3": [ 2885 ],
            "O": [ 2883 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_53": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2886 ],
            "Q": [ 1711 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1136 ],
            "I3": [ 2887 ],
            "O": [ 2886 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2537 ],
            "I2": [ 2866 ],
            "I3": [ 2888 ],
            "O": [ 2887 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2889 ],
            "I2": [ 2869 ],
            "I3": [ 2890 ],
            "O": [ 2888 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_54": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2891 ],
            "Q": [ 1743 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1132 ],
            "I3": [ 2892 ],
            "O": [ 2891 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2540 ],
            "I2": [ 2866 ],
            "I3": [ 2893 ],
            "O": [ 2892 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2894 ],
            "I2": [ 2869 ],
            "I3": [ 2895 ],
            "O": [ 2893 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_55": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2896 ],
            "Q": [ 1780 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_55_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1130 ],
            "I3": [ 2897 ],
            "O": [ 2896 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_55_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2543 ],
            "I2": [ 2866 ],
            "I3": [ 2898 ],
            "O": [ 2897 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_55_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2899 ],
            "I2": [ 2869 ],
            "I3": [ 2900 ],
            "O": [ 2898 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_56": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2901 ],
            "Q": [ 1808 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1134 ],
            "I3": [ 2902 ],
            "O": [ 2901 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2546 ],
            "I2": [ 2866 ],
            "I3": [ 2903 ],
            "O": [ 2902 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2904 ],
            "I2": [ 2869 ],
            "I3": [ 2905 ],
            "O": [ 2903 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_57": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2906 ],
            "Q": [ 1874 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1104 ],
            "I3": [ 2907 ],
            "O": [ 2906 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2549 ],
            "I2": [ 2866 ],
            "I3": [ 2908 ],
            "O": [ 2907 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2909 ],
            "I2": [ 2869 ],
            "I3": [ 2910 ],
            "O": [ 2908 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_58": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2911 ],
            "Q": [ 1910 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1100 ],
            "I3": [ 2912 ],
            "O": [ 2911 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_59": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2913 ],
            "Q": [ 1945 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1098 ],
            "I3": [ 2914 ],
            "O": [ 2913 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2506 ],
            "Q": [ 1207 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_60": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2915 ],
            "Q": [ 1973 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1102 ],
            "I3": [ 2916 ],
            "O": [ 2915 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_61": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2917 ],
            "Q": [ 2019 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1072 ],
            "I3": [ 2918 ],
            "O": [ 2917 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_62": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2919 ],
            "Q": [ 2052 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1068 ],
            "I3": [ 2920 ],
            "O": [ 2919 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_63": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2921 ],
            "Q": [ 2141 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_63_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1066 ],
            "I3": [ 2922 ],
            "O": [ 2921 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_64": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2923 ],
            "Q": [ 2171 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1070 ],
            "I3": [ 2924 ],
            "O": [ 2923 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_65": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2925 ],
            "Q": [ 2204 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1040 ],
            "I3": [ 2926 ],
            "O": [ 2925 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2591 ],
            "I2": [ 2866 ],
            "I3": [ 2927 ],
            "O": [ 2926 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2928 ],
            "I2": [ 2869 ],
            "I3": [ 2929 ],
            "O": [ 2927 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_66": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2930 ],
            "Q": [ 2220 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1036 ],
            "I3": [ 2931 ],
            "O": [ 2930 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2594 ],
            "I2": [ 2866 ],
            "I3": [ 2932 ],
            "O": [ 2931 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2933 ],
            "I2": [ 2869 ],
            "I3": [ 2934 ],
            "O": [ 2932 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_67": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2935 ],
            "Q": [ 2234 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_67_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1034 ],
            "I3": [ 2936 ],
            "O": [ 2935 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_67_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2597 ],
            "I2": [ 2866 ],
            "I3": [ 2937 ],
            "O": [ 2936 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_67_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2938 ],
            "I2": [ 2869 ],
            "I3": [ 2939 ],
            "O": [ 2937 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_68": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2940 ],
            "Q": [ 2248 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1038 ],
            "I3": [ 2941 ],
            "O": [ 2940 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2601 ],
            "I2": [ 2866 ],
            "I3": [ 2942 ],
            "O": [ 2941 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2943 ],
            "I2": [ 2869 ],
            "I3": [ 2944 ],
            "O": [ 2942 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_69": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2945 ],
            "Q": [ 2267 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_69_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1008 ],
            "I3": [ 2946 ],
            "O": [ 2945 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_69_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2604 ],
            "I2": [ 2866 ],
            "I3": [ 2947 ],
            "O": [ 2946 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_69_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2948 ],
            "I2": [ 2869 ],
            "I3": [ 2949 ],
            "O": [ 2947 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2508 ],
            "Q": [ 1208 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_70": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2950 ],
            "Q": [ 2294 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_70_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1004 ],
            "I3": [ 2951 ],
            "O": [ 2950 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_70_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2607 ],
            "I2": [ 2866 ],
            "I3": [ 2952 ],
            "O": [ 2951 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_70_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2953 ],
            "I2": [ 2869 ],
            "I3": [ 2954 ],
            "O": [ 2952 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_71": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2955 ],
            "Q": [ 2956 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_71_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1002 ],
            "I3": [ 2957 ],
            "O": [ 2955 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_71_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2610 ],
            "I2": [ 2866 ],
            "I3": [ 2958 ],
            "O": [ 2957 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_71_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2959 ],
            "I2": [ 2869 ],
            "I3": [ 2960 ],
            "O": [ 2958 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_72": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2961 ],
            "Q": [ 2325 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_72_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 1006 ],
            "I3": [ 2962 ],
            "O": [ 2961 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_72_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2613 ],
            "I2": [ 2866 ],
            "I3": [ 2963 ],
            "O": [ 2962 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_72_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2964 ],
            "I2": [ 2869 ],
            "I3": [ 2965 ],
            "O": [ 2963 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_73": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2966 ],
            "Q": [ 723 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_73_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 976 ],
            "I3": [ 2967 ],
            "O": [ 2966 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_74": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2968 ],
            "Q": [ 658 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_74_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 961 ],
            "I3": [ 2969 ],
            "O": [ 2968 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_74_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2619 ],
            "I2": [ 2866 ],
            "I3": [ 2970 ],
            "O": [ 2969 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_74_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2971 ],
            "I2": [ 2869 ],
            "I3": [ 2972 ],
            "O": [ 2970 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_75": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2973 ],
            "Q": [ 682 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_75_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 959 ],
            "I3": [ 2974 ],
            "O": [ 2973 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_75_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2622 ],
            "I2": [ 2866 ],
            "I3": [ 2975 ],
            "O": [ 2974 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_75_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2976 ],
            "I2": [ 2869 ],
            "I3": [ 2977 ],
            "O": [ 2975 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_76": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2978 ],
            "Q": [ 691 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_76_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 963 ],
            "I3": [ 2979 ],
            "O": [ 2978 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_76_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2980 ],
            "I2": [ 2866 ],
            "I3": [ 2981 ],
            "O": [ 2979 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_76_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2982 ],
            "I2": [ 2869 ],
            "I3": [ 2983 ],
            "O": [ 2981 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_77": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2984 ],
            "Q": [ 600 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_77_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 930 ],
            "I3": [ 2985 ],
            "O": [ 2984 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_77_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2986 ],
            "I2": [ 2866 ],
            "I3": [ 2987 ],
            "O": [ 2985 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_77_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2988 ],
            "I2": [ 2869 ],
            "I3": [ 2989 ],
            "O": [ 2987 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_78": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2990 ],
            "Q": [ 585 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_78_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 926 ],
            "I3": [ 2991 ],
            "O": [ 2990 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_78_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2992 ],
            "I2": [ 2866 ],
            "I3": [ 2993 ],
            "O": [ 2991 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_78_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2994 ],
            "I2": [ 2869 ],
            "I3": [ 2995 ],
            "O": [ 2993 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_79": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2996 ],
            "Q": [ 567 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_79_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 924 ],
            "I3": [ 2997 ],
            "O": [ 2996 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_79_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2998 ],
            "I2": [ 2866 ],
            "I3": [ 2999 ],
            "O": [ 2997 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_79_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3000 ],
            "I2": [ 2869 ],
            "I3": [ 3001 ],
            "O": [ 2999 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2509 ],
            "Q": [ 1179 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_80": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3002 ],
            "Q": [ 2484 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_80_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2507 ],
            "I2": [ 928 ],
            "I3": [ 3003 ],
            "O": [ 3002 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_80_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3004 ],
            "I2": [ 2866 ],
            "I3": [ 3005 ],
            "O": [ 3003 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_80_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2869 ],
            "I2": [ 3006 ],
            "I3": [ 3007 ],
            "O": [ 3005 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_81": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3008 ],
            "Q": [ 605 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_81_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2512 ],
            "I2": [ 2513 ],
            "I3": [ 3009 ],
            "O": [ 3008 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_81_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2980 ],
            "I2": [ 2525 ],
            "I3": [ 3010 ],
            "O": [ 3009 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_82": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3011 ],
            "Q": [ 598 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_82_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2514 ],
            "I2": [ 2513 ],
            "I3": [ 3012 ],
            "O": [ 3011 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_83": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3013 ],
            "Q": [ 583 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_83_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2515 ],
            "I2": [ 2513 ],
            "I3": [ 3014 ],
            "O": [ 3013 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_84": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3015 ],
            "Q": [ 564 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_84_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2516 ],
            "I2": [ 2513 ],
            "I3": [ 3016 ],
            "O": [ 3015 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_85": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3017 ],
            "Q": [ 2501 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_85_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2522 ],
            "I2": [ 2513 ],
            "I3": [ 3018 ],
            "O": [ 3017 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_86": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2685 ],
            "Q": [ 1413 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_87": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2684 ],
            "Q": [ 1278 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_88": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2696 ],
            "Q": [ 1347 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_89": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2704 ],
            "Q": [ 1373 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2510 ],
            "Q": [ 1185 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_90": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2711 ],
            "Q": [ 1379 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_91": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2719 ],
            "Q": [ 1385 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_92": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2727 ],
            "Q": [ 1391 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_93": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2735 ],
            "Q": [ 1397 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_94": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2742 ],
            "Q": [ 1403 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_95": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2749 ],
            "Q": [ 1409 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_96": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2756 ],
            "Q": [ 1219 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_97": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2763 ],
            "Q": [ 1226 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_98": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2770 ],
            "Q": [ 1232 ]
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_99": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2778 ],
            "Q": [ 1238 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3019 ],
            "Q": [ 2629 ],
            "R": [ 1369 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3020 ],
            "Q": [ 1366 ],
            "R": [ 1369 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3021 ],
            "Q": [ 2665 ],
            "R": [ 3022 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101010101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1316 ],
            "I1": [ 1322 ],
            "I2": [ 3023 ],
            "I3": [ 3021 ],
            "O": [ 3024 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_D_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3023 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_D_SB_LUT4_I3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110101110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3025 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1328 ],
            "I1": [ 1334 ],
            "I2": [ 1340 ],
            "I3": [ 3026 ],
            "O": [ 3027 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3021 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1328 ],
            "I1": [ 1334 ],
            "I2": [ 1340 ],
            "I3": [ 3026 ],
            "O": [ 3028 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1328 ],
            "I1": [ 1334 ],
            "I2": [ 1340 ],
            "I3": [ 3026 ],
            "O": [ 3029 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1316 ],
            "I1": [ 3030 ],
            "I2": [ 3028 ],
            "I3": [ 3031 ],
            "O": [ 889 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111101111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3030 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1316 ],
            "I3": [ 1322 ],
            "O": [ 3026 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1322 ],
            "I2": [ 3032 ],
            "I3": [ 1369 ],
            "O": [ 3022 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3033 ],
            "Q": [ 2519 ],
            "R": [ 1369 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 3032 ],
            "I2": [ 3034 ],
            "I3": [ 3035 ],
            "O": [ 3033 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3036 ],
            "Q": [ 2518 ],
            "R": [ 1369 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3032 ],
            "I1": [ 3037 ],
            "I2": [ 3038 ],
            "I3": [ 3039 ],
            "O": [ 3036 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3035 ],
            "Q": [ 2517 ],
            "R": [ 1369 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1310 ],
            "I1": [ 1316 ],
            "I2": [ 3040 ],
            "I3": [ 3039 ],
            "O": [ 3035 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_13_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3034 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3040 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3041 ],
            "Q": [ 2647 ],
            "R": [ 1369 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1310 ],
            "I1": [ 3042 ],
            "I2": [ 3043 ],
            "I3": [ 3039 ],
            "O": [ 3041 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000001010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1316 ],
            "I1": [ 1322 ],
            "I2": [ 3023 ],
            "I3": [ 3025 ],
            "O": [ 3042 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1316 ],
            "I1": [ 1322 ],
            "I2": [ 3044 ],
            "I3": [ 3045 ],
            "O": [ 3043 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3045 ],
            "I1": [ 1316 ],
            "I2": [ 3046 ],
            "I3": [ 3031 ],
            "O": [ 883 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111101111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3046 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3044 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100010100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3045 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3047 ],
            "Q": [ 2680 ],
            "R": [ 1367 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3047 ],
            "I3": [ 1367 ],
            "O": [ 888 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_I2_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1194 ],
            "Q": [ 914 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 908 ],
            "I2": [ 917 ],
            "I3": [ 882 ],
            "O": [ 974 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010010100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 913 ],
            "I1": [ 916 ],
            "I2": [ 887 ],
            "I3": [ 890 ],
            "O": [ 975 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3048 ],
            "I2": [ 3049 ],
            "I3": [ 3050 ],
            "O": [ 3047 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3051 ],
            "I1": [ 3048 ],
            "I2": [ 3050 ],
            "I3": [ 1367 ],
            "O": [ 3052 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3053 ],
            "I1": [ 3048 ],
            "I2": [ 3050 ],
            "I3": [ 1367 ],
            "O": [ 3054 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3055 ],
            "I2": [ 3054 ],
            "I3": [ 3056 ],
            "O": [ 3057 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3058 ],
            "I2": [ 2464 ],
            "I3": [ 3059 ],
            "O": [ 3056 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3024 ],
            "I1": [ 3039 ],
            "I2": [ 3060 ],
            "I3": [ 1369 ],
            "O": [ 3061 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3048 ],
            "I3": [ 1367 ],
            "O": [ 3031 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1316 ],
            "I1": [ 3025 ],
            "I2": [ 3048 ],
            "I3": [ 3043 ],
            "O": [ 3062 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1328 ],
            "I1": [ 1334 ],
            "I2": [ 1340 ],
            "I3": [ 3026 ],
            "O": [ 3063 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1316 ],
            "I1": [ 1322 ],
            "I2": [ 3064 ],
            "I3": [ 3044 ],
            "O": [ 3065 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3064 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1310 ],
            "I3": [ 1368 ],
            "O": [ 3048 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1316 ],
            "I2": [ 3025 ],
            "I3": [ 3066 ],
            "O": [ 3049 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000010110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3037 ],
            "I1": [ 3066 ],
            "I2": [ 1316 ],
            "I3": [ 1322 ],
            "O": [ 3067 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3067 ],
            "I2": [ 3068 ],
            "I3": [ 3031 ],
            "O": [ 882 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3069 ],
            "I3": [ 889 ],
            "O": [ 3070 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3071 ],
            "I2": [ 3021 ],
            "I3": [ 3027 ],
            "O": [ 3068 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1316 ],
            "I3": [ 3066 ],
            "O": [ 3072 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3072 ],
            "I1": [ 3073 ],
            "I2": [ 3031 ],
            "I3": [ 3059 ],
            "O": [ 884 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1202 ],
            "Q": [ 910 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3074 ],
            "I2": [ 3072 ],
            "I3": [ 3031 ],
            "O": [ 885 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3074 ],
            "I1": [ 3043 ],
            "I2": [ 3031 ],
            "I3": [ 3059 ],
            "O": [ 886 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I0_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1200 ],
            "Q": [ 912 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I0_O_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1180 ],
            "Q": [ 907 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1316 ],
            "I3": [ 3075 ],
            "O": [ 3074 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1176 ],
            "Q": [ 911 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1209 ],
            "Q": [ 909 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3076 ],
            "I2": [ 3075 ],
            "I3": [ 1316 ],
            "O": [ 3073 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111011110001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3066 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3062 ],
            "I2": [ 3050 ],
            "I3": [ 1367 ],
            "O": [ 887 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3050 ],
            "I3": [ 1367 ],
            "O": [ 3059 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1196 ],
            "Q": [ 913 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1206 ],
            "Q": [ 916 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1368 ],
            "I3": [ 3039 ],
            "O": [ 3050 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3032 ],
            "I1": [ 3077 ],
            "I2": [ 3078 ],
            "I3": [ 3039 ],
            "O": [ 3020 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3077 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1310 ],
            "I2": [ 1316 ],
            "I3": [ 3079 ],
            "O": [ 3078 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111011111101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3079 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3080 ],
            "Q": [ 1365 ],
            "R": [ 1369 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111101010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1310 ],
            "I1": [ 3081 ],
            "I2": [ 3082 ],
            "I3": [ 3039 ],
            "O": [ 3080 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1310 ],
            "I3": [ 3082 ],
            "O": [ 3060 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1316 ],
            "I3": [ 3083 ],
            "O": [ 3081 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1316 ],
            "I2": [ 1322 ],
            "I3": [ 3084 ],
            "O": [ 3082 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1310 ],
            "I2": [ 3071 ],
            "I3": [ 3084 ],
            "O": [ 3039 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1316 ],
            "I3": [ 1322 ],
            "O": [ 3071 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1328 ],
            "I3": [ 3085 ],
            "O": [ 3084 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3085 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3086 ],
            "Q": [ 1419 ],
            "R": [ 3031 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3087 ],
            "I1": [ 3088 ],
            "I2": [ 3029 ],
            "I3": [ 3089 ],
            "O": [ 3086 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010100010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1316 ],
            "I1": [ 1322 ],
            "I2": [ 1328 ],
            "I3": [ 1334 ],
            "O": [ 3087 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3088 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1328 ],
            "I1": [ 1334 ],
            "I2": [ 1340 ],
            "I3": [ 3071 ],
            "O": [ 3089 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3090 ],
            "Q": [ 1364 ],
            "R": [ 1369 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3032 ],
            "I1": [ 3091 ],
            "I2": [ 3092 ],
            "I3": [ 3039 ],
            "O": [ 3090 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1310 ],
            "I3": [ 1316 ],
            "O": [ 3032 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110011010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3037 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1310 ],
            "I2": [ 1316 ],
            "I3": [ 3093 ],
            "O": [ 3038 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110111101011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3093 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1322 ],
            "I2": [ 1340 ],
            "I3": [ 3094 ],
            "O": [ 3091 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1310 ],
            "I1": [ 1316 ],
            "I2": [ 3095 ],
            "I3": [ 3096 ],
            "O": [ 3092 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3095 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3096 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3097 ],
            "Q": [ 1422 ],
            "R": [ 1369 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3098 ],
            "I3": [ 3039 ],
            "O": [ 3097 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000001010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1310 ],
            "I1": [ 1316 ],
            "I2": [ 3083 ],
            "I3": [ 3099 ],
            "O": [ 3098 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3083 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3099 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3100 ],
            "Q": [ 2678 ],
            "R": [ 3031 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3101 ],
            "I2": [ 3102 ],
            "I3": [ 3103 ],
            "O": [ 3100 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000101010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1316 ],
            "I1": [ 1322 ],
            "I2": [ 1328 ],
            "I3": [ 1334 ],
            "O": [ 3101 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010000000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3102 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1328 ],
            "I1": [ 1334 ],
            "I2": [ 1340 ],
            "I3": [ 3104 ],
            "O": [ 3103 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1328 ],
            "I1": [ 1334 ],
            "I2": [ 1340 ],
            "I3": [ 3104 ],
            "O": [ 3105 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1316 ],
            "I1": [ 3106 ],
            "I2": [ 3105 ],
            "I3": [ 3031 ],
            "O": [ 3107 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3059 ],
            "I3": [ 3107 ],
            "O": [ 881 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3063 ],
            "I1": [ 3065 ],
            "I2": [ 3031 ],
            "I3": [ 3059 ],
            "O": [ 890 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011010110000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3106 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1316 ],
            "I2": [ 1322 ],
            "I3": [ 3108 ],
            "O": [ 3104 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010110111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1316 ],
            "I1": [ 1322 ],
            "I2": [ 3108 ],
            "I3": [ 3109 ],
            "O": [ 3051 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1316 ],
            "I1": [ 1322 ],
            "I2": [ 3108 ],
            "I3": [ 3110 ],
            "O": [ 3053 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101101110101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3111 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110111100011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3110 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001100011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3109 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3108 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3112 ],
            "Q": [ 2677 ],
            "R": [ 3031 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010001000100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1316 ],
            "I1": [ 3113 ],
            "I2": [ 3094 ],
            "I3": [ 3114 ],
            "O": [ 3112 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000001000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3113 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0010100000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3094 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3114 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3115 ],
            "Q": [ 2676 ],
            "R": [ 3031 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1316 ],
            "I2": [ 3116 ],
            "I3": [ 3117 ],
            "O": [ 3115 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100011010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3116 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000001000110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3117 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3118 ],
            "Q": [ 2675 ],
            "R": [ 3031 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3116 ],
            "I2": [ 1316 ],
            "I3": [ 3076 ],
            "O": [ 3118 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3075 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1322 ],
            "I1": [ 1328 ],
            "I2": [ 1334 ],
            "I3": [ 1340 ],
            "O": [ 3076 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1310 ],
            "I3": [ 3039 ],
            "O": [ 3019 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 888 ],
            "Q": [ 2654 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 887 ],
            "Q": [ 2701 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3059 ],
            "Q": [ 2512 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3061 ],
            "Q": [ 2514 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3052 ],
            "Q": [ 2515 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3119 ],
            "Q": [ 2516 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3059 ],
            "I3": [ 3120 ],
            "O": [ 3119 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3121 ],
            "I1": [ 3122 ],
            "I2": [ 3052 ],
            "I3": [ 3061 ],
            "O": [ 3123 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1316 ],
            "I1": [ 3111 ],
            "I2": [ 3110 ],
            "I3": [ 3031 ],
            "O": [ 3120 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3054 ],
            "Q": [ 2522 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1212 ],
            "Q": [ 2685 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1214 ],
            "Q": [ 2684 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1281 ],
            "Q": [ 2696 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1350 ],
            "Q": [ 2704 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1376 ],
            "Q": [ 2711 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 886 ],
            "Q": [ 2716 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1382 ],
            "Q": [ 2719 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1388 ],
            "Q": [ 2727 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1394 ],
            "Q": [ 2735 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1400 ],
            "Q": [ 2742 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1406 ],
            "Q": [ 2749 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1216 ],
            "Q": [ 2756 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1223 ],
            "Q": [ 2763 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1229 ],
            "Q": [ 2770 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1235 ],
            "Q": [ 2778 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1241 ],
            "Q": [ 2655 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 885 ],
            "Q": [ 2724 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1247 ],
            "Q": [ 2656 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1253 ],
            "Q": [ 2657 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_32": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1259 ],
            "Q": [ 2658 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_33": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1265 ],
            "Q": [ 2659 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_34": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1271 ],
            "Q": [ 2660 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_35": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1283 ],
            "Q": [ 2661 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_36": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1289 ],
            "Q": [ 2662 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_37": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1295 ],
            "Q": [ 2663 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_38": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1304 ],
            "Q": [ 2664 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_39": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1310 ],
            "Q": [ 2666 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 884 ],
            "Q": [ 2732 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_40": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1316 ],
            "Q": [ 2667 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_41": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1322 ],
            "Q": [ 2668 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_42": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1328 ],
            "Q": [ 2669 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_43": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1334 ],
            "Q": [ 2670 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_44": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1340 ],
            "Q": [ 2671 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_45": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1353 ],
            "Q": [ 2672 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_46": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1359 ],
            "Q": [ 2673 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 883 ],
            "Q": [ 2506 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 882 ],
            "Q": [ 2508 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 881 ],
            "Q": [ 2509 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 889 ],
            "Q": [ 2510 ]
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:64.2-66.5|./verilog/cpu.v:214.8-218.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 890 ],
            "Q": [ 2511 ]
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:91.2-93.5|./verilog/cpu.v:313.8-317.4|/usr/bin/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3124 ],
            "Q": [ 21 ],
            "R": [ 1370 ]
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1422 ],
            "I1": [ 1364 ],
            "I2": [ 1419 ],
            "I3": [ 1420 ],
            "O": [ 3124 ]
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1420 ],
            "I3": [ 1421 ],
            "O": [ 2863 ]
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010101010101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 2680 ],
            "I1": [ 2861 ],
            "I2": [ 2851 ],
            "I3": [ 2863 ],
            "O": [ 2775 ]
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1422 ],
            "I1": [ 1364 ],
            "I2": [ 1365 ],
            "I3": [ 1366 ],
            "O": [ 2774 ]
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111001011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1422 ],
            "I1": [ 1364 ],
            "I2": [ 1365 ],
            "I3": [ 1366 ],
            "O": [ 2861 ]
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1364 ],
            "I2": [ 1365 ],
            "I3": [ 1366 ],
            "O": [ 2851 ]
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1422 ],
            "I3": [ 1420 ],
            "O": [ 2650 ]
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1365 ],
            "I3": [ 1366 ],
            "O": [ 1420 ]
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1220 ],
            "I3": [ 736 ],
            "O": [ 1370 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1536 ],
            "Q": [ 1193 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1537 ],
            "Q": [ 1205 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1538 ],
            "Q": [ 932 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_100": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2254 ],
            "Q": [ 1043 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_101": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2273 ],
            "Q": [ 1012 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_102": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2295 ],
            "Q": [ 1009 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_103": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 727 ],
            "Q": [ 1010 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_104": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2326 ],
            "Q": [ 1011 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_105": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 725 ],
            "Q": [ 980 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_106": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 661 ],
            "Q": [ 977 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_107": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 688 ],
            "Q": [ 978 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_108": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 610 ],
            "Q": [ 979 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_109": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 602 ],
            "Q": [ 937 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1571 ],
            "Q": [ 1206 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_110": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 587 ],
            "Q": [ 934 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_111": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 571 ],
            "Q": [ 935 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_112": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2377 ],
            "Q": [ 936 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1579 ],
            "Q": [ 2477 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1581 ],
            "Q": [ 2496 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1583 ],
            "Q": [ 2497 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1585 ],
            "Q": [ 2475 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1587 ],
            "Q": [ 2492 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 743 ],
            "Q": [ 1617 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 745 ],
            "Q": [ 1644 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 782 ],
            "Q": [ 1679 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1681 ],
            "Q": [ 1194 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 819 ],
            "Q": [ 1694 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 831 ],
            "Q": [ 1714 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 834 ],
            "Q": [ 1747 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 837 ],
            "Q": [ 1784 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 840 ],
            "Q": [ 1812 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 843 ],
            "Q": [ 1877 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 846 ],
            "Q": [ 1915 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 747 ],
            "Q": [ 1950 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 751 ],
            "Q": [ 1978 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 756 ],
            "Q": [ 2023 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2026 ],
            "Q": [ 1196 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 759 ],
            "Q": [ 2057 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 762 ],
            "Q": [ 2139 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_32": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 765 ],
            "Q": [ 2169 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_33": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 768 ],
            "Q": [ 2203 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_34": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 772 ],
            "Q": [ 2224 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_35": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 775 ],
            "Q": [ 2237 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_36": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 778 ],
            "Q": [ 2253 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_37": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 784 ],
            "Q": [ 2272 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_38": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 787 ],
            "Q": [ 2292 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_39": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 726 ],
            "Q": [ 3125 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2308 ],
            "Q": [ 1200 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_40": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 792 ],
            "Q": [ 2323 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_41": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 724 ],
            "Q": [ 721 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_42": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 660 ],
            "Q": [ 656 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_43": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 687 ],
            "Q": [ 685 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_44": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 609 ],
            "Q": [ 608 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_45": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 601 ],
            "Q": [ 596 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_46": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 586 ],
            "Q": [ 582 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_47": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 570 ],
            "Q": [ 563 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_48": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 825 ],
            "Q": [ 556 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_49": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3126 ],
            "Q": [ 1616 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_49_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 743 ],
            "I2": [ 572 ],
            "I3": [ 3126 ],
            "O": [ 3127 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_49_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1588 ],
            "I2": [ 1174 ],
            "I3": [ 3128 ],
            "O": [ 3126 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_49_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1618 ],
            "I2": [ 1411 ],
            "I3": [ 1425 ],
            "O": [ 3128 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2336 ],
            "Q": [ 1176 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_50": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3129 ],
            "Q": [ 1645 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 745 ],
            "I2": [ 572 ],
            "I3": [ 3129 ],
            "O": [ 3130 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1619 ],
            "I2": [ 1174 ],
            "I3": [ 3131 ],
            "O": [ 3129 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1646 ],
            "I2": [ 1276 ],
            "I3": [ 1425 ],
            "O": [ 3131 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_51": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3132 ],
            "Q": [ 1678 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 782 ],
            "I2": [ 572 ],
            "I3": [ 3132 ],
            "O": [ 3133 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1647 ],
            "I2": [ 1174 ],
            "I3": [ 3134 ],
            "O": [ 3132 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1680 ],
            "I2": [ 1345 ],
            "I3": [ 1425 ],
            "O": [ 3134 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_52": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3135 ],
            "Q": [ 1695 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 819 ],
            "I2": [ 572 ],
            "I3": [ 3135 ],
            "O": [ 3136 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1682 ],
            "I2": [ 1174 ],
            "I3": [ 3137 ],
            "O": [ 3135 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1696 ],
            "I2": [ 1371 ],
            "I3": [ 1425 ],
            "O": [ 3137 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_53": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3138 ],
            "Q": [ 1715 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 831 ],
            "I2": [ 572 ],
            "I3": [ 3138 ],
            "O": [ 3139 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1697 ],
            "I2": [ 1174 ],
            "I3": [ 3140 ],
            "O": [ 3138 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1716 ],
            "I2": [ 1377 ],
            "I3": [ 1425 ],
            "O": [ 3140 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_54": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3141 ],
            "Q": [ 1746 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 834 ],
            "I2": [ 572 ],
            "I3": [ 3141 ],
            "O": [ 3142 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1717 ],
            "I2": [ 1174 ],
            "I3": [ 3143 ],
            "O": [ 3141 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1748 ],
            "I2": [ 1383 ],
            "I3": [ 1425 ],
            "O": [ 3143 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_55": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3144 ],
            "Q": [ 1783 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_55_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 837 ],
            "I2": [ 572 ],
            "I3": [ 3144 ],
            "O": [ 3145 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_55_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1749 ],
            "I2": [ 1174 ],
            "I3": [ 3146 ],
            "O": [ 3144 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_55_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1785 ],
            "I2": [ 1389 ],
            "I3": [ 1425 ],
            "O": [ 3146 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_56": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3147 ],
            "Q": [ 1811 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 840 ],
            "I2": [ 572 ],
            "I3": [ 3147 ],
            "O": [ 3148 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1786 ],
            "I2": [ 1174 ],
            "I3": [ 3149 ],
            "O": [ 3147 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1813 ],
            "I2": [ 1395 ],
            "I3": [ 1425 ],
            "O": [ 3149 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_57": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3150 ],
            "Q": [ 1878 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 843 ],
            "I2": [ 572 ],
            "I3": [ 3150 ],
            "O": [ 3151 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1814 ],
            "I2": [ 1174 ],
            "I3": [ 3152 ],
            "O": [ 3150 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1879 ],
            "I2": [ 1401 ],
            "I3": [ 1425 ],
            "O": [ 3152 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_58": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3153 ],
            "Q": [ 1914 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 846 ],
            "I2": [ 572 ],
            "I3": [ 3153 ],
            "O": [ 3154 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1880 ],
            "I2": [ 1174 ],
            "I3": [ 3155 ],
            "O": [ 3153 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1916 ],
            "I2": [ 1407 ],
            "I3": [ 1425 ],
            "O": [ 3155 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_59": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3156 ],
            "Q": [ 1949 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 747 ],
            "I2": [ 572 ],
            "I3": [ 3156 ],
            "O": [ 3157 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1917 ],
            "I2": [ 1174 ],
            "I3": [ 3158 ],
            "O": [ 3156 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1951 ],
            "I2": [ 1217 ],
            "I3": [ 1425 ],
            "O": [ 3158 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2354 ],
            "Q": [ 1202 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_60": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3159 ],
            "Q": [ 1977 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 751 ],
            "I2": [ 572 ],
            "I3": [ 3159 ],
            "O": [ 3160 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1952 ],
            "I2": [ 1174 ],
            "I3": [ 3161 ],
            "O": [ 3159 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1979 ],
            "I2": [ 1224 ],
            "I3": [ 1425 ],
            "O": [ 3161 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_61": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3162 ],
            "Q": [ 2024 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 756 ],
            "I2": [ 572 ],
            "I3": [ 3162 ],
            "O": [ 3163 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1980 ],
            "I2": [ 1174 ],
            "I3": [ 3164 ],
            "O": [ 3162 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2025 ],
            "I2": [ 1230 ],
            "I3": [ 1425 ],
            "O": [ 3164 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_62": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3165 ],
            "Q": [ 2056 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 759 ],
            "I2": [ 572 ],
            "I3": [ 3165 ],
            "O": [ 3166 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2027 ],
            "I2": [ 1174 ],
            "I3": [ 3167 ],
            "O": [ 3165 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2058 ],
            "I2": [ 1236 ],
            "I3": [ 1425 ],
            "O": [ 3167 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_63": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3168 ],
            "Q": [ 2140 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_63_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 762 ],
            "I2": [ 572 ],
            "I3": [ 3168 ],
            "O": [ 3169 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_63_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2059 ],
            "I2": [ 1174 ],
            "I3": [ 3170 ],
            "O": [ 3168 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_63_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2142 ],
            "I2": [ 1242 ],
            "I3": [ 1425 ],
            "O": [ 3170 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_64": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3171 ],
            "Q": [ 2170 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 765 ],
            "I2": [ 572 ],
            "I3": [ 3171 ],
            "O": [ 3172 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2143 ],
            "I2": [ 1174 ],
            "I3": [ 3173 ],
            "O": [ 3171 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2172 ],
            "I2": [ 1248 ],
            "I3": [ 1425 ],
            "O": [ 3173 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_65": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3174 ],
            "Q": [ 2202 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 768 ],
            "I2": [ 572 ],
            "I3": [ 3174 ],
            "O": [ 3175 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2173 ],
            "I2": [ 1174 ],
            "I3": [ 3176 ],
            "O": [ 3174 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2205 ],
            "I2": [ 1254 ],
            "I3": [ 1425 ],
            "O": [ 3176 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_66": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3177 ],
            "Q": [ 2223 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 772 ],
            "I2": [ 572 ],
            "I3": [ 3177 ],
            "O": [ 3178 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2206 ],
            "I2": [ 1174 ],
            "I3": [ 3179 ],
            "O": [ 3177 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2225 ],
            "I2": [ 1260 ],
            "I3": [ 1425 ],
            "O": [ 3179 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_67": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3180 ],
            "Q": [ 2238 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_67_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 775 ],
            "I2": [ 572 ],
            "I3": [ 3180 ],
            "O": [ 3181 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_67_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2226 ],
            "I2": [ 1174 ],
            "I3": [ 3182 ],
            "O": [ 3180 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_67_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2239 ],
            "I2": [ 1266 ],
            "I3": [ 1425 ],
            "O": [ 3182 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_68": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3183 ],
            "Q": [ 2252 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 778 ],
            "I2": [ 572 ],
            "I3": [ 3183 ],
            "O": [ 3184 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2240 ],
            "I2": [ 1174 ],
            "I3": [ 3185 ],
            "O": [ 3183 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2254 ],
            "I2": [ 1272 ],
            "I3": [ 1425 ],
            "O": [ 3185 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_69": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3186 ],
            "Q": [ 2271 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_69_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 784 ],
            "I2": [ 572 ],
            "I3": [ 3186 ],
            "O": [ 3187 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_69_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2255 ],
            "I2": [ 1174 ],
            "I3": [ 3188 ],
            "O": [ 3186 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_69_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2273 ],
            "I2": [ 1284 ],
            "I3": [ 1425 ],
            "O": [ 3188 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2375 ],
            "Q": [ 1209 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_70": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3189 ],
            "Q": [ 2293 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_70_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 787 ],
            "I2": [ 572 ],
            "I3": [ 3189 ],
            "O": [ 3190 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_70_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2274 ],
            "I2": [ 1174 ],
            "I3": [ 3191 ],
            "O": [ 3189 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_70_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2295 ],
            "I2": [ 1290 ],
            "I3": [ 1425 ],
            "O": [ 3191 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_71": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3192 ],
            "Q": [ 3193 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_71_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 726 ],
            "I2": [ 572 ],
            "I3": [ 3192 ],
            "O": [ 3194 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_71_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2296 ],
            "I2": [ 1174 ],
            "I3": [ 3195 ],
            "O": [ 3192 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_71_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 727 ],
            "I2": [ 1296 ],
            "I3": [ 1425 ],
            "O": [ 3195 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_72": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3196 ],
            "Q": [ 2324 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_72_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 792 ],
            "I2": [ 572 ],
            "I3": [ 3196 ],
            "O": [ 3197 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_72_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2309 ],
            "I2": [ 1174 ],
            "I3": [ 3198 ],
            "O": [ 3196 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_72_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2326 ],
            "I2": [ 1425 ],
            "I3": [ 1305 ],
            "O": [ 3198 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_73": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3199 ],
            "Q": [ 722 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_73_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 724 ],
            "I2": [ 572 ],
            "I3": [ 3199 ],
            "O": [ 3200 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_73_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2327 ],
            "I2": [ 1174 ],
            "I3": [ 3201 ],
            "O": [ 3199 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_73_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 725 ],
            "I2": [ 1425 ],
            "I3": [ 1311 ],
            "O": [ 3201 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_74": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3202 ],
            "Q": [ 657 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_74_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 660 ],
            "I2": [ 572 ],
            "I3": [ 3202 ],
            "O": [ 3203 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_74_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2328 ],
            "I2": [ 1174 ],
            "I3": [ 3204 ],
            "O": [ 3202 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_74_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 661 ],
            "I2": [ 1425 ],
            "I3": [ 1317 ],
            "O": [ 3204 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_75": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3205 ],
            "Q": [ 686 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_75_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 687 ],
            "I2": [ 572 ],
            "I3": [ 3205 ],
            "O": [ 3206 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_75_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2329 ],
            "I2": [ 1174 ],
            "I3": [ 3207 ],
            "O": [ 3205 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_75_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 688 ],
            "I2": [ 1425 ],
            "I3": [ 1323 ],
            "O": [ 3207 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_76": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3208 ],
            "Q": [ 607 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_76_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 609 ],
            "I2": [ 572 ],
            "I3": [ 3208 ],
            "O": [ 3209 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_76_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2330 ],
            "I2": [ 1174 ],
            "I3": [ 3210 ],
            "O": [ 3208 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_76_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1425 ],
            "I2": [ 610 ],
            "I3": [ 1329 ],
            "O": [ 3210 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_77": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3211 ],
            "Q": [ 597 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_77_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 601 ],
            "I2": [ 572 ],
            "I3": [ 3211 ],
            "O": [ 3212 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_77_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2331 ],
            "I2": [ 1174 ],
            "I3": [ 3213 ],
            "O": [ 3211 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_77_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1425 ],
            "I2": [ 602 ],
            "I3": [ 1335 ],
            "O": [ 3213 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_78": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3214 ],
            "Q": [ 581 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_78_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 586 ],
            "I2": [ 572 ],
            "I3": [ 3214 ],
            "O": [ 3215 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_78_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1174 ],
            "I2": [ 2332 ],
            "I3": [ 3216 ],
            "O": [ 3214 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_78_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1425 ],
            "I2": [ 587 ],
            "I3": [ 1341 ],
            "O": [ 3216 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_79": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3217 ],
            "Q": [ 562 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_79_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 570 ],
            "I2": [ 572 ],
            "I3": [ 3217 ],
            "O": [ 3218 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_79_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1174 ],
            "I2": [ 2333 ],
            "I3": [ 3219 ],
            "O": [ 3217 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_79_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1425 ],
            "I2": [ 571 ],
            "I3": [ 1354 ],
            "O": [ 3219 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2376 ],
            "Q": [ 931 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_80": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3220 ],
            "Q": [ 555 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_80_D_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 825 ],
            "I2": [ 572 ],
            "I3": [ 3220 ],
            "O": [ 3221 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_80_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1174 ],
            "I2": [ 2334 ],
            "I3": [ 3222 ],
            "O": [ 3220 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_80_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1425 ],
            "I2": [ 2377 ],
            "I3": [ 1360 ],
            "O": [ 3222 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_81": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1618 ],
            "Q": [ 1172 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_82": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1646 ],
            "Q": [ 1169 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_83": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1680 ],
            "Q": [ 1170 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_84": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1696 ],
            "Q": [ 1171 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_85": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1716 ],
            "Q": [ 1140 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_86": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1748 ],
            "Q": [ 1137 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_87": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1785 ],
            "Q": [ 1138 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_88": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1813 ],
            "Q": [ 1139 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_89": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1879 ],
            "Q": [ 1108 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2407 ],
            "Q": [ 1180 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_90": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1916 ],
            "Q": [ 1105 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_91": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1951 ],
            "Q": [ 1106 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_92": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1979 ],
            "Q": [ 1107 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_93": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2025 ],
            "Q": [ 1076 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_94": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2058 ],
            "Q": [ 1073 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_95": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2142 ],
            "Q": [ 1074 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_96": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2172 ],
            "Q": [ 1075 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_97": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2205 ],
            "Q": [ 1044 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_98": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2225 ],
            "Q": [ 1041 ]
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_99": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2239 ],
            "Q": [ 1042 ]
          }
        },
        "processor.register_files.rdAddrA_buf_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3059 ],
            "Q": [ 3223 ]
          }
        },
        "processor.register_files.rdAddrA_buf_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3061 ],
            "Q": [ 3224 ]
          }
        },
        "processor.register_files.rdAddrA_buf_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3052 ],
            "Q": [ 3225 ]
          }
        },
        "processor.register_files.rdAddrA_buf_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3119 ],
            "Q": [ 3226 ]
          }
        },
        "processor.register_files.rdAddrA_buf_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3054 ],
            "Q": [ 3227 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 883 ],
            "Q": [ 3228 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 882 ],
            "Q": [ 3229 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 881 ],
            "Q": [ 3230 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 889 ],
            "Q": [ 3231 ]
          }
        },
        "processor.register_files.rdAddrB_buf_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 890 ],
            "Q": [ 3232 ]
          }
        },
        "processor.register_files.regfile.0.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465 ],
            "RADDR": [ 890, 889, 881, 882, 883, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 880 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 3007, 2965, 2983, 2944, 2995, 2954, 2972, 2934, 3001, 2960, 2977, 2939, 2989, 2949, 3233, 2929 ],
            "RE": [ "1" ],
            "WADDR": [ 3055, 3069, 3122, 3121, 3058, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 880 ],
            "WCLKE": [ 2464 ],
            "WDATA": [ 3004, 2613, 2980, 2601, 2992, 2607, 2619, 2594, 2998, 2610, 2622, 2597, 2986, 2604, 2616, 2591 ],
            "WE": [ "1" ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_10_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2607 ],
            "Q": [ 2953 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_11_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2992 ],
            "Q": [ 2994 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_12_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2601 ],
            "Q": [ 2943 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_13_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2980 ],
            "Q": [ 2982 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_13_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2982 ],
            "I2": [ 2558 ],
            "I3": [ 3234 ],
            "O": [ 3010 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_14_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2613 ],
            "Q": [ 2964 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_15_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3004 ],
            "Q": [ 3006 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3235 ],
            "Q": [ 2869 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_1_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2616 ],
            "Q": [ 3236 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_1_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3237 ],
            "I2": [ 3238 ],
            "I3": [ 3239 ],
            "O": [ 3235 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010010100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3058 ],
            "I1": [ 3069 ],
            "I2": [ 883 ],
            "I3": [ 889 ],
            "O": [ 3237 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3121 ],
            "I1": [ 2464 ],
            "I2": [ 882 ],
            "I3": [ 3070 ],
            "O": [ 3238 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001001000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3122 ],
            "I1": [ 3055 ],
            "I2": [ 890 ],
            "I3": [ 881 ],
            "O": [ 3239 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2604 ],
            "Q": [ 2948 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2986 ],
            "Q": [ 2988 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2597 ],
            "Q": [ 2938 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2622 ],
            "Q": [ 2976 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2610 ],
            "Q": [ 2959 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_7_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2998 ],
            "Q": [ 3000 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_8_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2594 ],
            "Q": [ 2933 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_9_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2619 ],
            "Q": [ 2971 ]
          }
        },
        "processor.register_files.regfile.0.0_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2591 ],
            "Q": [ 2928 ]
          }
        },
        "processor.register_files.regfile.0.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465 ],
            "RADDR": [ 890, 889, 881, 882, 883, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 880 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 3240, 2905, 3241, 2885, 3242, 2895, 3243, 2875, 3244, 2900, 3245, 2880, 3246, 2890, 2910, 2870 ],
            "RE": [ "1" ],
            "WADDR": [ 3055, 3069, 3122, 3121, 3058, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 880 ],
            "WCLKE": [ 2464 ],
            "WDATA": [ 2586, 2546, 2566, 2534, 2576, 2540, 2555, 2528, 2581, 2543, 2561, 2531, 2571, 2537, 2549, 2524 ],
            "WE": [ "1" ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_10_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2540 ],
            "Q": [ 2894 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_11_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2578 ],
            "I2": [ 2869 ],
            "I3": [ 3242 ],
            "O": [ 3247 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2576 ],
            "I2": [ 2866 ],
            "I3": [ 3247 ],
            "O": [ 2920 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_12_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2534 ],
            "Q": [ 2884 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_13_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2568 ],
            "I2": [ 2869 ],
            "I3": [ 3241 ],
            "O": [ 3248 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_13_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2566 ],
            "I2": [ 2866 ],
            "I3": [ 3248 ],
            "O": [ 2916 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_14_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2546 ],
            "Q": [ 2904 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_15_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2588 ],
            "I2": [ 2869 ],
            "I3": [ 3240 ],
            "O": [ 3249 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_15_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2586 ],
            "I2": [ 2866 ],
            "I3": [ 3249 ],
            "O": [ 2924 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_1_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2549 ],
            "Q": [ 2909 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_2_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2537 ],
            "Q": [ 2889 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2573 ],
            "I2": [ 2869 ],
            "I3": [ 3246 ],
            "O": [ 3250 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2571 ],
            "I2": [ 2866 ],
            "I3": [ 3250 ],
            "O": [ 2918 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_4_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2531 ],
            "Q": [ 2879 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_5_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2563 ],
            "I2": [ 2869 ],
            "I3": [ 3245 ],
            "O": [ 3251 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_5_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2561 ],
            "I2": [ 2866 ],
            "I3": [ 3251 ],
            "O": [ 2914 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_6_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2543 ],
            "Q": [ 2899 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_7_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2583 ],
            "I2": [ 2869 ],
            "I3": [ 3244 ],
            "O": [ 3252 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_7_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2581 ],
            "I2": [ 2866 ],
            "I3": [ 3252 ],
            "O": [ 2922 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_8_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2528 ],
            "Q": [ 2874 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_9_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2557 ],
            "I2": [ 2869 ],
            "I3": [ 3243 ],
            "O": [ 3253 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_9_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2555 ],
            "I2": [ 2866 ],
            "I3": [ 3253 ],
            "O": [ 2912 ]
          }
        },
        "processor.register_files.regfile.0.1_RDATA_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2524 ],
            "Q": [ 2868 ]
          }
        },
        "processor.register_files.regfile.1.0": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465 ],
            "RADDR": [ 3054, 3119, 3052, 3061, 3059, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 880 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 3254, 3255, 3234, 3256, 3257, 3258, 3259, 3260, 3261, 3262, 3263, 3264, 3265, 3266, 3267, 3268 ],
            "RE": [ "1" ],
            "WADDR": [ 3055, 3069, 3122, 3121, 3058, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 880 ],
            "WCLKE": [ 2464 ],
            "WDATA": [ 3004, 2613, 2980, 2601, 2992, 2607, 2619, 2594, 2998, 2610, 2622, 2597, 2986, 2604, 2616, 2591 ],
            "WE": [ "1" ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_10_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2953 ],
            "I2": [ 2558 ],
            "I3": [ 3258 ],
            "O": [ 2608 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_11_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2994 ],
            "I2": [ 2558 ],
            "I3": [ 3257 ],
            "O": [ 3269 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_11_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2992 ],
            "I2": [ 2525 ],
            "I3": [ 3269 ],
            "O": [ 3014 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_12_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2943 ],
            "I2": [ 2558 ],
            "I3": [ 3256 ],
            "O": [ 2602 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_13_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3270 ],
            "Q": [ 2558 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_13_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000001000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3069 ],
            "I1": [ 3057 ],
            "I2": [ 3123 ],
            "I3": [ 3119 ],
            "O": [ 3270 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_14_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2964 ],
            "I2": [ 2558 ],
            "I3": [ 3255 ],
            "O": [ 2614 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_15_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2558 ],
            "I2": [ 3006 ],
            "I3": [ 3254 ],
            "O": [ 3271 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_15_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3004 ],
            "I2": [ 2525 ],
            "I3": [ 3271 ],
            "O": [ 3018 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_15_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 2517 ],
            "I3": [ 2507 ],
            "O": [ 2513 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3236 ],
            "I2": [ 2558 ],
            "I3": [ 3267 ],
            "O": [ 2617 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2948 ],
            "I2": [ 2558 ],
            "I3": [ 3266 ],
            "O": [ 2605 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2988 ],
            "I2": [ 2558 ],
            "I3": [ 3265 ],
            "O": [ 3272 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_3_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2986 ],
            "I2": [ 2525 ],
            "I3": [ 3272 ],
            "O": [ 3012 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_4_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2938 ],
            "I2": [ 2558 ],
            "I3": [ 3264 ],
            "O": [ 2598 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_5_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2976 ],
            "I2": [ 2558 ],
            "I3": [ 3263 ],
            "O": [ 2623 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_6_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2959 ],
            "I2": [ 2558 ],
            "I3": [ 3262 ],
            "O": [ 2611 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_7_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3000 ],
            "I2": [ 2558 ],
            "I3": [ 3261 ],
            "O": [ 3273 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_7_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2998 ],
            "I2": [ 2525 ],
            "I3": [ 3273 ],
            "O": [ 3016 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_8_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2933 ],
            "I2": [ 2558 ],
            "I3": [ 3260 ],
            "O": [ 2595 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_9_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2971 ],
            "I2": [ 2558 ],
            "I3": [ 3259 ],
            "O": [ 2620 ]
          }
        },
        "processor.register_files.regfile.1.0_RDATA_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2928 ],
            "I2": [ 2558 ],
            "I3": [ 3268 ],
            "O": [ 2592 ]
          }
        },
        "processor.register_files.regfile.1.1": {
          "hide_name": 0,
          "type": "SB_RAM40_4K",
          "parameters": {
            "INIT_0": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx0000000000000000",
            "INIT_1": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_2": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_3": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_4": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_5": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_6": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_7": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_8": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_9": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_A": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_B": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_C": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_D": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_E": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "INIT_F": "xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx",
            "READ_MODE": "00",
            "WRITE_MODE": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765"
          },
          "port_directions": {
            "MASK": "input",
            "RADDR": "input",
            "RCLK": "input",
            "RCLKE": "input",
            "RDATA": "output",
            "RE": "input",
            "WADDR": "input",
            "WCLK": "input",
            "WCLKE": "input",
            "WDATA": "input",
            "WE": "input"
          },
          "connections": {
            "MASK": [ 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465 ],
            "RADDR": [ 3054, 3119, 3052, 3061, 3059, "0", "0", "0", "0", "0", "0" ],
            "RCLK": [ 880 ],
            "RCLKE": [ "1" ],
            "RDATA": [ 2589, 3274, 2569, 3275, 2579, 3276, 2559, 3277, 2584, 3278, 2564, 3279, 2574, 3280, 3281, 3282 ],
            "RE": [ "1" ],
            "WADDR": [ 3055, 3069, 3122, 3121, 3058, "0", "0", "0", "0", "0", "0" ],
            "WCLK": [ 880 ],
            "WCLKE": [ 2464 ],
            "WDATA": [ 2586, 2546, 2566, 2534, 2576, 2540, 2555, 2528, 2581, 2543, 2561, 2531, 2571, 2537, 2549, 2524 ],
            "WE": [ "1" ]
          }
        },
        "processor.register_files.regfile.1.1_RDATA_10_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2894 ],
            "I2": [ 2558 ],
            "I3": [ 3276 ],
            "O": [ 2541 ]
          }
        },
        "processor.register_files.regfile.1.1_RDATA_11_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2576 ],
            "Q": [ 2578 ]
          }
        },
        "processor.register_files.regfile.1.1_RDATA_12_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2884 ],
            "I2": [ 2558 ],
            "I3": [ 3275 ],
            "O": [ 2535 ]
          }
        },
        "processor.register_files.regfile.1.1_RDATA_13_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2566 ],
            "Q": [ 2568 ]
          }
        },
        "processor.register_files.regfile.1.1_RDATA_14_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2904 ],
            "I2": [ 2558 ],
            "I3": [ 3274 ],
            "O": [ 2547 ]
          }
        },
        "processor.register_files.regfile.1.1_RDATA_15_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2586 ],
            "Q": [ 2588 ]
          }
        },
        "processor.register_files.regfile.1.1_RDATA_1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2909 ],
            "I2": [ 2558 ],
            "I3": [ 3281 ],
            "O": [ 2550 ]
          }
        },
        "processor.register_files.regfile.1.1_RDATA_2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2889 ],
            "I2": [ 2558 ],
            "I3": [ 3280 ],
            "O": [ 2538 ]
          }
        },
        "processor.register_files.regfile.1.1_RDATA_3_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2571 ],
            "Q": [ 2573 ]
          }
        },
        "processor.register_files.regfile.1.1_RDATA_4_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2879 ],
            "I2": [ 2558 ],
            "I3": [ 3279 ],
            "O": [ 2532 ]
          }
        },
        "processor.register_files.regfile.1.1_RDATA_5_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2561 ],
            "Q": [ 2563 ]
          }
        },
        "processor.register_files.regfile.1.1_RDATA_6_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2899 ],
            "I2": [ 2558 ],
            "I3": [ 3278 ],
            "O": [ 2544 ]
          }
        },
        "processor.register_files.regfile.1.1_RDATA_7_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2581 ],
            "Q": [ 2583 ]
          }
        },
        "processor.register_files.regfile.1.1_RDATA_8_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2874 ],
            "I2": [ 2558 ],
            "I3": [ 3277 ],
            "O": [ 2529 ]
          }
        },
        "processor.register_files.regfile.1.1_RDATA_9_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2555 ],
            "Q": [ 2557 ]
          }
        },
        "processor.register_files.regfile.1.1_RDATA_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2868 ],
            "I2": [ 2558 ],
            "I3": [ 3282 ],
            "O": [ 2526 ]
          }
        },
        "processor.register_files.wrAddr_buf_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1579 ],
            "Q": [ 3058 ]
          }
        },
        "processor.register_files.wrAddr_buf_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1581 ],
            "Q": [ 3121 ]
          }
        },
        "processor.register_files.wrAddr_buf_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1583 ],
            "Q": [ 3122 ]
          }
        },
        "processor.register_files.wrAddr_buf_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1585 ],
            "Q": [ 3069 ]
          }
        },
        "processor.register_files.wrAddr_buf_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 1587 ],
            "Q": [ 3055 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3283 ],
            "Q": [ 2528 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_1": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3284 ],
            "Q": [ 2531 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_10": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3285 ],
            "Q": [ 2566 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1226 ],
            "I2": [ 1528 ],
            "I3": [ 3160 ],
            "O": [ 3285 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_11": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3286 ],
            "Q": [ 2571 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1232 ],
            "I2": [ 1528 ],
            "I3": [ 3163 ],
            "O": [ 3286 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_12": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3287 ],
            "Q": [ 2576 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1238 ],
            "I2": [ 1528 ],
            "I3": [ 3166 ],
            "O": [ 3287 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_13": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3288 ],
            "Q": [ 2581 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1244 ],
            "I2": [ 1528 ],
            "I3": [ 3169 ],
            "O": [ 3288 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_14": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3289 ],
            "Q": [ 2586 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1250 ],
            "I2": [ 1528 ],
            "I3": [ 3172 ],
            "O": [ 3289 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_15": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3290 ],
            "Q": [ 2591 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_15_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1256 ],
            "I2": [ 1528 ],
            "I3": [ 3175 ],
            "O": [ 3290 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_16": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3291 ],
            "Q": [ 2594 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_16_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1262 ],
            "I2": [ 1528 ],
            "I3": [ 3178 ],
            "O": [ 3291 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_17": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3292 ],
            "Q": [ 2597 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_17_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1268 ],
            "I2": [ 1528 ],
            "I3": [ 3181 ],
            "O": [ 3292 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_18": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3293 ],
            "Q": [ 2601 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_18_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1274 ],
            "I2": [ 1528 ],
            "I3": [ 3184 ],
            "O": [ 3293 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_19": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3294 ],
            "Q": [ 2604 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_19_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1286 ],
            "I2": [ 1528 ],
            "I3": [ 3187 ],
            "O": [ 3294 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1347 ],
            "I2": [ 1528 ],
            "I3": [ 3133 ],
            "O": [ 3284 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_2": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3295 ],
            "Q": [ 2534 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_20": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3296 ],
            "Q": [ 2607 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_20_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1292 ],
            "I2": [ 1528 ],
            "I3": [ 3190 ],
            "O": [ 3296 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_21": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3297 ],
            "Q": [ 2610 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_21_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1298 ],
            "I2": [ 1528 ],
            "I3": [ 3194 ],
            "O": [ 3297 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_22": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3298 ],
            "Q": [ 2613 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_22_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1307 ],
            "I2": [ 1528 ],
            "I3": [ 3197 ],
            "O": [ 3298 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_23": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3299 ],
            "Q": [ 2616 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_23_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1313 ],
            "I2": [ 1528 ],
            "I3": [ 3200 ],
            "O": [ 3299 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_24": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3300 ],
            "Q": [ 2619 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_24_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1319 ],
            "I2": [ 1528 ],
            "I3": [ 3203 ],
            "O": [ 3300 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_25": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3301 ],
            "Q": [ 2622 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_25_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1325 ],
            "I2": [ 1528 ],
            "I3": [ 3206 ],
            "O": [ 3301 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_26": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3302 ],
            "Q": [ 2980 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_26_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1331 ],
            "I2": [ 1528 ],
            "I3": [ 3209 ],
            "O": [ 3302 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_27": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3303 ],
            "Q": [ 2986 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_27_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1337 ],
            "I2": [ 1528 ],
            "I3": [ 3212 ],
            "O": [ 3303 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_28": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3304 ],
            "Q": [ 2992 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_28_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1343 ],
            "I2": [ 1528 ],
            "I3": [ 3215 ],
            "O": [ 3304 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_29": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3305 ],
            "Q": [ 2998 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_29_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1356 ],
            "I2": [ 1528 ],
            "I3": [ 3218 ],
            "O": [ 3305 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1373 ],
            "I2": [ 1528 ],
            "I3": [ 3136 ],
            "O": [ 3295 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_3": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3306 ],
            "Q": [ 2537 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_30": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3307 ],
            "Q": [ 3004 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_30_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1362 ],
            "I2": [ 1528 ],
            "I3": [ 3221 ],
            "O": [ 3307 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_31": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3308 ],
            "Q": [ 2524 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_31_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1413 ],
            "I2": [ 1528 ],
            "I3": [ 3127 ],
            "O": [ 3308 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1379 ],
            "I2": [ 1528 ],
            "I3": [ 3139 ],
            "O": [ 3306 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_4": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3309 ],
            "Q": [ 2540 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1385 ],
            "I2": [ 1528 ],
            "I3": [ 3142 ],
            "O": [ 3309 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_5": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3310 ],
            "Q": [ 2543 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1391 ],
            "I2": [ 1528 ],
            "I3": [ 3145 ],
            "O": [ 3310 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_6": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3311 ],
            "Q": [ 2546 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1397 ],
            "I2": [ 1528 ],
            "I3": [ 3148 ],
            "O": [ 3311 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_7": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3312 ],
            "Q": [ 2549 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1403 ],
            "I2": [ 1528 ],
            "I3": [ 3151 ],
            "O": [ 3312 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_8": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3313 ],
            "Q": [ 2555 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1409 ],
            "I2": [ 1528 ],
            "I3": [ 3154 ],
            "O": [ 3313 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_9": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 3314 ],
            "Q": [ 2561 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1219 ],
            "I2": [ 1528 ],
            "I3": [ 3157 ],
            "O": [ 3314 ]
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1278 ],
            "I2": [ 1528 ],
            "I3": [ 3130 ],
            "O": [ 3283 ]
          }
        },
        "processor.register_files.write_buf_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:95.2-106.5|./verilog/cpu.v:246.10-255.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 2438 ],
            "Q": [ 3315 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3226 ],
            "I1": [ 3069 ],
            "I2": [ 3315 ],
            "I3": [ 3316 ],
            "O": [ 3317 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3069 ],
            "I1": [ 3231 ],
            "I2": [ 3315 ],
            "I3": [ 3318 ],
            "O": [ 3319 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3229 ],
            "I3": [ 3121 ],
            "O": [ 3318 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3320 ],
            "I1": [ 3319 ],
            "I2": [ 3321 ],
            "I3": [ 3322 ],
            "O": [ 2866 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2616 ],
            "I2": [ 2866 ],
            "I3": [ 3323 ],
            "O": [ 2967 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3236 ],
            "I2": [ 2869 ],
            "I3": [ 3233 ],
            "O": [ 3323 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3228 ],
            "I1": [ 3058 ],
            "I2": [ 3055 ],
            "I3": [ 3232 ],
            "O": [ 3320 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3069 ],
            "I2": [ 3055 ],
            "I3": [ 3324 ],
            "O": [ 3321 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3058 ],
            "I2": [ 3121 ],
            "I3": [ 3122 ],
            "O": [ 3324 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3230 ],
            "I1": [ 3122 ],
            "I2": [ 3325 ],
            "I3": [ 3326 ],
            "O": [ 3322 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3228 ],
            "I3": [ 3058 ],
            "O": [ 3325 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3229 ],
            "I3": [ 3121 ],
            "O": [ 3326 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3121 ],
            "I3": [ 3224 ],
            "O": [ 3316 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3327 ],
            "I1": [ 3317 ],
            "I2": [ 3321 ],
            "I3": [ 3328 ],
            "O": [ 2525 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3223 ],
            "I1": [ 3058 ],
            "I2": [ 3055 ],
            "I3": [ 3227 ],
            "O": [ 3327 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 3225 ],
            "I1": [ 3122 ],
            "I2": [ 3329 ],
            "I3": [ 3330 ],
            "O": [ 3328 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3223 ],
            "I3": [ 3058 ],
            "O": [ 3329 ]
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 3121 ],
            "I3": [ 3224 ],
            "O": [ 3330 ]
          }
        },
        "processor.wb_mux.select_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:145.2-147.5|./verilog/cpu.v:395.9-399.4|/usr/bin/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 880 ],
            "D": [ 572 ],
            "Q": [ 557 ]
          }
        },
        "processor.wb_mux.select_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 3193 ],
            "I2": [ 3125 ],
            "I3": [ 557 ],
            "O": [ 2298 ]
          }
        },
        "processor.wb_mux.select_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 2956 ],
            "I2": [ 728 ],
            "I3": [ 659 ],
            "O": [ 2307 ]
          }
        },
        "processor.wb_mux.select_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 547 ],
            "I2": [ 548 ],
            "I3": [ 549 ],
            "O": [ 654 ]
          }
        }
      },
      "netnames": {
        "CLKHF_POWERUP": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "toplevel.v:52.7-52.20"
          }
        },
        "ENCLKHF": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "toplevel.v:51.7-51.14"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "toplevel.v:50.8-50.11"
          }
        },
        "clk_proc": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "src": "toplevel.v:47.8-47.16"
          }
        },
        "data_WrData": {
          "hide_name": 0,
          "bits": [ 3331, 3332, 3333, 3334, 3335, 3336, 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362 ],
          "attributes": {
            "src": "toplevel.v:71.13-71.24",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_addr": {
          "hide_name": 0,
          "bits": [ 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394 ],
          "attributes": {
            "src": "toplevel.v:70.13-70.22",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_clk_stall": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "toplevel.v:48.8-48.22"
          }
        },
        "data_mem_inst.addr": {
          "hide_name": 0,
          "bits": [ 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394 ],
          "attributes": {
            "hdlname": "data_mem_inst addr",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:43.16-43.20",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.addr_buf": {
          "hide_name": 0,
          "bits": [ 19, 17, 274, 273, 272, 271, 270, 269, 268, 267, 15, 13, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst addr_buf",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:94.14-94.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 20, 21, 22 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 30, 16, 27, 24 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 28, 21, 29 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 32, 35, 40, 45 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 33, 34 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 54, 21, 50 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 55, 64, 58, 14 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 63, 21, 51 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 59, 65, 66, 67 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 75, 21, 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 80, 21, 47 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 90, 21, 49 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 76, 81, 86, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 95, 96, 97 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 101, 102, 103, 104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 72, 107, 108, 109 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 99, 105, 106 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 95, 101, 130, 129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 110, 128, 132, 131 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 72, 134, 135, 133 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 59, 87, 88, 89 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 140, 141 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 145, 125, 144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 68, 145, 59, 146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 152, 156, 149, 159 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 68, 147, 146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 125, 150, 142, 151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 68, 125, 144, 143 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 166, 158, 165 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 157, 158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 59, 148, 167, 169 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 72, 171, 172 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 98, 160, 177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 98, 178, 188 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 179, 186, 187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 179, 189, 196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 98, 190, 198 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 179, 197, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 183, 184 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 179, 185, 186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 136, 137, 138, 139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 125, 59, 164, 214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 95, 101, 221, 220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 110, 126, 222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 224, 225, 223 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 126, 226, 119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 230, 21, 31 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 95, 231, 232 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 101, 233, 234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ "0", 121, 122, 120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 240, 241, "1" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 242, 243, 244, 245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 37, 39 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 253, 242, 254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 259, 260, 261, 262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 110, 112, 240, 263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.addr_buf_block_addr": {
          "hide_name": 0,
          "bits": [ 274, 273, 272, 271, 270, 269, 268, 267, 15, 13 ],
          "attributes": {
            "hdlname": "data_mem_inst addr_buf_block_addr",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:111.14-111.33"
          }
        },
        "data_mem_inst.addr_buf_byte_offset": {
          "hide_name": 0,
          "bits": [ 19, 17 ],
          "attributes": {
            "hdlname": "data_mem_inst addr_buf_byte_offset",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:112.14-112.34"
          }
        },
        "data_mem_inst.buf0": {
          "hide_name": 0,
          "bits": [ 282, 290, 286, 294, 310, 318, 314, 322 ],
          "attributes": {
            "hdlname": "data_mem_inst buf0",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:122.14-122.18"
          }
        },
        "data_mem_inst.buf1": {
          "hide_name": 0,
          "bits": [ 334, 342, 338, 346, 368, 376, 372, 380 ],
          "attributes": {
            "hdlname": "data_mem_inst buf1",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:123.14-123.18"
          }
        },
        "data_mem_inst.buf2": {
          "hide_name": 0,
          "bits": [ 400, 408, 404, 412, 429, 437, 433, 441 ],
          "attributes": {
            "hdlname": "data_mem_inst buf2",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:124.14-124.18"
          }
        },
        "data_mem_inst.buf3": {
          "hide_name": 0,
          "bits": [ 457, 465, 461, 469, 490, 498, 494, 502 ],
          "attributes": {
            "hdlname": "data_mem_inst buf3",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:125.14-125.18"
          }
        },
        "data_mem_inst.clk": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "data_mem_inst clk",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:42.10-42.13"
          }
        },
        "data_mem_inst.clk_stall": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "hdlname": "data_mem_inst clk_stall",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:50.14-50.23"
          }
        },
        "data_mem_inst.clk_stall_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 734, 276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "data_mem_inst.data_block.0.0_WCLKE": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "data_mem_inst.data_block.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.0_WDATA_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 305, 303, 282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "data_mem_inst.data_block.0.1_WDATA": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.1_WDATA_1": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.1_WDATA_2": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.1_WDATA_3": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.2_RDATA": {
          "hide_name": 0,
          "bits": [ 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "data_mem_inst.data_block.0.2_WDATA": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_1": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 353, 308, 354, 355 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_2": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 358, 308, 359, 360 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_3": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 361, 308, 362, 363 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 364, 308, 365, 366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.2_WDATA_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 305, 357, 356, 334 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.3_RDATA": {
          "hide_name": 0,
          "bits": [ 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "data_mem_inst.data_block.0.3_WDATA": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_1": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 387, 308, 388, 389 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_2": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 390, 308, 391, 392 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_3": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 393, 308, 394, 395 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.3_WDATA_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 396, 308, 397, 398 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.4_RDATA": {
          "hide_name": 0,
          "bits": [ 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "data_mem_inst.data_block.0.4_WDATA": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_1": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 419, 308, 420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_2": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 422, 308, 423 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_3": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 424, 308, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 426, 308, 427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.4_WDATA_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 331, 421, 429 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.5_RDATA": {
          "hide_name": 0,
          "bits": [ 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "data_mem_inst.data_block.0.5_WDATA": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.5_WDATA_1": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.5_WDATA_1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 448, 308, 449 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.5_WDATA_2": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.5_WDATA_2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 450, 308, 451 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.5_WDATA_3": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.5_WDATA_3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 452, 308, 453 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.5_WDATA_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 454, 308, 455 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.6_RDATA": {
          "hide_name": 0,
          "bits": [ 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "data_mem_inst.data_block.0.6_WDATA": {
          "hide_name": 0,
          "bits": [ 475 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_1": {
          "hide_name": 0,
          "bits": [ 474 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 476, 308, 477, 478 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_2": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 480, 308, 481, 482 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_3": {
          "hide_name": 0,
          "bits": [ 472 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 483, 308, 484, 485 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 486, 308, 487, 488 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 305, 479, 356, 457 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.6_WDATA_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 17, 19, 356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.7_RDATA": {
          "hide_name": 0,
          "bits": [ 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "data_mem_inst.data_block.0.7_WDATA": {
          "hide_name": 0,
          "bits": [ 508 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_1": {
          "hide_name": 0,
          "bits": [ 507 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 509, 308, 510, 511 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_2": {
          "hide_name": 0,
          "bits": [ 506 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 512, 308, 513, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_3": {
          "hide_name": 0,
          "bits": [ 505 ],
          "attributes": {
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 515, 308, 516, 517 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.data_block.0.7_WDATA_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 518, 308, 519, 520 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "hdlname": "data_mem_inst led",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:49.16-49.19"
          }
        },
        "data_mem_inst.led_reg": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "data_mem_inst led_reg",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:55.14-55.21"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 116, 75, 523 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 529, 525 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 526, 527, 528 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 530 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI": {
          "hide_name": 0,
          "bits": [ 531 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 533 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 536 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 538 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 540 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 542 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 544 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 545, 547, 548, 549 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 116, 20, 251, 252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 111, 240, 193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 543 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 558, 547, 548, 549 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 116, 230, 238, 239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 145, 179, 180 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 547, 548, 549, 561 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 558, 527, 559 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 121, 179 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 567, 565, 568, 569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 573, 547, 548, 549 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 116, 28, 117, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 98, 575, 576 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 179, 181, 182 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 547, 548, 549, 580 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 573, 527, 574 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 99, 98 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 585, 584, 568, 569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 539 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 588, 547, 548, 549 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 116, 90, 227, 228 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 68, 125, 590, 593 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 547, 548, 549, 595 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 588, 527, 589 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 126, 125 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 600, 599, 568, 569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 537 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 603, 527, 604 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 605, 606, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 535 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 532 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 529, 524, 615 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 616 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 95, 101, 617, 618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 110, 529, 620, 619 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 72, 622, 623, 621 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 59, 77, 78, 79 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 69, 626, 627 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 98, 628, 576 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 69, 125, 631, 593 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 632, 633 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 59, 114, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 150, 639, 636, 642 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 72, 637, 638 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 110, 579, 643, 644 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 150, 646, 650 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 72, 647, 648, 649 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 68, 125, 630, 629 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 98, 591, 592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 652 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 526, 654, 655 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 658, 614, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 116, 80, 662 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 653, 534 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 653, 663, 664 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 615 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 664 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 128, 218, 219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 95, 101, 665, 668 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 110, 653, 670, 669 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 72, 672, 673, 671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 59, 82, 83, 84 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 676, 677 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 127 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 611, 654, 681 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 684, 683, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 611, 527, 612 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 689 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 116, 85, 666, 667 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 128, 59 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 690, 654 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 692 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 693 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 694 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 695 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 116, 54, 521 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 700, 697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 698, 527, 699 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 701 ],
          "attributes": {
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 702 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 700, 696, 616 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 705 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 95, 101, 706, 707 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 110, 700, 709, 708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 72, 711, 712, 710 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 59, 60, 61, 62 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 715, 716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 719 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 698, 654, 720 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 723, 704, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2956, 728, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.led_reg_SB_DFFE_Q_E": {
          "hide_name": 0,
          "bits": [ 522 ],
          "attributes": {
          }
        },
        "data_mem_inst.memread_buf": {
          "hide_name": 0,
          "bits": [ 734 ],
          "attributes": {
            "hdlname": "data_mem_inst memread_buf",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:83.8-83.19"
          }
        },
        "data_mem_inst.memread_buf_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 23, 733 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.memread_buf_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 739, 12, 738, 275 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.memwrite_buf": {
          "hide_name": 0,
          "bits": [ 739 ],
          "attributes": {
            "hdlname": "data_mem_inst memwrite_buf",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:84.8-84.20"
          }
        },
        "data_mem_inst.out1": {
          "hide_name": 0,
          "bits": [ 3395, 3396, 3397, 3398, 3399, 3400, 3401, 3402, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403, 3403 ],
          "attributes": {
            "hdlname": "data_mem_inst out1",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:190.13-190.17",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.out2": {
          "hide_name": 0,
          "bits": [ 3404, 3405, 3406, 3407, 3408, 3409, 3410, 3411, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412, 3412 ],
          "attributes": {
            "hdlname": "data_mem_inst out2",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:191.13-191.17",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.out3": {
          "hide_name": 0,
          "bits": [ 3413, 3414, 3415, 3416, 3417, 3418, 3419, 3420, 3421, 3422, 3423, 3424, 3425, 3426, 3427, 3428, 3429, 3429, 3429, 3429, 3429, 3429, 3429, 3429, 3429, 3429, 3429, 3429, 3429, 3429, 3429, 3429 ],
          "attributes": {
            "hdlname": "data_mem_inst out3",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:192.13-192.17",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.out5": {
          "hide_name": 0,
          "bits": [ 3430, 3431, 3432, 3433, 3434, 3435, 3436, 3437, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438, 3438 ],
          "attributes": {
            "hdlname": "data_mem_inst out5",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:194.13-194.17",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.read_data": {
          "hide_name": 0,
          "bits": [ 825, 570, 586, 601, 609, 687, 660, 724, 792, 726, 787, 784, 778, 775, 772, 768, 765, 762, 759, 756, 751, 747, 846, 843, 840, 837, 834, 831, 819, 782, 745, 743 ],
          "attributes": {
            "hdlname": "data_mem_inst read_data",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:48.20-48.29"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 746 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 750 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_11_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 752, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_12_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 757, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 758 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_13_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 760, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 761 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_14_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 763, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 764 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_15_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 766, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 767 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_16_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 769, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_17_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 773, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 774 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_18_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 776, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 777 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_19_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 779, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 744 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 780, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 783 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_20_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 785, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 786 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_21_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 788, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 789 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_22_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 790, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 791 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_23_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 793, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 794 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_24_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 795, 796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 797 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_25_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 307, 798, 799, 800 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 801 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_26_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 307, 802, 803, 804 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 805 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_27_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 307, 806, 807, 808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 809 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_28_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 307, 810, 811, 812 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 813 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_29_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 307, 814, 815, 816 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 781 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 817, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 820 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_30_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 307, 821, 822, 823 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 824 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 307, 826, 827, 828 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 818 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 829, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 830 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_4_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 832, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_5_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 835, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 836 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 838, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 839 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_7_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 841, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 842 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 844, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 845 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_9_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 847, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 741 ],
          "attributes": {
          }
        },
        "data_mem_inst.read_data_SB_DFFE_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 848, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.select2": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "hdlname": "data_mem_inst select2",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:188.7-188.14"
          }
        },
        "data_mem_inst.sign_mask": {
          "hide_name": 0,
          "bits": [ "x", 849, 879, 850 ],
          "attributes": {
            "hdlname": "data_mem_inst sign_mask",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:47.15-47.24"
          }
        },
        "data_mem_inst.sign_mask_buf": {
          "hide_name": 0,
          "bits": [ "x", 307, 308, 851 ],
          "attributes": {
            "hdlname": "data_mem_inst sign_mask_buf",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:99.13-99.26"
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_1_I3": {
          "hide_name": 0,
          "bits": [ 851, 796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 307, 753, 853, 854 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 307, 748, 749 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 851, 852 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 753, 770, 457, 400 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 770, 400, 282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.sign_mask_buf_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 753, 429, 754 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "data_mem_inst.state": {
          "hide_name": 0,
          "bits": [ 279, 278, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "signed": 1,
          "attributes": {
            "hdlname": "data_mem_inst state",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:60.12-60.17"
          }
        },
        "data_mem_inst.state_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "data_mem_inst.state_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
          }
        },
        "data_mem_inst.state_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 742 ],
          "attributes": {
          }
        },
        "data_mem_inst.word_buf": {
          "hide_name": 0,
          "bits": [ 282, 290, 286, 294, 310, 318, 314, 322, 334, 342, 338, 346, 368, 376, 372, 380, 400, 408, 404, 412, 429, 437, 433, 441, 457, 465, 461, 469, 490, 498, 494, 502 ],
          "attributes": {
            "hdlname": "data_mem_inst word_buf",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:73.14-73.22"
          }
        },
        "data_mem_inst.write_data": {
          "hide_name": 0,
          "bits": [ 3331, 3332, 3333, 3334, 3335, 3336, 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362 ],
          "attributes": {
            "hdlname": "data_mem_inst write_data",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:44.16-44.26",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "data_mem_inst.write_data_buffer": {
          "hide_name": 0,
          "bits": [ 305, 302, 304, 306, 331, 329, 330, 332, 361, 353, 358, 364, 393, 387, 390, 396, 424, 419, 422, 426, 452, 448, 450, 454, 483, 476, 480, 486, 515, 509, 512, 518 ],
          "attributes": {
            "hdlname": "data_mem_inst write_data_buffer",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:89.14-89.31"
          }
        },
        "data_mem_inst.write_select1": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "hdlname": "data_mem_inst write_select1",
            "src": "toplevel.v:94.11-104.4|./verilog/data_mem.v:170.7-170.20"
          }
        },
        "data_out": {
          "hide_name": 0,
          "bits": [ 825, 570, 586, 601, 609, 687, 660, 724, 792, 726, 787, 784, 778, 775, 772, 768, 765, 762, 759, 756, 751, 747, 846, 843, 840, 837, 834, 831, 819, 782, 745, 743 ],
          "attributes": {
            "src": "toplevel.v:69.13-69.21"
          }
        },
        "data_sign_mask": {
          "hide_name": 0,
          "bits": [ "x", 849, 879, 850 ],
          "attributes": {
            "src": "toplevel.v:74.12-74.26"
          }
        },
        "inst_in": {
          "hide_name": 0,
          "bits": [ 1359, 1353, 1340, 1334, 1328, 1322, 1316, 1310, 1304, 1295, 1289, 1283, 1271, 1265, 1259, 1253, 1247, 1241, 1235, 1229, 1223, 1216, 1406, 1400, 1394, 1388, 1382, 1376, 1350, 1281, 1214, 1212 ],
          "attributes": {
            "src": "toplevel.v:67.13-67.20"
          }
        },
        "inst_mem.addr": {
          "hide_name": 0,
          "bits": [ 1359, 1353, 1340, 1334, 1328, 1322, 1316, 1310, 1304, 1295, 1289, 1283, 1271, 1265, 1259, 1253, 1247, 1241, 1235, 1229, 1223, 1216, 1406, 1400, 1394, 1388, 1382, 1376, 1350, 1281, 1214, 1212 ],
          "attributes": {
            "hdlname": "inst_mem addr",
            "src": "toplevel.v:89.21-92.3|./verilog/instruction_mem.v:46.16-46.20"
          }
        },
        "inst_mem.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453, "x", 3453 ],
          "attributes": {
            "hdlname": "inst_mem out",
            "src": "toplevel.v:89.21-92.3|./verilog/instruction_mem.v:47.17-47.20",
            "unused_bits": "15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 31"
          }
        },
        "inst_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453, "x", 3453 ],
          "attributes": {
            "src": "toplevel.v:68.13-68.21",
            "unused_bits": "15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 31"
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9 ],
          "attributes": {
            "src": "toplevel.v:45.15-45.18"
          }
        },
        "processor.ControlAndStatus_registers.clk": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "hdlname": "processor ControlAndStatus_registers clk",
            "src": "toplevel.v:77.6-87.3|./verilog/CSR.v:48.8-48.11|./verilog/cpu.v:273.11-280.4"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 929, 923, 904 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 922, 923, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 925, 923, 896 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 923, 927, 892 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_WADDR": {
          "hide_name": 0,
          "bits": [ 915, 889, 933 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_WADDR_1": {
          "hide_name": 0,
          "bits": [ 908, 917, 882 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_WDATA": {
          "hide_name": 0,
          "bits": [ 921 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_WDATA_1": {
          "hide_name": 0,
          "bits": [ 919 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_WDATA_2": {
          "hide_name": 0,
          "bits": [ 920 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.0_WDATA_3": {
          "hide_name": 0,
          "bits": [ 918 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 965, 923, 951 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 958, 923, 947 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 960, 923, 943 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 962, 923, 939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_SB_DFF_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 966, 967, 968, 969 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_RDATA_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_3_I0": {
          "hide_name": 0,
          "bits": [ 970, 971, 972, 973 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_WDATA": {
          "hide_name": 0,
          "bits": [ 957 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_WDATA_1": {
          "hide_name": 0,
          "bits": [ 955 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_WDATA_2": {
          "hide_name": 0,
          "bits": [ 956 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.1_WDATA_3": {
          "hide_name": 0,
          "bits": [ 954 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_RDATA": {
          "hide_name": 0,
          "bits": [ 1007, 923, 994 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1001, 923, 990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1003, 923, 986 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1005, 923, 982 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_RDATA_4": {
          "hide_name": 0,
          "bits": [ 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_WDATA": {
          "hide_name": 0,
          "bits": [ 1000 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_WDATA_1": {
          "hide_name": 0,
          "bits": [ 998 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_WDATA_2": {
          "hide_name": 0,
          "bits": [ 999 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.2_WDATA_3": {
          "hide_name": 0,
          "bits": [ 997 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_RDATA": {
          "hide_name": 0,
          "bits": [ 1039, 923, 1026 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1033, 923, 1022 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1035, 923, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1037, 923, 1014 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_WDATA": {
          "hide_name": 0,
          "bits": [ 1032 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1030 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_WDATA_2": {
          "hide_name": 0,
          "bits": [ 1031 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.3_WDATA_3": {
          "hide_name": 0,
          "bits": [ 1029 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_RDATA": {
          "hide_name": 0,
          "bits": [ 1071, 923, 1058 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1065, 923, 1054 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1067, 923, 1050 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1069, 923, 1046 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_WDATA": {
          "hide_name": 0,
          "bits": [ 1064 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1062 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_WDATA_2": {
          "hide_name": 0,
          "bits": [ 1063 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.4_WDATA_3": {
          "hide_name": 0,
          "bits": [ 1061 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_RDATA": {
          "hide_name": 0,
          "bits": [ 1103, 923, 1090 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1097, 923, 1086 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1099, 923, 1082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1101, 923, 1078 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_WDATA": {
          "hide_name": 0,
          "bits": [ 1096 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1094 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_WDATA_2": {
          "hide_name": 0,
          "bits": [ 1095 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.5_WDATA_3": {
          "hide_name": 0,
          "bits": [ 1093 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_RDATA": {
          "hide_name": 0,
          "bits": [ 1135, 923, 1122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1129, 923, 1118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1131, 923, 1114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1133, 923, 1110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_WDATA": {
          "hide_name": 0,
          "bits": [ 1128 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1126 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_WDATA_2": {
          "hide_name": 0,
          "bits": [ 1127 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.6_WDATA_3": {
          "hide_name": 0,
          "bits": [ 1125 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_RDATA": {
          "hide_name": 0,
          "bits": [ 1167, 923, 1154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_RDATA_1": {
          "hide_name": 0,
          "bits": [ 1161, 923, 1150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_RDATA_2": {
          "hide_name": 0,
          "bits": [ 1163, 923, 1146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_RDATA_3": {
          "hide_name": 0,
          "bits": [ 1165, 923, 1142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_RDATA_4": {
          "hide_name": 0,
          "bits": [ 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156 ],
          "attributes": {
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:22.13-22.18",
            "unused_bits": "0 2 3 4 6 7 8 10 11 12 14 15"
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_WDATA": {
          "hide_name": 0,
          "bits": [ 1160 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_WDATA_1": {
          "hide_name": 0,
          "bits": [ 1158 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_WDATA_2": {
          "hide_name": 0,
          "bits": [ 1159 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.csr_file.0.7_WDATA_3": {
          "hide_name": 0,
          "bits": [ 1157 ],
          "attributes": {
          }
        },
        "processor.ControlAndStatus_registers.rdAddr_CSR": {
          "hide_name": 0,
          "bits": [ 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, "x", 3463 ],
          "attributes": {
            "hdlname": "processor ControlAndStatus_registers rdAddr_CSR",
            "src": "toplevel.v:77.6-87.3|./verilog/CSR.v:52.15-52.25|./verilog/cpu.v:273.11-280.4",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 11"
          }
        },
        "processor.ControlAndStatus_registers.wrAddr_CSR": {
          "hide_name": 0,
          "bits": [ 1206, 932, 1180, 931, 1209, 1202, 1176, 1200, 1196, 1194, 1205, 1193 ],
          "attributes": {
            "hdlname": "processor ControlAndStatus_registers wrAddr_CSR",
            "src": "toplevel.v:77.6-87.3|./verilog/CSR.v:50.15-50.25|./verilog/cpu.v:273.11-280.4"
          }
        },
        "processor.ControlAndStatus_registers.wrVal_CSR": {
          "hide_name": 0,
          "bits": [ 936, 935, 934, 937, 979, 978, 977, 980, 1011, 1010, 1009, 1012, 1043, 1042, 1041, 1044, 1075, 1074, 1073, 1076, 1107, 1106, 1105, 1108, 1139, 1138, 1137, 1140, 1171, 1170, 1169, 1172 ],
          "attributes": {
            "hdlname": "processor ControlAndStatus_registers wrVal_CSR",
            "src": "toplevel.v:77.6-87.3|./verilog/CSR.v:51.15-51.24|./verilog/cpu.v:273.11-280.4"
          }
        },
        "processor.ControlAndStatus_registers.write": {
          "hide_name": 0,
          "bits": [ 1173 ],
          "attributes": {
            "hdlname": "processor ControlAndStatus_registers write",
            "src": "toplevel.v:77.6-87.3|./verilog/CSR.v:49.8-49.13|./verilog/cpu.v:273.11-280.4"
          }
        },
        "processor.ControlAndStatus_registers.write_SB_DFF_D_Q": {
          "hide_name": 0,
          "bits": [ 917 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 1173, 1175, 1176, 1177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1181, 1182, 1183, 1178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1188, 1190, 1198, 1184 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1179, 1180, 1189 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 1195, 1196, 1197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ControlAndStatus_registers.write_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1185, 932, 1186, 1187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.clk": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "hdlname": "processor PC clk",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:48.10-48.13|./verilog/cpu.v:191.18-195.4"
          }
        },
        "processor.PC.outAddr": {
          "hide_name": 0,
          "bits": [ 1359, 1353, 1340, 1334, 1328, 1322, 1316, 1310, 1304, 1295, 1289, 1283, 1271, 1265, 1259, 1253, 1247, 1241, 1235, 1229, 1223, 1216, 1406, 1400, 1394, 1388, 1382, 1376, 1350, 1281, 1214, 1212 ],
          "attributes": {
            "hdlname": "processor PC outAddr",
            "src": "toplevel.v:77.6-87.3|./verilog/program_counter.v:50.19-50.26|./verilog/cpu.v:191.18-195.4"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1215 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1217, 736, 1218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1219, 1220, 1221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1222 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1224, 736, 1225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1226, 1220, 1227 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 1228 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1230, 736, 1231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1232, 1220, 1233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1234 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1236, 736, 1237 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1238, 1220, 1239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 1240 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1242, 736, 1243 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1244, 1220, 1245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 1246 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1248, 736, 1249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1250, 1220, 1251 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 1252 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1254, 736, 1255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1256, 1220, 1257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1258 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1260, 736, 1261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1262, 1220, 1263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1264 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1266, 736, 1267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1268, 1220, 1269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1270 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1272, 736, 1273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1274, 1220, 1275 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1213 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1276, 736, 1277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1278, 1220, 1279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1282 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1284, 736, 1285 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1286, 1220, 1287 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1288 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1290, 736, 1291 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1292, 1220, 1293 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1294 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1296, 736, 1297 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1298, 1220, 1299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1303 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1305, 736, 1306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1307, 1220, 1308 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 1309 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1311, 736, 1312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1313, 1220, 1314 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1315 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1317, 736, 1318 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1319, 1220, 1320 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 1321 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1323, 736, 1324 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1325, 1220, 1326 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 1327 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1329, 736, 1330 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1331, 1220, 1332 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 1333 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1335, 736, 1336 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1337, 1220, 1338 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 1339 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1341, 736, 1342 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1343, 1220, 1344 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1280 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1345, 736, 1346 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1347, 1220, 1348 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 1351 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_30_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1354, 736, 1355 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 1358 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1360, 736, 1361 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_E": {
          "hide_name": 0,
          "bits": [ 1364, 1365, 1366, 1352 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_E_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1368, 1367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_31_E_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1211 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1349 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1371, 736, 1372 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1373, 1220, 1374 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1375 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1377, 736, 1378 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1379, 1220, 1380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1381 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1383, 736, 1384 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1385, 1220, 1386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1387 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1389, 736, 1390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1391, 1220, 1392 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1393 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1395, 736, 1396 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1397, 1220, 1398 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1399 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1401, 736, 1402 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1403, 1220, 1404 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1405 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1407, 736, 1408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1409, 1220, 1410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1210 ],
          "attributes": {
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1411, 736, 1412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1413, 1220, 1414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.PC.outAddr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1416 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.RegA_AddrFwdFlush_mux.input0": {
          "hide_name": 0,
          "bits": [ 2522, 2516, 2515, 2514, 2512, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor RegA_AddrFwdFlush_mux input0",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.15-46.21|./verilog/cpu.v:296.10-301.4"
          }
        },
        "processor.RegA_AddrFwdFlush_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor RegA_AddrFwdFlush_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:296.10-301.4"
          }
        },
        "processor.RegA_mux.input1": {
          "hide_name": 0,
          "bits": [ 2522, 2516, 2515, 2514, 2512, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor RegA_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:282.10-287.4"
          }
        },
        "processor.RegA_mux.out": {
          "hide_name": 0,
          "bits": [ 3464, 3465, 3466, 3467, 3468, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor RegA_mux out",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:48.16-48.19|./verilog/cpu.v:282.10-287.4",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "processor.RegA_mux_out": {
          "hide_name": 0,
          "bits": [ 3464, 3465, 3466, 3467, 3468, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor RegA_mux_out",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:119.15-119.27",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "processor.RegB_AddrFwdFlush_mux.input0": {
          "hide_name": 0,
          "bits": [ 2511, 2510, 2509, 2508, 2506, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor RegB_AddrFwdFlush_mux input0",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.15-46.21|./verilog/cpu.v:303.10-308.4"
          }
        },
        "processor.RegB_AddrFwdFlush_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor RegB_AddrFwdFlush_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:303.10-308.4"
          }
        },
        "processor.addr_adder.input2": {
          "hide_name": 0,
          "bits": [ 20, 230, 28, 90, 85, 80, 75, 54, 63, 57, 56, 1449, 1450, 1452, 1454, 2174, 2144, 2006, 2009, 1981, 1953, 1918, 1881, 1815, 1787, 1750, 1718, 1698, 1683, 1648, 1620, 1191 ],
          "attributes": {
            "hdlname": "processor addr_adder input2",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:50.15-50.21|./verilog/cpu.v:334.8-338.4"
          }
        },
        "processor.addr_adder_mux.input0": {
          "hide_name": 0,
          "bits": [ 1362, 1356, 1343, 1337, 1331, 1325, 1319, 1313, 1307, 1298, 1292, 1286, 1274, 1268, 1262, 1256, 1250, 1244, 1238, 1232, 1226, 1219, 1409, 1403, 1397, 1391, 1385, 1379, 1373, 1347, 1278, 1413 ],
          "attributes": {
            "hdlname": "processor addr_adder_mux input0",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.15-46.21|./verilog/cpu.v:327.10-332.4"
          }
        },
        "processor.addr_adder_mux.select": {
          "hide_name": 0,
          "bits": [ 1418 ],
          "attributes": {
            "hdlname": "processor addr_adder_mux select",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:47.9-47.15|./verilog/cpu.v:327.10-332.4"
          }
        },
        "processor.addr_adder_mux.select_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1417 ],
          "attributes": {
          }
        },
        "processor.addr_adder_mux.select_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1420, 1421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.alu_control.FuncCode": {
          "hide_name": 0,
          "bits": [ 2519, 2518, 2517, 2647 ],
          "attributes": {
            "hdlname": "processor alu_control FuncCode",
            "src": "toplevel.v:77.6-87.3|./verilog/alu_control.v:53.15-53.23|./verilog/cpu.v:262.13-266.4"
          }
        },
        "processor.alu_control.Opcode": {
          "hide_name": 0,
          "bits": [ 2629, 2629, 1366, 1365, 1419, 1364, 1422 ],
          "attributes": {
            "hdlname": "processor alu_control Opcode",
            "src": "toplevel.v:77.6-87.3|./verilog/alu_control.v:54.15-54.21|./verilog/cpu.v:262.13-266.4"
          }
        },
        "processor.alu_main.ALUctl": {
          "hide_name": 0,
          "bits": [ 554, 553, 552, 551, 1434, 1433, 1429 ],
          "attributes": {
            "hdlname": "processor alu_main ALUctl",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:58.15-58.21|./verilog/cpu.v:347.6-353.4"
          }
        },
        "processor.alu_mux.input0": {
          "hide_name": 0,
          "bits": [ 3331, 3332, 3333, 3334, 3335, 3336, 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362 ],
          "attributes": {
            "hdlname": "processor alu_mux input0",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.15-46.21|./verilog/cpu.v:340.10-345.4",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.alu_mux.input1": {
          "hide_name": 0,
          "bits": [ 20, 230, 28, 90, 85, 80, 75, 54, 63, 57, 56, 1449, 1450, 1452, 1454, 2174, 2144, 2006, 2009, 1981, 1953, 1918, 1881, 1815, 1787, 1750, 1718, 1698, 1683, 1648, 1620, 1191 ],
          "attributes": {
            "hdlname": "processor alu_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:340.10-345.4"
          }
        },
        "processor.alu_mux.select": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "hdlname": "processor alu_mux select",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:47.9-47.15|./verilog/cpu.v:340.10-345.4"
          }
        },
        "processor.alu_mux.select_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1423 ],
          "attributes": {
          }
        },
        "processor.auipc_mux.input0": {
          "hide_name": 0,
          "bits": [ 2377, 571, 587, 602, 610, 688, 661, 725, 2326, 727, 2295, 2273, 2254, 2239, 2225, 2205, 2172, 2142, 2058, 2025, 1979, 1951, 1916, 1879, 1813, 1785, 1748, 1716, 1696, 1680, 1646, 1618 ],
          "attributes": {
            "hdlname": "processor auipc_mux input0",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.15-46.21|./verilog/cpu.v:380.10-385.4"
          }
        },
        "processor.auipc_mux.input1": {
          "hide_name": 0,
          "bits": [ 1360, 1354, 1341, 1335, 1329, 1323, 1317, 1311, 1305, 1296, 1290, 1284, 1272, 1266, 1260, 1254, 1248, 1242, 1236, 1230, 1224, 1217, 1407, 1401, 1395, 1389, 1383, 1377, 1371, 1345, 1276, 1411 ],
          "attributes": {
            "hdlname": "processor auipc_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:380.10-385.4"
          }
        },
        "processor.auipc_mux.select": {
          "hide_name": 0,
          "bits": [ 1425 ],
          "attributes": {
            "hdlname": "processor auipc_mux select",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:47.9-47.15|./verilog/cpu.v:380.10-385.4"
          }
        },
        "processor.branch_decide.Branch": {
          "hide_name": 0,
          "bits": [ 1526 ],
          "attributes": {
            "hdlname": "processor branch_decide Branch",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_decide.v:48.8-48.14|./verilog/cpu.v:370.18-378.4"
          }
        },
        "processor.branch_decide.Branch_Enable": {
          "hide_name": 0,
          "bits": [ 1427 ],
          "attributes": {
            "hdlname": "processor branch_decide Branch_Enable",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_decide.v:50.8-50.21|./verilog/cpu.v:370.18-378.4"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 1426 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1429, 1430, 1431, 1432 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1429, 1433, 1434, 1436 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1433, 1434, 1437, 1438 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1439, 1440, 1441 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1449, 21, 1446 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 11, 1451, 1453, 1455 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 59, 1456, 1457, 1458 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1446, 170, 1447, 1448 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1435 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1467 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1469 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1471 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1473 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1476 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1479 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1481 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1484 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1487 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1488 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1486 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1483 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1480 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1478 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1475 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1472 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 1470 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ "0", 249, 1468, 1467 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 255, 256, 257, 258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1508, 1509, 1510, 1511 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0": {
          "hide_name": 0,
          "bits": [ 1522, 1523, 246, 1524 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_decide.Branch_Enable_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 1428 ],
          "attributes": {
          }
        },
        "processor.branch_decide.Jump": {
          "hide_name": 0,
          "bits": [ 1528 ],
          "attributes": {
            "hdlname": "processor branch_decide Jump",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_decide.v:51.8-51.12|./verilog/cpu.v:370.18-378.4"
          }
        },
        "processor.branch_decide.Predicted": {
          "hide_name": 0,
          "bits": [ 1530 ],
          "attributes": {
            "hdlname": "processor branch_decide Predicted",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_decide.v:49.8-49.17|./verilog/cpu.v:370.18-378.4"
          }
        },
        "processor.branch_decide.Predicted_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1220, 736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.branch_predictor_FSM.branch_mem_sig": {
          "hide_name": 0,
          "bits": [ 1526 ],
          "attributes": {
            "hdlname": "processor branch_predictor_FSM branch_mem_sig",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:60.9-60.23|./verilog/cpu.v:471.19-480.4"
          }
        },
        "processor.branch_predictor_FSM.branch_mem_sig_reg": {
          "hide_name": 0,
          "bits": [ 1531 ],
          "attributes": {
            "hdlname": "processor branch_predictor_FSM branch_mem_sig_reg",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:75.7-75.25|./verilog/cpu.v:471.19-480.4"
          }
        },
        "processor.branch_predictor_FSM.clk": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "hdlname": "processor branch_predictor_FSM clk",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:57.9-57.12|./verilog/cpu.v:471.19-480.4"
          }
        },
        "processor.branch_predictor_FSM.in_addr": {
          "hide_name": 0,
          "bits": [ 2673, 2672, 2671, 2670, 2669, 2668, 2667, 2666, 2664, 2663, 2662, 2661, 2660, 2659, 2658, 2657, 2656, 2655, 2778, 2770, 2763, 2756, 2749, 2742, 2735, 2727, 2719, 2711, 2704, 2696, 2684, 2685 ],
          "attributes": {
            "hdlname": "processor branch_predictor_FSM in_addr",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:61.15-61.22|./verilog/cpu.v:471.19-480.4"
          }
        },
        "processor.branch_predictor_FSM.offset": {
          "hide_name": 0,
          "bits": [ 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482, 3483, 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499, 2680 ],
          "attributes": {
            "hdlname": "processor branch_predictor_FSM offset",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:62.15-62.21|./verilog/cpu.v:471.19-480.4",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30"
          }
        },
        "processor.branch_predictor_FSM.s": {
          "hide_name": 0,
          "bits": [ 1535, 1533 ],
          "attributes": {
            "hdlname": "processor branch_predictor_FSM s",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:73.12-73.13|./verilog/cpu.v:471.19-480.4"
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1534 ],
          "attributes": {
          }
        },
        "processor.branch_predictor_FSM.s_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1532 ],
          "attributes": {
          }
        },
        "processor.branch_predictor_mux.input0": {
          "hide_name": 0,
          "bits": [ 1359, 1353, 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529 ],
          "attributes": {
            "hdlname": "processor branch_predictor_mux input0",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.15-46.21|./verilog/cpu.v:482.10-487.4",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.clk": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "hdlname": "processor clk",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:59.8-59.11"
          }
        },
        "processor.cont_mux.input0": {
          "hide_name": 0,
          "bits": [ 3530, 3531, 3532, 3533, 3534, 3535, 3536, 3537, 3538, 3539, 3540, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor cont_mux input0",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.15-46.21|./verilog/cpu.v:239.10-244.4",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10"
          }
        },
        "processor.cont_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor cont_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:239.10-244.4"
          }
        },
        "processor.cont_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", 3541, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor cont_mux out",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:48.16-48.19|./verilog/cpu.v:239.10-244.4",
            "unused_bits": "6"
          }
        },
        "processor.cont_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", 3542, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor cont_mux_out",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:115.15-115.27",
            "unused_bits": "6"
          }
        },
        "processor.control_unit.opcode": {
          "hide_name": 0,
          "bits": [ 2629, 2629, 1366, 1365, 1419, 1364, 1422 ],
          "attributes": {
            "hdlname": "processor control_unit opcode",
            "src": "toplevel.v:77.6-87.3|./verilog/control_unit.v:58.14-58.20|./verilog/cpu.v:223.10-237.4"
          }
        },
        "processor.dataMemOut_fwd_mux.input0": {
          "hide_name": 0,
          "bits": [ 2377, 571, 587, 602, 610, 688, 661, 725, 2326, 727, 2295, 2273, 2254, 2239, 2225, 2205, 2172, 2142, 2058, 2025, 1979, 1951, 1916, 1879, 1813, 1785, 1748, 1716, 1696, 1680, 1646, 1618 ],
          "attributes": {
            "hdlname": "processor dataMemOut_fwd_mux input0",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.15-46.21|./verilog/cpu.v:463.10-468.4"
          }
        },
        "processor.dataMemOut_fwd_mux.input1": {
          "hide_name": 0,
          "bits": [ 825, 570, 586, 601, 609, 687, 660, 724, 792, 726, 787, 784, 778, 775, 772, 768, 765, 762, 759, 756, 751, 747, 846, 843, 840, 837, 834, 831, 819, 782, 745, 743 ],
          "attributes": {
            "hdlname": "processor dataMemOut_fwd_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:463.10-468.4"
          }
        },
        "processor.dataMemOut_fwd_mux.select": {
          "hide_name": 0,
          "bits": [ 572 ],
          "attributes": {
            "hdlname": "processor dataMemOut_fwd_mux select",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:47.9-47.15|./verilog/cpu.v:463.10-468.4"
          }
        },
        "processor.dataMem_sign_mask": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", 3543 ],
          "attributes": {
            "hdlname": "processor dataMem_sign_mask",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:124.14-124.31",
            "unused_bits": "3"
          }
        },
        "processor.data_mem_WrData": {
          "hide_name": 0,
          "bits": [ 3331, 3332, 3333, 3334, 3335, 3336, 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362 ],
          "attributes": {
            "hdlname": "processor data_mem_WrData",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:72.17-72.32",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.data_mem_addr": {
          "hide_name": 0,
          "bits": [ 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394 ],
          "attributes": {
            "hdlname": "processor data_mem_addr",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:71.17-71.30",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.data_mem_out": {
          "hide_name": 0,
          "bits": [ 825, 570, 586, 601, 609, 687, 660, 724, 792, 726, 787, 784, 778, 775, 772, 768, 765, 762, 759, 756, 751, 747, 846, 843, 840, 837, 834, 831, 819, 782, 745, 743 ],
          "attributes": {
            "hdlname": "processor data_mem_out",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:70.16-70.28"
          }
        },
        "processor.data_mem_sign_mask": {
          "hide_name": 0,
          "bits": [ "x", 849, 879, 850 ],
          "attributes": {
            "hdlname": "processor data_mem_sign_mask",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:75.16-75.34"
          }
        },
        "processor.ex_cont_mux.input0": {
          "hide_name": 0,
          "bits": [ 1527, 737, 2437, 2436, 735, 737, 1525, 1529, 1424, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor ex_cont_mux input0",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.15-46.21|./verilog/cpu.v:320.10-325.4"
          }
        },
        "processor.ex_cont_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor ex_cont_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:320.10-325.4"
          }
        },
        "processor.ex_cont_mux.out": {
          "hide_name": 0,
          "bits": [ "x", 3544, "x", "x", 3545, 3546, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor ex_cont_mux out",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:48.16-48.19|./verilog/cpu.v:320.10-325.4",
            "unused_bits": "1 4 5"
          }
        },
        "processor.ex_cont_mux_out": {
          "hide_name": 0,
          "bits": [ "x", 3547, "x", "x", 3548, 3549, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor ex_cont_mux_out",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:129.15-129.30",
            "unused_bits": "1 4 5"
          }
        },
        "processor.ex_mem_out": {
          "hide_name": 0,
          "bits": [ 1528, 572, 2438, 1174, "x", "x", 1526, 1530, 1425, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1360, 1354, 1341, 1335, 1329, 1323, 1317, 1311, 1305, 1296, 1290, 1284, 1272, 1266, 1260, 1254, 1248, 1242, 1236, 1230, 1224, 1217, 1407, 1401, 1395, 1389, 1383, 1377, 1371, 1345, 1276, 1411, 1427, 2377, 571, 587, 602, 610, 688, 661, 725, 2326, 727, 2295, 2273, 2254, 2239, 2225, 2205, 2172, 2142, 2058, 2025, 1979, 1951, 1916, 1879, 1813, 1785, 1748, 1716, 1696, 1680, 1646, 1618, 2334, 2333, 2332, 2331, 2330, 2329, 2328, 2327, 2309, 2296, 2274, 2255, 2240, 2226, 2206, 2173, 2143, 2059, 2027, 1980, 1952, 1917, 1880, 1814, 1786, 1749, 1717, 1697, 1682, 1647, 1619, 1588, 1587, 1585, 1583, 1581, 1579, 1571, 1538, 2407, 2376, 2375, 2354, 2336, 2308, 2026, 1681, 1537, 1536 ],
          "attributes": {
            "hdlname": "processor ex_mem_out",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:92.16-92.26"
          }
        },
        "processor.ex_mem_reg.clk": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "hdlname": "processor ex_mem_reg clk",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:100.10-100.13|./verilog/cpu.v:363.9-367.4"
          }
        },
        "processor.ex_mem_reg.data_in": {
          "hide_name": 0,
          "bits": [ "x", 3550, "x", "x", 3551, 3552, "x", "x", "x", 1362, 1356, 1343, 1337, 1331, 1325, 1319, 1313, 1307, 1298, 1292, 1286, 1274, 1268, 1262, 1256, 1250, 1244, 1238, 1232, 1226, 1219, 1409, 1403, 1397, 1391, 1385, 1379, 1373, 1347, 1278, 1413, 3553, 3554, 3555, 3556, 3557, 3558, 3559, 3560, 3561, 3562, 3563, 3564, 3565, 3566, 3567, 3568, 3569, 3570, 3571, 3572, 3573, 3574, 3575, 3576, 3577, 3578, 3579, 3580, 3581, 3582, 3583, 3584, "x", 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394, 3331, 3332, 3333, 3334, 3335, 3336, 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362, 1586, 1584, 1582, 1580, 1578, 1204, 1185, 1179, 1208, 1207, 1201, 1175, 1199, 1195, 1192, 1203, 1191 ],
          "attributes": {
            "hdlname": "processor ex_mem_reg data_in",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:101.17-101.24|./verilog/cpu.v:363.9-367.4",
            "unused_bits": "1 4 5 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137"
          }
        },
        "processor.ex_mem_reg.data_out": {
          "hide_name": 0,
          "bits": [ 1528, 572, 2438, 1174, "x", "x", 1526, 1530, 1425, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 1360, 1354, 1341, 1335, 1329, 1323, 1317, 1311, 1305, 1296, 1290, 1284, 1272, 1266, 1260, 1254, 1248, 1242, 1236, 1230, 1224, 1217, 1407, 1401, 1395, 1389, 1383, 1377, 1371, 1345, 1276, 1411, 1427, 2377, 571, 587, 602, 610, 688, 661, 725, 2326, 727, 2295, 2273, 2254, 2239, 2225, 2205, 2172, 2142, 2058, 2025, 1979, 1951, 1916, 1879, 1813, 1785, 1748, 1716, 1696, 1680, 1646, 1618, 2334, 2333, 2332, 2331, 2330, 2329, 2328, 2327, 2309, 2296, 2274, 2255, 2240, 2226, 2206, 2173, 2143, 2059, 2027, 1980, 1952, 1917, 1880, 1814, 1786, 1749, 1717, 1697, 1682, 1647, 1619, 1588, 1587, 1585, 1583, 1581, 1579, 1571, 1538, 2407, 2376, 2375, 2354, 2336, 2308, 2026, 1681, 1537, 1536 ],
          "attributes": {
            "hdlname": "processor ex_mem_reg data_out",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:102.20-102.28|./verilog/cpu.v:363.9-367.4"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_100_D": {
          "hide_name": 0,
          "bits": [ 1539 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_100_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1540, 1450, 1541 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_100_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1541 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_101_D": {
          "hide_name": 0,
          "bits": [ 1544 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_101_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1543, 1449, 1542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_101_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1542 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_102_D": {
          "hide_name": 0,
          "bits": [ 1547 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_102_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1546, 56, 1545 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_102_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1545 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_103_D": {
          "hide_name": 0,
          "bits": [ 1550 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_103_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1549, 57, 1548 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_103_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1548 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_104_D": {
          "hide_name": 0,
          "bits": [ 1553 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_104_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1552, 63, 1551 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_104_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1551 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_105_D": {
          "hide_name": 0,
          "bits": [ 1556 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_105_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1555, 54, 1554 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_105_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1554 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_106_D": {
          "hide_name": 0,
          "bits": [ 1559 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_106_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1558, 75, 1557 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_106_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1557 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_107_D": {
          "hide_name": 0,
          "bits": [ 1562 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_107_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1561, 80, 1560 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_107_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1560 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_108_D": {
          "hide_name": 0,
          "bits": [ 1565 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_108_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1564, 85, 1563 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_108_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1563 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_109_D": {
          "hide_name": 0,
          "bits": [ 1568 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_109_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1567, 90, 1566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_109_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1566 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_110_D": {
          "hide_name": 0,
          "bits": [ 1572 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_110_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1570, 28, 1569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_110_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1569 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_111_D": {
          "hide_name": 0,
          "bits": [ 1575 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_111_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1574, 230, 1573 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_111_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1573 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_112_D": {
          "hide_name": 0,
          "bits": [ 1577 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_112_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 1576, 20, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 1191, 116, 855 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 145, 249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 145, 1589, 1590 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101, 1592, 1591 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 95, 1594, 1593 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 41, 42, 43, 44 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1607 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1505, 654, 1612 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1615, 1614, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1505, 527, 1506 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 145, 560, 193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 1620, 116, 856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 560, 651 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 135, 649, 1622, 673 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 560, 1621, 1624 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 1590 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101, 1626, 1625 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1603, 1604, 1605, 1606 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1608 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1627 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1632, 1633, 1634, 1635 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 68, 145, 59, 1638 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1503, 654, 1640 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1643, 1642, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1503, 527, 1504 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 1648, 116, 867 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 247, 248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 247, 1649, 1650 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 1624 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101, 1628, 1629, 1630 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 68, 145, 59, 1651 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 59, 1656, 1657, 1658 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 72, 1517, 1660 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 166, 1652, 1659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 125, 59, 1665, 1668 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 98, 1667, 1673 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1501, 654, 1674 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1677, 1676, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1501, 527, 1502 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 247, 577, 193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 1683, 116, 872 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 577, 1474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_1_O_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 110, 201, 1771 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 72, 161, 162, 163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 577, 1684, 1685 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 1650 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101, 1687, 1686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1599, 1600, 1601, 1602 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1631 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1688 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 1689 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1499, 654, 1690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1693, 1692, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1499, 527, 1500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 1698, 116, 873 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 578, 1477 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 110, 578, 1700, 1701 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 72, 1513, 1702 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 578, 1699, 1703 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 1685 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101, 1705, 1704 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1706, 1707, 1708, 1709 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1497, 654, 1710 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1713, 1712, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1497, 527, 1498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 578, 579, 193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 1718, 116, 874 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 579, 645 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 579, 1719, 1720 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 1703 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101, 1723, 1726, 1721 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 68, 145, 59, 1722 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 59, 1727, 1728, 1729 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 72, 1622, 1731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 166, 1724, 1730 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 125, 59, 1738, 1735 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 98, 1736, 1737 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 179, 1739, 1741 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1495, 654, 1742 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1745, 1744, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1495, 527, 1496 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 1750, 116, 875 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 206, 1482 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 206, 1751, 1753 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 1720 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101, 1756, 1754, 1759 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 68, 145, 59, 1755 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 59, 1761, 1762, 1763 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 72, 1765, 1766 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1767, 1768, 1769 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 166, 1757, 1764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 125, 59, 1773, 1775 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 98, 1774, 1666 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1493, 654, 1779 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1782, 1781, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1493, 527, 1494 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 206, 207, 193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 1787, 116, 876 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 207, 1485 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1790, 637, 1789, 163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 207, 1788, 1791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 1753 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101, 1794, 1792, 1797 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 157, 1795, 1796 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 150, 1798, 71, 1799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 72, 1789, 1800 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 110, 207, 1803, 1804 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 68, 69, 70, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 68, 1793 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 125, 1805, 1806 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1491, 654, 1807 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1810, 1809, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1491, 527, 1492 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 1815, 116, 877 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 208, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 208, 1816, 1817 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 1791 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101, 1821, 1818, 1823 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 59, 713, 1822 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 166, 1824, 61 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 166, 125, 1829, 1825 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 166, 125, 1826, 1832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 137, 1832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 136, 713, 714 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 59, 1609, 1610, 1611 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 72, 1837, 1838, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 111, 145, 1841, 249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 98, 1842, 1843 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 98, 1830, 1831 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 179, 1847, 1848 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 1845, 1846 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 125, 153, 1849, 1844 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 98, 1827, 1828 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 179, 1852, 1853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 1850, 1851 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 1854, 1855 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 98, 1843, 1835 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 125, 1859, 1857 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 166, 1860, 1861 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 125, 59, 1866, 1863 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 98, 1864, 1865 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 1669, 1670 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 179, 1671, 1672 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 1869, 1870 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 72, 1819, 245, 1820 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 111, 208, 1871, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1489, 654, 1873 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1876, 1875, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1489, 527, 1490 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 208, 209, 193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 1881, 116, 878 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 209, 1883 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 209, 1882, 1884 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 1817 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101, 1888, 1885, 1890 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 59, 1889, 79 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 125, 153, 1636, 1637 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 98, 1894, 1895 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 179, 1897, 1898 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 98, 1892, 1893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 125, 1891, 1901 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 137, 1901 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 136, 624, 625 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 125, 59, 1902, 1903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 157, 1639 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1886, 59, 1887, 624 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 72, 1906, 1907, 1514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1908, 654, 1909 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1912, 1911, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1908, 527, 1913 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 1918, 116, 857 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 210, 1920 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O": {
          "hide_name": 0,
          "bits": [ 1518, 1519, 1520, 1521 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_1_O_SB_LUT4_I3_2_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1924, 1765, 73, 712 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 210, 1919, 1927 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 1884 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101, 1931, 1928, 1933 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 59, 1932, 84 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 125, 153, 1938, 1934 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 98, 1936, 1937 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 125, 674, 1935 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 157, 1652, 1653, 1654 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1921, 1922, 1929, 1930 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1943, 654, 1944 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1947, 1946, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1943, 527, 1948 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 210, 211, 193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 1953, 116, 858 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 211, 1955 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 211, 1954, 1958 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 1927 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101, 1962, 1959, 1964 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 59, 1963, 89 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 125, 153, 154, 155 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 98, 1965, 1966 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 1899, 1900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 179, 1969, 1970 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 98, 1966, 1967 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 1970, 1896 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1956, 1957, 1960, 1961 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1971, 654, 1972 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1975, 1974, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1971, 527, 1976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 1981, 116, 859 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 212, 1983 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 109, 1985, 1752, 1984 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 212, 1982, 1986 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 1958 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 95, 101, 1987, 1988 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1990, 1991, 1992, 1989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1993 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 1994 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 1995 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 95, 1996, 1997 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 95, 1998, 1999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 2000 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 95, 2003, 2004 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1442, 1443, 1444, 1445 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 72, 1984, 2011, 2012 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 59, 2013, 1858, 92 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2017, 654, 2018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2021, 2020, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2017, 527, 2022 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 212, 213, 193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 2009, 116, 860 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 213, 2001 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 213, 2028, 2029 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 1986 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101, 2014, 2015, 2016 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 59, 2032, 2033, 114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 125, 153, 640, 641 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 125, 634, 2034 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 157, 1724, 1725 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 98, 2035, 2036 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 98, 2036 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 136, 137, 634, 635 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 2037, 2038 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 98, 2043, 2040 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 2041, 2042 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 179, 2045, 2044 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 98, 1904, 1905 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 2047, 2046 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 179, 2038 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 98, 2048 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 125, 138, 168 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 98, 1968, 2049 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 125, 153, 264 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 2042, 2039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 72, 2030, 2031, 1985 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2050, 654, 2051 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2054, 2053, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2050, 527, 2055 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 2006, 116, 861 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 204, 199, 1923, 1459 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2061, 527, 2062 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2063 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2065 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 2066 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 2068 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 2070 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 2072 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1": {
          "hide_name": 0,
          "bits": [ 2074 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1": {
          "hide_name": 0,
          "bits": [ 2073 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1": {
          "hide_name": 0,
          "bits": [ 2071 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1": {
          "hide_name": 0,
          "bits": [ 2069 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1": {
          "hide_name": 0,
          "bits": [ 2067 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 101, 204, 2060, 2077 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2029 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 59, 2083, 2078, 2087 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 69, 2084, 2085, 2086 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 125, 153, 2091, 2088 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 98, 1939, 1856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 125, 2092, 2089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 157, 1757, 1758 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 98, 1941, 1942 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 98, 2097, 2095 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 98, 2097 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 125, 153, 2100, 2092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 72, 2098, 2099, 1790 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 136, 137, 674, 675 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 2096, 2102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 179, 2103, 2101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 179, 2101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 98, 1835, 1836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1886, 59, 137, 1859 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 69, 59, 2085, 2104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 68, 59, 2090, 2104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 235, 236, 237 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 125, 2105, 1772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 150, 2093, 1760, 2094 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 72, 1752, 2106 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 110, 206, 2107, 2108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 98, 2109, 2110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 69, 125, 678, 679 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 150, 1940, 1655 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 72, 2111, 2112, 243 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 2113, 2114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 69, 125, 2116, 1862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 125, 2121, 1862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 68, 2117, 2118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 59, 92, 93, 94 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 72, 1512, 2120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 136, 137, 1859, 2119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 68, 69, 2122, 2123 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_I2": {
          "hide_name": 0,
          "bits": [ 150, 2124, 2122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 69, 125, 717, 718 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 145, 179, 2114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 98, 2115, 2125 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 179, 2129, 2130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 179, 2130, 2132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 98, 2131, 2133 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 179, 2134, 2135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 98, 2137, 2110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 68, 125, 680, 679 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 145, 98, 2137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 125, 1778, 1772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 2126, 2128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2079, 2080, 2081, 2082 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2061, 654, 2138 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2141, 2076, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D": {
          "hide_name": 0,
          "bits": [ 2144, 116, 862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 205, 2146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2147, 527, 2148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2149 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2064 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 205, 2145, 2153 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2077 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101, 2154, 2157, 2159 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 136, 59, 2158, 266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 125, 153, 1801, 1802 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 125, 264, 2160 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 166, 1795, 2161 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 125, 2163, 2162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 136, 59, 265, 266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 98, 215, 216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 98, 2164, 217 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 1740, 2165 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 72, 95, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 72, 1516, 2155, 2156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 110, 205, 1872, 2166 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 111, 205, 2167, 2146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2147, 654, 2168 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2171, 2152, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D": {
          "hide_name": 0,
          "bits": [ 2174, 116, 863 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 191, 1925 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2176, 527, 2177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2178 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI": {
          "hide_name": 0,
          "bits": [ 2179 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 2180 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 2185 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 2182 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2150 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 191, 2175, 2192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2153 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 101, 2193, 2195, 2197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 59, 2196, 1610 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 125, 59, 1833, 1834 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 98, 1864, 1868 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 179, 2135, 2136 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 179, 1776, 1777 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 98, 2127, 1867 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1839, 1840 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 59, 1839, 2194 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 72, 2198, 1924, 2199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1872, 2200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2176, 654, 2201 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2204, 2191, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D": {
          "hide_name": 0,
          "bits": [ 1454, 116, 864 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 192, 2181 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 192, 2207, 2208 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2192 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 95, 101, 2209, 2210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 110, 192, 2211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2213, 2214, 2212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 72, 1515, 2215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 59, 1461, 1462, 1463 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 166, 2216, 1639 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2217 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2188, 654, 2219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2222, 2221, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2188, 527, 2189 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 192, 194, 193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D": {
          "hide_name": 0,
          "bits": [ 1452, 116, 865 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 194, 2184 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1515, 1516, 1517, 623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 194, 2227, 2228 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2208 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 95, 101, 2229, 2230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1661, 1662, 1663, 1664 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2218 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2186, 654, 2233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2236, 2235, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2186, 527, 2187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D": {
          "hide_name": 0,
          "bits": [ 1450, 116, 866 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 195, 2232 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1512, 1513, 1514, 171 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 195, 2241, 2242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2228 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 95, 101, 2243, 2244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 173, 174, 175, 176 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2231 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2246, 654, 2247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2250, 2249, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2246, 527, 2251 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 195, 199, 193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D": {
          "hide_name": 0,
          "bits": [ 1449, 116, 868 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 199, 2256, 2257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2242 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 95, 101, 2258, 2259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2261, 2262, 2263, 2260 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 72, 199, 1459, 1460 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2245 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2265, 654, 2266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2269, 2268, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2265, 527, 2270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1286, 1418, 199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D": {
          "hide_name": 0,
          "bits": [ 116, 56, 869 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 200, 1623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2276, 527, 2277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2278 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2280 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 2281 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 2183 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1": {
          "hide_name": 0,
          "bits": [ 2283 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_CARRY_CI_I1": {
          "hide_name": 0,
          "bits": [ 2282 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 200, 2275, 2286 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2257 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 95, 101, 2287, 2288 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 110, 200, 2289 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1732, 1733, 1734 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2264 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2276, 654, 2291 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2294, 2285, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D": {
          "hide_name": 0,
          "bits": [ 116, 57, 870 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 112, 113, 201, 1770 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 551, 552, 1507 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 68, 69 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 2298, 527, 2299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2300 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_1_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2279 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 201, 2297, 2303 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2286 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 95, 101, 2304, 2305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 553, 554, 594 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 166, 59 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2290 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D": {
          "hide_name": 0,
          "bits": [ 116, 63, 871 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 202, 1926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2311, 527, 2312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2313 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2301 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:152.29-152.53|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ "0", 202, 2310, 705 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2303 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:98.22-98.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 95, 101, 2316, 2317 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 110, 202, 2318 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2320, 2321, 2319 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 72, 73, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2306 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 2311, 654, 2322 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 2325, 2315, 659 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D": {
          "hide_name": 0,
          "bits": [ 2339, 2338 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2337, 2340, 2341, 2335 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 729, 730, 731, 732 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2344, 2345, 2346 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2342, 2343 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_59_D": {
          "hide_name": 0,
          "bits": [ 2347, 2348, 2349 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_63_D": {
          "hide_name": 0,
          "bits": [ 2005, 2007, 2008, 2010 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D": {
          "hide_name": 0,
          "bits": [ 25, 26 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 95, 2356, 2357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2359 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2355, 2358 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2350, 2351, 2352, 2353 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 95, 2362, 2363 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2364 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 2365 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1595, 1596, 1597, 1598 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 2366 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ 2367 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 95, 2368, 2369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 95, 2370, 2371 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1464, 1465, 1466 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 95, 2360, 2361 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2372 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO": {
          "hide_name": 0,
          "bits": [ 2002 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/alu.v:93.22-93.27|./verilog/cpu.v:347.6-353.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 95, 2373, 2374 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_81_D": {
          "hide_name": 0,
          "bits": [ 2378 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_81_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2379, 1191, 2380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_81_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2380 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_82_D": {
          "hide_name": 0,
          "bits": [ 2383 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_82_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2382, 1620, 2381 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_82_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2381 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_83_D": {
          "hide_name": 0,
          "bits": [ 2386 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_83_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2385, 1648, 2384 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_83_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2384 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_84_D": {
          "hide_name": 0,
          "bits": [ 2389 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_84_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2388, 1683, 2387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_84_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2387 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_85_D": {
          "hide_name": 0,
          "bits": [ 2392 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_85_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2391, 1698, 2390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_85_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2390 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_86_D": {
          "hide_name": 0,
          "bits": [ 2395 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_86_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2394, 1718, 2393 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_86_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2393 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_87_D": {
          "hide_name": 0,
          "bits": [ 2398 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_87_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2397, 1750, 2396 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_87_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2396 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_88_D": {
          "hide_name": 0,
          "bits": [ 2401 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_88_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2400, 1787, 2399 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_88_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2399 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_89_D": {
          "hide_name": 0,
          "bits": [ 2404 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_89_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2403, 1815, 2402 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_89_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2402 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_90_D": {
          "hide_name": 0,
          "bits": [ 2408 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_90_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2406, 1881, 2405 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_90_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2405 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_91_D": {
          "hide_name": 0,
          "bits": [ 2411 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_91_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2410, 1918, 2409 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_91_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2409 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_92_D": {
          "hide_name": 0,
          "bits": [ 2414 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_92_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2413, 1953, 2412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_92_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2412 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_93_D": {
          "hide_name": 0,
          "bits": [ 2417 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_93_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2416, 1981, 2415 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_93_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2415 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_94_D": {
          "hide_name": 0,
          "bits": [ 2420 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_94_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2419, 2009, 2418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_94_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2418 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_95_D": {
          "hide_name": 0,
          "bits": [ 2423 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_95_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2422, 2006, 2421 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_95_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2421 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_96_D": {
          "hide_name": 0,
          "bits": [ 2426 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_96_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2425, 2144, 2424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_96_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2424 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_97_D": {
          "hide_name": 0,
          "bits": [ 2429 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_97_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2428, 2174, 2427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_97_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2427 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_98_D": {
          "hide_name": 0,
          "bits": [ 2432 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_98_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2431, 1454, 2430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_98_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2430 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_99_D": {
          "hide_name": 0,
          "bits": [ 2435 ],
          "attributes": {
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_99_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ "0", 2434, 1452, 2433 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.ex_mem_reg.data_out_SB_DFF_Q_99_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2433 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:334.8-338.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.fence_mux.input0": {
          "hide_name": 0,
          "bits": [ 1359, 1353, 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529 ],
          "attributes": {
            "hdlname": "processor fence_mux input0",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.15-46.21|./verilog/cpu.v:204.10-209.4",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.fence_mux.input1": {
          "hide_name": 0,
          "bits": [ 1359, 1353, 1340, 1334, 1328, 1322, 1316, 1310, 1304, 1295, 1289, 1283, 1271, 1265, 1259, 1253, 1247, 1241, 1235, 1229, 1223, 1216, 1406, 1400, 1394, 1388, 1382, 1376, 1350, 1281, 1214, 1212 ],
          "attributes": {
            "hdlname": "processor fence_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:204.10-209.4"
          }
        },
        "processor.fence_mux.out": {
          "hide_name": 0,
          "bits": [ 1359, 1353, 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529 ],
          "attributes": {
            "hdlname": "processor fence_mux out",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:48.16-48.19|./verilog/cpu.v:204.10-209.4",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.fence_mux_out": {
          "hide_name": 0,
          "bits": [ 1359, 1353, 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529 ],
          "attributes": {
            "hdlname": "processor fence_mux_out",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:85.15-85.28",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.forwarding_unit.EX_CSRR_Addr": {
          "hide_name": 0,
          "bits": [ 1204, 1185, 1179, 1208, 1207, 1201, 1175, 1199, 1195, 1192, 1203, 1191 ],
          "attributes": {
            "hdlname": "processor forwarding_unit EX_CSRR_Addr",
            "src": "toplevel.v:77.6-87.3|./verilog/forwarding_unit.v:52.15-52.27|./verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.MEM_CSRR": {
          "hide_name": 0,
          "bits": [ 1174 ],
          "attributes": {
            "hdlname": "processor forwarding_unit MEM_CSRR",
            "src": "toplevel.v:77.6-87.3|./verilog/forwarding_unit.v:55.9-55.17|./verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.MEM_CSRR_Addr": {
          "hide_name": 0,
          "bits": [ 1571, 1538, 2407, 2376, 2375, 2354, 2336, 2308, 2026, 1681, 1537, 1536 ],
          "attributes": {
            "hdlname": "processor forwarding_unit MEM_CSRR_Addr",
            "src": "toplevel.v:77.6-87.3|./verilog/forwarding_unit.v:53.15-53.28|./verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite": {
          "hide_name": 0,
          "bits": [ 2438 ],
          "attributes": {
            "hdlname": "processor forwarding_unit MEM_RegWrite",
            "src": "toplevel.v:77.6-87.3|./verilog/forwarding_unit.v:50.9-50.21|./verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.MEM_RegWriteAddr": {
          "hide_name": 0,
          "bits": [ 1587, 1585, 1583, 1581, 1579 ],
          "attributes": {
            "hdlname": "processor forwarding_unit MEM_RegWriteAddr",
            "src": "toplevel.v:77.6-87.3|./verilog/forwarding_unit.v:48.14-48.30|./verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2443, 2444, 2442, 2445 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2484, 2446, 568, 569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 2447, 2448, 2449, 2450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 2308, 1199, 2451, 2452 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0": {
          "hide_name": 0,
          "bits": [ 2453, 2454, 2455, 2456 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I0_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 1585, 2461, 2462 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 2438, 2439, 2440, 2441 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2463, 2466 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_O_SB_DFF_D_Q": {
          "hide_name": 0,
          "bits": [ 2464 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_O_SB_DFF_D_Q_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465, 2465 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/usr/bin/../share/yosys/ice40/brams_map.v:204.532-204.765|/usr/bin/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2501, 2446, 566 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1583, 2467, 2468, 2469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_CSRR": {
          "hide_name": 0,
          "bits": [ 1173 ],
          "attributes": {
            "hdlname": "processor forwarding_unit WB_CSRR",
            "src": "toplevel.v:77.6-87.3|./verilog/forwarding_unit.v:56.9-56.16|./verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.WB_CSRR_Addr": {
          "hide_name": 0,
          "bits": [ 1206, 932, 1180, 931, 1209, 1202, 1176, 1200, 1196, 1194, 1205, 1193 ],
          "attributes": {
            "hdlname": "processor forwarding_unit WB_CSRR_Addr",
            "src": "toplevel.v:77.6-87.3|./verilog/forwarding_unit.v:54.15-54.27|./verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.WB_RegWrite": {
          "hide_name": 0,
          "bits": [ 2474 ],
          "attributes": {
            "hdlname": "processor forwarding_unit WB_RegWrite",
            "src": "toplevel.v:77.6-87.3|./verilog/forwarding_unit.v:51.9-51.20|./verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.WB_RegWriteAddr": {
          "hide_name": 0,
          "bits": [ 2492, 2475, 2497, 2496, 2477 ],
          "attributes": {
            "hdlname": "processor forwarding_unit WB_RegWriteAddr",
            "src": "toplevel.v:77.6-87.3|./verilog/forwarding_unit.v:49.14-49.29|./verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 2478, 2479, 2480 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2482, 2483, 2481 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 547, 548, 549, 550 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 2485, 2486, 2487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 2488, 2489, 2490, 2491 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1579, 2477, 2494, 2495 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2475, 2492, 2493 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2476, 2498, 2499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2482, 2483, 2500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 545, 527, 546 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.forwarding_unit.rs1": {
          "hide_name": 0,
          "bits": [ 2471, 2473, 2467, 2470, 2472 ],
          "attributes": {
            "hdlname": "processor forwarding_unit rs1",
            "src": "toplevel.v:77.6-87.3|./verilog/forwarding_unit.v:46.14-46.17|./verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.forwarding_unit.rs2": {
          "hide_name": 0,
          "bits": [ 2460, 2461, 2458, 2457, 2459 ],
          "attributes": {
            "hdlname": "processor forwarding_unit rs2",
            "src": "toplevel.v:77.6-87.3|./verilog/forwarding_unit.v:47.14-47.17|./verilog/cpu.v:417.17-433.4"
          }
        },
        "processor.id_ex_out": {
          "hide_name": 0,
          "bits": [ 1527, 737, 2437, 2436, 735, 737, 1525, 1529, 1424, 21, 116, 1418, 1362, 1356, 1343, 1337, 1331, 1325, 1319, 1313, 1307, 1298, 1292, 1286, 1274, 1268, 1262, 1256, 1250, 1244, 1238, 1232, 1226, 1219, 1409, 1403, 1397, 1391, 1385, 1379, 1373, 1347, 1278, 1413, 2501, 564, 583, 598, 605, 684, 613, 703, 2314, 2302, 2284, 2269, 2250, 2236, 2222, 2190, 2151, 2075, 2054, 2021, 1975, 1947, 1912, 1876, 1810, 1782, 1745, 1713, 1693, 1677, 1643, 1615, 2484, 567, 585, 600, 691, 682, 658, 723, 2325, 2956, 2294, 2267, 2248, 2234, 2220, 2204, 2171, 2141, 2052, 2019, 1973, 1945, 1910, 1874, 1808, 1780, 1743, 1711, 1691, 1675, 1641, 1613, 20, 230, 28, 90, 85, 80, 75, 54, 63, 57, 56, 1449, 1450, 1452, 1454, 2174, 2144, 2006, 2009, 1981, 1953, 1918, 1881, 1815, 1787, 1750, 1718, 1698, 1683, 1648, 1620, 1191, 554, 553, 552, 551, 1434, 1433, 1429, "x", 849, 879, 850, 1586, 1584, 1582, 1580, 1578, 2471, 2473, 2467, 2470, 2472, 2460, 2461, 2458, 2457, 2459, 1204, 1185, 1179, 1208, 1207, 1201, 1175, 1199, 1195, 1192, 1203, 1191 ],
          "attributes": {
            "hdlname": "processor id_ex_out",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:91.16-91.25"
          }
        },
        "processor.id_ex_reg.clk": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "hdlname": "processor id_ex_reg clk",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:73.10-73.13|./verilog/cpu.v:313.8-317.4"
          }
        },
        "processor.id_ex_reg.data_in": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", 3585, 3586, "x", "x", "x", "x", 2673, 2672, 2671, 2670, 2669, 2668, 2667, 2666, 2664, 2663, 2662, 2661, 2660, 2659, 2658, 2657, 2656, 2655, 2778, 2770, 2763, 2756, 2749, 2742, 2735, 2727, 2719, 2711, 2704, 2696, 2684, 2685, 3464, 3465, 3466, 3467, 3468, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 3587, 3588, 3589, 3590, 3591, 3592, 3593, 3594, 3595, 3596, 3597, 3598, 3599, 3600, 3601, 3602, 3603, 3604, 3605, 3606, 3607, 3608, 3609, 3610, 3611, 3612, 3613, 3614, 3615, 3616, 3617, 3618, 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482, 3483, 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499, 2680, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 3543, 2678, 2677, 2676, 2675, 2665, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 2511, 2510, 2509, 2508, 2506, 2732, 2724, 2716, 2701, 2654, 2647, 2680 ],
          "attributes": {
            "hdlname": "processor id_ex_reg data_in",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:74.17-74.24|./verilog/cpu.v:313.8-317.4",
            "unused_bits": "6 7 44 45 46 47 48 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 150"
          }
        },
        "processor.id_ex_reg.data_out": {
          "hide_name": 0,
          "bits": [ 1527, 737, 2437, 2436, 735, 737, 1525, 1529, 1424, 21, 116, 1418, 1362, 1356, 1343, 1337, 1331, 1325, 1319, 1313, 1307, 1298, 1292, 1286, 1274, 1268, 1262, 1256, 1250, 1244, 1238, 1232, 1226, 1219, 1409, 1403, 1397, 1391, 1385, 1379, 1373, 1347, 1278, 1413, 2501, 564, 583, 598, 605, 684, 613, 703, 2314, 2302, 2284, 2269, 2250, 2236, 2222, 2190, 2151, 2075, 2054, 2021, 1975, 1947, 1912, 1876, 1810, 1782, 1745, 1713, 1693, 1677, 1643, 1615, 2484, 567, 585, 600, 691, 682, 658, 723, 2325, 2956, 2294, 2267, 2248, 2234, 2220, 2204, 2171, 2141, 2052, 2019, 1973, 1945, 1910, 1874, 1808, 1780, 1743, 1711, 1691, 1675, 1641, 1613, 20, 230, 28, 90, 85, 80, 75, 54, 63, 57, 56, 1449, 1450, 1452, 1454, 2174, 2144, 2006, 2009, 1981, 1953, 1918, 1881, 1815, 1787, 1750, 1718, 1698, 1683, 1648, 1620, 1191, 554, 553, 552, 551, 1434, 1433, 1429, "x", 849, 879, 850, 1586, 1584, 1582, 1580, 1578, 2471, 2473, 2467, 2470, 2472, 2460, 2461, 2458, 2457, 2459, 1204, 1185, 1179, 1208, 1207, 1201, 1175, 1199, 1195, 1192, 1203, 1191 ],
          "attributes": {
            "hdlname": "processor id_ex_reg data_out",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:75.20-75.28|./verilog/cpu.v:313.8-317.4"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 2505 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2504 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_21_D": {
          "hide_name": 0,
          "bits": [ 2523 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_22_D": {
          "hide_name": 0,
          "bits": [ 2527 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_23_D": {
          "hide_name": 0,
          "bits": [ 2530 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_24_D": {
          "hide_name": 0,
          "bits": [ 2533 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_25_D": {
          "hide_name": 0,
          "bits": [ 2536 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_26_D": {
          "hide_name": 0,
          "bits": [ 2539 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_27_D": {
          "hide_name": 0,
          "bits": [ 2542 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_28_D": {
          "hide_name": 0,
          "bits": [ 2545 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_29_D": {
          "hide_name": 0,
          "bits": [ 2548 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2521 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_30_D": {
          "hide_name": 0,
          "bits": [ 2554 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2555, 2525, 2556 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_31_D": {
          "hide_name": 0,
          "bits": [ 2560 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_31_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2561, 2525, 2562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_32_D": {
          "hide_name": 0,
          "bits": [ 2565 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_32_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2566, 2525, 2567 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_33_D": {
          "hide_name": 0,
          "bits": [ 2570 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_33_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2571, 2525, 2572 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_34_D": {
          "hide_name": 0,
          "bits": [ 2575 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_34_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2576, 2525, 2577 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_35_D": {
          "hide_name": 0,
          "bits": [ 2580 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_35_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2581, 2525, 2582 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_36_D": {
          "hide_name": 0,
          "bits": [ 2585 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_36_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2586, 2525, 2587 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_37_D": {
          "hide_name": 0,
          "bits": [ 2590 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_38_D": {
          "hide_name": 0,
          "bits": [ 2593 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_39_D": {
          "hide_name": 0,
          "bits": [ 2596 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2552 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_40_D": {
          "hide_name": 0,
          "bits": [ 2600 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_41_D": {
          "hide_name": 0,
          "bits": [ 2603 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_42_D": {
          "hide_name": 0,
          "bits": [ 2606 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_43_D": {
          "hide_name": 0,
          "bits": [ 2609 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_44_D": {
          "hide_name": 0,
          "bits": [ 2612 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_45_D": {
          "hide_name": 0,
          "bits": [ 2615 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_46_D": {
          "hide_name": 0,
          "bits": [ 2618 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_47_D": {
          "hide_name": 0,
          "bits": [ 2621 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 2599, 2624, 2625 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_4_R": {
          "hide_name": 0,
          "bits": [ 2553 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 2627 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 2628 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 2631, 2630 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 1422, 1419, 2631 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_I3_I2_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 2517, 2518, 2520 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_I3_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2517, 2551, 2633 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2517, 2632 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2624, 2634, 2625, 2637 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 2507, 976, 2967 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 2638 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 2502 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 2503 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_1_D": {
          "hide_name": 0,
          "bits": [ 2640 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D": {
          "hide_name": 0,
          "bits": [ 2644 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2633, 2625, 2645, 2646 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 2647, 2517, 2551, 2648 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2635, 2636 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2517, 2518, 2519, 2649 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2520, 2651 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2641, 2633, 2642, 2643 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_3_D": {
          "hide_name": 0,
          "bits": [ 2652 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 2639 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFFSS_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2653, 2633, 2626, 2637 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_119_D": {
          "hide_name": 0,
          "bits": [ 1533, 2674 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 2679 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ "0", 2684, 2681, 2682 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2683 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18_D_SB_CARRY_I1_CO_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1301, 1415, 1212, 1416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1301, 2687, 2686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2688 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_18_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2692, 2693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ "0", 2696, 2694, 2695 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2682 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1301, 2698, 2697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2689 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_19_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2700, 2693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ "0", 2704, 2702, 2703 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2695 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1301, 2706, 2705 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2699 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_20_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2708, 2693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ "0", 2711, 2709, 2710 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2703 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1301, 2713, 2712 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2707 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_21_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2715, 2693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ "0", 2719, 2717, 2718 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2710 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1301, 2721, 2720 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2714 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_22_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2723, 2693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ "0", 2727, 2725, 2726 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2718 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1301, 2729, 2728 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2722 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_23_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2731, 2693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ "0", 2735, 2733, 2734 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2726 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1301, 2737, 2736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2730 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_24_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2739, 2693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ "0", 2742, 2740, 2741 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2734 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1301, 2744, 2743 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2738 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_25_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2746, 2693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ "0", 2749, 2747, 2748 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2741 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1301, 2751, 2750 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2745 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_26_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2753, 2693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ "0", 2756, 2754, 2755 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2748 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1301, 2758, 2757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2752 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_27_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2760, 2693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ "0", 2763, 2761, 2762 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_28_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2755 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1301, 2765, 2764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_28_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2759 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ "0", 2770, 2768, 2769 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_29_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2762 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1301, 2772, 2771 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_29_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2766 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ "0", 2778, 2776, 2777 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2769 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2780, 1301, 2779 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_30_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2773 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ "0", 2655, 2782, 2783 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_31_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2777 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2785, 1301, 2784 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_31_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2781 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32_D": {
          "hide_name": 0,
          "bits": [ "0", 2656, 2787, 2788 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2783 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2790, 1301, 2789 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_32_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2786 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33_D": {
          "hide_name": 0,
          "bits": [ "0", 2657, 2792, 2793 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2788 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2795, 1301, 2794 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_33_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2791 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_34_D": {
          "hide_name": 0,
          "bits": [ "0", 2658, 2797, 2798 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_34_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2793 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2800, 1301, 2799 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_34_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2796 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35_D": {
          "hide_name": 0,
          "bits": [ "0", 2659, 2802, 2803 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2798 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2805, 1301, 2804 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_35_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2801 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36_D": {
          "hide_name": 0,
          "bits": [ "0", 2660, 2807, 2808 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2803 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2810, 1301, 2809 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_36_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2806 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D": {
          "hide_name": 0,
          "bits": [ "0", 2661, 2812, 2813 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2808 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2815, 1301, 2814 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2811 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_37_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 2817, 2818, 2691, 2693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D": {
          "hide_name": 0,
          "bits": [ "0", 2662, 2819, 2820 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2813 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2822, 1301, 2821 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_38_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2816 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39_D": {
          "hide_name": 0,
          "bits": [ "0", 2663, 2824, 2825 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2820 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1300, 1301, 1302 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_39_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2823 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_40_D": {
          "hide_name": 0,
          "bits": [ "0", 2664, 2827, 2828 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_40_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2825 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2830, 1301, 2829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_40_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2826 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_41_D": {
          "hide_name": 0,
          "bits": [ "0", 2666, 2832, 2833 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_41_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2828 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_41_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2835, 1301, 2834 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_41_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2831 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_42_D": {
          "hide_name": 0,
          "bits": [ "0", 2667, 2837, 2838 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_42_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2833 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_42_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2840, 1301, 2839 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_42_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2836 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_43_D": {
          "hide_name": 0,
          "bits": [ "0", 2668, 2842, 2843 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_43_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2838 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_43_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2845, 1301, 2844 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_43_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2841 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_44_D": {
          "hide_name": 0,
          "bits": [ "0", 2669, 2847, 2848 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_44_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2843 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_44_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2850, 1301, 2849 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_44_D_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2846 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:53.16-53.31|./verilog/cpu.v:185.8-189.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_45_D": {
          "hide_name": 0,
          "bits": [ "0", 2670, 2852, 2853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_45_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2848 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_45_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1334, 1340, 1301, 2854 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_46_D": {
          "hide_name": 0,
          "bits": [ "0", 2671, 2855, 2856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_46_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2853 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_46_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1340, 2857, 1301 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_47_D": {
          "hide_name": 0,
          "bits": [ "0", 2672, 2858, 2859 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_47_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2856 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_47_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1356, 1220, 1357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D": {
          "hide_name": 0,
          "bits": [ "0", 2673, 2860, "0" ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ 2859 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "toplevel.v:77.6-87.3|./verilog/branch_predictor.v:108.23-108.39|./verilog/cpu.v:471.19-480.4|/usr/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/usr/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1362, 1220, 1363 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2680, 2862, 2863 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_48_D_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2690, 2691, 2767, 2693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_49_D": {
          "hide_name": 0,
          "bits": [ 2864 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_49_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1168, 2865 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_49_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2524, 2866, 2867 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_50_D": {
          "hide_name": 0,
          "bits": [ 2871 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1164, 2872 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2528, 2866, 2873 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_51_D": {
          "hide_name": 0,
          "bits": [ 2876 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1162, 2877 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2531, 2866, 2878 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_52_D": {
          "hide_name": 0,
          "bits": [ 2881 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1166, 2882 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2534, 2866, 2883 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_53_D": {
          "hide_name": 0,
          "bits": [ 2886 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1136, 2887 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2537, 2866, 2888 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_54_D": {
          "hide_name": 0,
          "bits": [ 2891 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1132, 2892 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2540, 2866, 2893 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_55_D": {
          "hide_name": 0,
          "bits": [ 2896 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_55_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1130, 2897 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_55_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2543, 2866, 2898 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_56_D": {
          "hide_name": 0,
          "bits": [ 2901 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1134, 2902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2546, 2866, 2903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_57_D": {
          "hide_name": 0,
          "bits": [ 2906 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1104, 2907 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2549, 2866, 2908 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_58_D": {
          "hide_name": 0,
          "bits": [ 2911 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1100, 2912 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_59_D": {
          "hide_name": 0,
          "bits": [ 2913 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1098, 2914 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_60_D": {
          "hide_name": 0,
          "bits": [ 2915 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1102, 2916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_61_D": {
          "hide_name": 0,
          "bits": [ 2917 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1072, 2918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_62_D": {
          "hide_name": 0,
          "bits": [ 2919 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1068, 2920 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_63_D": {
          "hide_name": 0,
          "bits": [ 2921 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_63_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1066, 2922 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_64_D": {
          "hide_name": 0,
          "bits": [ 2923 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1070, 2924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_65_D": {
          "hide_name": 0,
          "bits": [ 2925 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1040, 2926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2591, 2866, 2927 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_66_D": {
          "hide_name": 0,
          "bits": [ 2930 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1036, 2931 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2594, 2866, 2932 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_67_D": {
          "hide_name": 0,
          "bits": [ 2935 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_67_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1034, 2936 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_67_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2597, 2866, 2937 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_68_D": {
          "hide_name": 0,
          "bits": [ 2940 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1038, 2941 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2601, 2866, 2942 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_69_D": {
          "hide_name": 0,
          "bits": [ 2945 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_69_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1008, 2946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_69_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2604, 2866, 2947 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_70_D": {
          "hide_name": 0,
          "bits": [ 2950 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_70_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1004, 2951 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_70_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2607, 2866, 2952 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_71_D": {
          "hide_name": 0,
          "bits": [ 2955 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_71_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1002, 2957 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_71_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2610, 2866, 2958 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_72_D": {
          "hide_name": 0,
          "bits": [ 2961 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_72_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 1006, 2962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_72_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2613, 2866, 2963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_73_D": {
          "hide_name": 0,
          "bits": [ 2966 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_74_D": {
          "hide_name": 0,
          "bits": [ 2968 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_74_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 961, 2969 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_74_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2619, 2866, 2970 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_75_D": {
          "hide_name": 0,
          "bits": [ 2973 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_75_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 959, 2974 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_75_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2622, 2866, 2975 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_76_D": {
          "hide_name": 0,
          "bits": [ 2978 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_76_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 963, 2979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_76_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2980, 2866, 2981 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_77_D": {
          "hide_name": 0,
          "bits": [ 2984 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_77_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 930, 2985 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_77_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2986, 2866, 2987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_78_D": {
          "hide_name": 0,
          "bits": [ 2990 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_78_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 926, 2991 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_78_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2992, 2866, 2993 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_79_D": {
          "hide_name": 0,
          "bits": [ 2996 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_79_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 924, 2997 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_79_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2998, 2866, 2999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_80_D": {
          "hide_name": 0,
          "bits": [ 3002 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_80_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 2507, 928, 3003 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_80_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3004, 2866, 3005 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_81_D": {
          "hide_name": 0,
          "bits": [ 3008 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_81_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2512, 2513, 3009 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_82_D": {
          "hide_name": 0,
          "bits": [ 3011 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_82_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2514, 2513, 3012 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_83_D": {
          "hide_name": 0,
          "bits": [ 3013 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_83_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2515, 2513, 3014 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_84_D": {
          "hide_name": 0,
          "bits": [ 3015 ],
          "attributes": {
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_84_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2516, 2513, 3016 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.id_ex_reg.data_out_SB_DFF_Q_85_D": {
          "hide_name": 0,
          "bits": [ 3017 ],
          "attributes": {
          }
        },
        "processor.if_id_out": {
          "hide_name": 0,
          "bits": [ 2673, 2672, 2671, 2670, 2669, 2668, 2667, 2666, 2664, 2663, 2662, 2661, 2660, 2659, 2658, 2657, 2656, 2655, 2778, 2770, 2763, 2756, 2749, 2742, 2735, 2727, 2719, 2711, 2704, 2696, 2684, 2685, 2629, 2629, 1366, 1365, 1419, 1364, 1422, 2678, 2677, 2676, 2675, 2665, 2519, 2518, 2517, 2522, 2516, 2515, 2514, 2512, 2511, 2510, 2509, 2508, 2506, 2732, 2724, 2716, 2701, 2654, 2647, 2680 ],
          "attributes": {
            "hdlname": "processor if_id_out",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:90.15-90.24"
          }
        },
        "processor.if_id_reg.clk": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "hdlname": "processor if_id_reg clk",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:47.10-47.13|./verilog/cpu.v:214.8-218.4"
          }
        },
        "processor.if_id_reg.data_in": {
          "hide_name": 0,
          "bits": [ 1359, 1353, 1340, 1334, 1328, 1322, 1316, 1310, 1304, 1295, 1289, 1283, 1271, 1265, 1259, 1253, 1247, 1241, 1235, 1229, 1223, 1216, 1406, 1400, 1394, 1388, 1382, 1376, 1350, 1281, 1214, 1212, "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 3619, 3620, 3621, 3622, 3623, 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, "x", 3463 ],
          "attributes": {
            "hdlname": "processor if_id_reg data_in",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:48.16-48.23|./verilog/cpu.v:214.8-218.4",
            "unused_bits": "47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 63"
          }
        },
        "processor.if_id_reg.data_out": {
          "hide_name": 0,
          "bits": [ 2673, 2672, 2671, 2670, 2669, 2668, 2667, 2666, 2664, 2663, 2662, 2661, 2660, 2659, 2658, 2657, 2656, 2655, 2778, 2770, 2763, 2756, 2749, 2742, 2735, 2727, 2719, 2711, 2704, 2696, 2684, 2685, 2629, 2629, 1366, 1365, 1419, 1364, 1422, 2678, 2677, 2676, 2675, 2665, 2519, 2518, 2517, 2522, 2516, 2515, 2514, 2512, 2511, 2510, 2509, 2508, 2506, 2732, 2724, 2716, 2701, 2654, 2647, 2680 ],
          "attributes": {
            "hdlname": "processor if_id_reg data_out",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:49.19-49.27|./verilog/cpu.v:214.8-218.4"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 3071, 3021, 3027 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_D_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 1316, 1322, 3023, 3025 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_D_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3024, 3039, 3060, 1369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1328, 1334, 1340, 3026 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1316, 3030, 3028, 3031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3069, 889 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_10_R": {
          "hide_name": 0,
          "bits": [ 3022 ],
          "attributes": {
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 3033 ],
          "attributes": {
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 3036 ],
          "attributes": {
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 1322, 3032, 3034, 3035 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1310, 1316, 3040, 3039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 3041 ],
          "attributes": {
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1310, 3042, 3043, 3039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1316, 1322, 3044, 3045 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 3045, 1316, 3046, 3031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 3058, 3069, 883, 889 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 3047, 1367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 914, 888, 974, 975 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3048, 1367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I1_1_I0": {
          "hide_name": 0,
          "bits": [ 3053, 3048, 3050, 1367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 3055, 3054, 3056 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 3051, 3048, 3050, 1367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3121, 3122, 3052, 3061 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 3062, 3050, 1367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3063, 3065, 3031, 3059 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1316, 1322, 3064, 3044 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3048, 3049, 3050 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1316, 3066 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3067, 3068, 3031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3121, 2464, 882, 3070 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3072, 3073, 3031, 3059 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 910, 907, 884, 881 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 3074, 3043, 3031, 3059 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 912, 907, 886, 881 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 911, 909, 885, 883 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3050, 1367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 913, 916, 887, 890 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3020 ],
          "attributes": {
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3032, 3077, 3078, 3039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1310, 1316, 3079 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3080 ],
          "attributes": {
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1310, 3081, 3082, 3039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1310, 3071, 3084 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1328, 3085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3086 ],
          "attributes": {
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3087, 3088, 3029, 3089 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3090 ],
          "attributes": {
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 3032, 3037, 3038, 3039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 1310, 1316, 3093 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3032, 3091, 3092, 3039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1310, 1316, 3095, 3096 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 3097 ],
          "attributes": {
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 3098, 3039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1310, 1316, 3083, 3099 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 3100 ],
          "attributes": {
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3101, 3102, 3103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 1328, 1334, 1340, 3104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1316, 3106, 3105, 3031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 3059, 3107 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3122, 3055, 890, 881 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1316, 1322, 3108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I2_1_I3": {
          "hide_name": 0,
          "bits": [ 1316, 3111, 3110, 3031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1316, 1322, 3108, 3109 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 3112 ],
          "attributes": {
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1316, 3113, 3094, 3114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 3115 ],
          "attributes": {
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1316, 3116, 3117 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 3118 ],
          "attributes": {
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3076, 3075, 1316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3019 ],
          "attributes": {
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1310, 3039 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 1322, 3032, 1369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 3069, 3057, 3123, 3119 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.if_id_reg.data_out_SB_DFF_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 3059, 3120 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.imm_out": {
          "hide_name": 0,
          "bits": [ 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482, 3483, 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499, 2680 ],
          "attributes": {
            "hdlname": "processor imm_out",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:118.15-118.22",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30"
          }
        },
        "processor.immediate_generator.imm": {
          "hide_name": 0,
          "bits": [ 3469, 3470, 3471, 3472, 3473, 3474, 3475, 3476, 3477, 3478, 3479, 3480, 3481, 3482, 3483, 3484, 3485, 3486, 3487, 3488, 3489, 3490, 3491, 3492, 3493, 3494, 3495, 3496, 3497, 3498, 3499, 2680 ],
          "attributes": {
            "hdlname": "processor immediate_generator imm",
            "src": "toplevel.v:77.6-87.3|./verilog/imm_gen.v:48.20-48.23|./verilog/cpu.v:257.10-260.4",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30"
          }
        },
        "processor.immediate_generator.inst": {
          "hide_name": 0,
          "bits": [ 2629, 2629, 1366, 1365, 1419, 1364, 1422, 2678, 2677, 2676, 2675, 2665, 2519, 2518, 2517, 2522, 2516, 2515, 2514, 2512, 2511, 2510, 2509, 2508, 2506, 2732, 2724, 2716, 2701, 2654, 2647, 2680 ],
          "attributes": {
            "hdlname": "processor immediate_generator inst",
            "src": "toplevel.v:77.6-87.3|./verilog/imm_gen.v:47.16-47.20|./verilog/cpu.v:257.10-260.4"
          }
        },
        "processor.inst_mem_in": {
          "hide_name": 0,
          "bits": [ 1359, 1353, 1340, 1334, 1328, 1322, 1316, 1310, 1304, 1295, 1289, 1283, 1271, 1265, 1259, 1253, 1247, 1241, 1235, 1229, 1223, 1216, 1406, 1400, 1394, 1388, 1382, 1376, 1350, 1281, 1214, 1212 ],
          "attributes": {
            "hdlname": "processor inst_mem_in",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:64.17-64.28"
          }
        },
        "processor.inst_mem_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453, "x", 3453 ],
          "attributes": {
            "hdlname": "processor inst_mem_out",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:65.16-65.28",
            "unused_bits": "15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 31"
          }
        },
        "processor.inst_mux.input0": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 3439, 3440, 3441, 3442, 3443, 3444, 3445, 3446, 3447, 3448, 3449, 3450, 3451, 3452, 3453, "x", 3453 ],
          "attributes": {
            "hdlname": "processor inst_mux input0",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.15-46.21|./verilog/cpu.v:197.10-202.4",
            "unused_bits": "15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 31"
          }
        },
        "processor.inst_mux.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor inst_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:197.10-202.4"
          }
        },
        "processor.inst_mux.out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 3619, 3620, 3621, 3622, 3623, 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, "x", 3463 ],
          "attributes": {
            "hdlname": "processor inst_mux out",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:48.16-48.19|./verilog/cpu.v:197.10-202.4",
            "unused_bits": "15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 31"
          }
        },
        "processor.inst_mux_out": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", 3619, 3620, 3621, 3622, 3623, 3454, 3455, 3456, 3457, 3458, 3459, 3460, 3461, 3462, 3463, "x", 3463 ],
          "attributes": {
            "hdlname": "processor inst_mux_out",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:84.15-84.27",
            "unused_bits": "15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 31"
          }
        },
        "processor.lui_mux.input1": {
          "hide_name": 0,
          "bits": [ 20, 230, 28, 90, 85, 80, 75, 54, 63, 57, 56, 1449, 1450, 1452, 1454, 2174, 2144, 2006, 2009, 1981, 1953, 1918, 1881, 1815, 1787, 1750, 1718, 1698, 1683, 1648, 1620, 1191 ],
          "attributes": {
            "hdlname": "processor lui_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:355.10-360.4"
          }
        },
        "processor.lui_mux.out": {
          "hide_name": 0,
          "bits": [ 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394 ],
          "attributes": {
            "hdlname": "processor lui_mux out",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:48.16-48.19|./verilog/cpu.v:355.10-360.4",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.lui_mux.select": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "hdlname": "processor lui_mux select",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:47.9-47.15|./verilog/cpu.v:355.10-360.4"
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 3124 ],
          "attributes": {
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1422, 1420 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 2680, 2861, 2851, 2863 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2512, 2774, 2775 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2724, 2650 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.lui_mux.select_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 1422, 1419, 1366, 1370 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.lui_result": {
          "hide_name": 0,
          "bits": [ 3363, 3364, 3365, 3366, 3367, 3368, 3369, 3370, 3371, 3372, 3373, 3374, 3375, 3376, 3377, 3378, 3379, 3380, 3381, 3382, 3383, 3384, 3385, 3386, 3387, 3388, 3389, 3390, 3391, 3392, 3393, 3394 ],
          "attributes": {
            "hdlname": "processor lui_result",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:136.15-136.25",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.mem_csrr_mux.input1": {
          "hide_name": 0,
          "bits": [ 2334, 2333, 2332, 2331, 2330, 2329, 2328, 2327, 2309, 2296, 2274, 2255, 2240, 2226, 2206, 2173, 2143, 2059, 2027, 1980, 1952, 1917, 1880, 1814, 1786, 1749, 1717, 1697, 1682, 1647, 1619, 1588 ],
          "attributes": {
            "hdlname": "processor mem_csrr_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:387.10-392.4"
          }
        },
        "processor.mem_csrr_mux.select": {
          "hide_name": 0,
          "bits": [ 1174 ],
          "attributes": {
            "hdlname": "processor mem_csrr_mux select",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:47.9-47.15|./verilog/cpu.v:387.10-392.4"
          }
        },
        "processor.mem_fwd1_mux.input0": {
          "hide_name": 0,
          "bits": [ 2501, 564, 583, 598, 605, 684, 613, 703, 2314, 2302, 2284, 2269, 2250, 2236, 2222, 2190, 2151, 2075, 2054, 2021, 1975, 1947, 1912, 1876, 1810, 1782, 1745, 1713, 1693, 1677, 1643, 1615 ],
          "attributes": {
            "hdlname": "processor mem_fwd1_mux input0",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.15-46.21|./verilog/cpu.v:435.10-440.4"
          }
        },
        "processor.mem_fwd2_mux.input0": {
          "hide_name": 0,
          "bits": [ 2484, 567, 585, 600, 691, 682, 658, 723, 2325, 2956, 2294, 2267, 2248, 2234, 2220, 2204, 2171, 2141, 2052, 2019, 1973, 1945, 1910, 1874, 1808, 1780, 1743, 1711, 1691, 1675, 1641, 1613 ],
          "attributes": {
            "hdlname": "processor mem_fwd2_mux input0",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.15-46.21|./verilog/cpu.v:442.10-447.4"
          }
        },
        "processor.mem_regwb_mux.input1": {
          "hide_name": 0,
          "bits": [ 825, 570, 586, 601, 609, 687, 660, 724, 792, 726, 787, 784, 778, 775, 772, 768, 765, 762, 759, 756, 751, 747, 846, 843, 840, 837, 834, 831, 819, 782, 745, 743 ],
          "attributes": {
            "hdlname": "processor mem_regwb_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:498.10-503.4"
          }
        },
        "processor.mem_regwb_mux.select": {
          "hide_name": 0,
          "bits": [ 572 ],
          "attributes": {
            "hdlname": "processor mem_regwb_mux select",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:47.9-47.15|./verilog/cpu.v:498.10-503.4"
          }
        },
        "processor.mem_wb_out": {
          "hide_name": 0,
          "bits": [ "x", 557, 2474, 1173, 936, 935, 934, 937, 979, 978, 977, 980, 1011, 1010, 1009, 1012, 1043, 1042, 1041, 1044, 1075, 1074, 1073, 1076, 1107, 1106, 1105, 1108, 1139, 1138, 1137, 1140, 1171, 1170, 1169, 1172, 555, 562, 581, 597, 607, 686, 657, 722, 2324, 3193, 2293, 2271, 2252, 2238, 2223, 2202, 2170, 2140, 2056, 2024, 1977, 1949, 1914, 1878, 1811, 1783, 1746, 1715, 1695, 1678, 1645, 1616, 556, 563, 582, 596, 608, 685, 656, 721, 2323, 3125, 2292, 2272, 2253, 2237, 2224, 2203, 2169, 2139, 2057, 2023, 1978, 1950, 1915, 1877, 1812, 1784, 1747, 1714, 1694, 1679, 1644, 1617, 2492, 2475, 2497, 2496, 2477, 1206, 932, 1180, 931, 1209, 1202, 1176, 1200, 1196, 1194, 1205, 1193 ],
          "attributes": {
            "hdlname": "processor mem_wb_out",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:93.16-93.26"
          }
        },
        "processor.mem_wb_reg.clk": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "hdlname": "processor mem_wb_reg clk",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:127.10-127.13|./verilog/cpu.v:395.9-399.4"
          }
        },
        "processor.mem_wb_reg.data_in": {
          "hide_name": 0,
          "bits": [ 1528, 572, 2438, 1174, 2377, 571, 587, 602, 610, 688, 661, 725, 2326, 727, 2295, 2273, 2254, 2239, 2225, 2205, 2172, 2142, 2058, 2025, 1979, 1951, 1916, 1879, 1813, 1785, 1748, 1716, 1696, 1680, 1646, 1618, 3624, 3625, 3626, 3627, 3628, 3629, 3630, 3631, 3632, 3633, 3634, 3635, 3636, 3637, 3638, 3639, 3640, 3641, 3642, 3643, 3644, 3645, 3646, 3647, 3648, 3649, 3650, 3651, 3652, 3653, 3654, 3655, 825, 570, 586, 601, 609, 687, 660, 724, 792, 726, 787, 784, 778, 775, 772, 768, 765, 762, 759, 756, 751, 747, 846, 843, 840, 837, 834, 831, 819, 782, 745, 743, 1587, 1585, 1583, 1581, 1579, 1571, 1538, 2407, 2376, 2375, 2354, 2336, 2308, 2026, 1681, 1537, 1536 ],
          "attributes": {
            "hdlname": "processor mem_wb_reg data_in",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:128.17-128.24|./verilog/cpu.v:395.9-399.4",
            "unused_bits": "36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67"
          }
        },
        "processor.mem_wb_reg.data_out": {
          "hide_name": 0,
          "bits": [ "x", 557, 2474, 1173, 936, 935, 934, 937, 979, 978, 977, 980, 1011, 1010, 1009, 1012, 1043, 1042, 1041, 1044, 1075, 1074, 1073, 1076, 1107, 1106, 1105, 1108, 1139, 1138, 1137, 1140, 1171, 1170, 1169, 1172, 555, 562, 581, 597, 607, 686, 657, 722, 2324, 3193, 2293, 2271, 2252, 2238, 2223, 2202, 2170, 2140, 2056, 2024, 1977, 1949, 1914, 1878, 1811, 1783, 1746, 1715, 1695, 1678, 1645, 1616, 556, 563, 582, 596, 608, 685, 656, 721, 2323, 3125, 2292, 2272, 2253, 2237, 2224, 2203, 2169, 2139, 2057, 2023, 1978, 1950, 1915, 1877, 1812, 1784, 1747, 1714, 1694, 1679, 1644, 1617, 2492, 2475, 2497, 2496, 2477, 1206, 932, 1180, 931, 1209, 1202, 1176, 1200, 1196, 1194, 1205, 1193 ],
          "attributes": {
            "hdlname": "processor mem_wb_reg data_out",
            "src": "toplevel.v:77.6-87.3|./verilog/pipeline_registers.v:129.20-129.28|./verilog/cpu.v:395.9-399.4"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_49_D": {
          "hide_name": 0,
          "bits": [ 743, 572, 3126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_49_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1588, 1174, 3128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_50_D": {
          "hide_name": 0,
          "bits": [ 745, 572, 3129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_50_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1619, 1174, 3131 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_51_D": {
          "hide_name": 0,
          "bits": [ 782, 572, 3132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_51_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1647, 1174, 3134 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_52_D": {
          "hide_name": 0,
          "bits": [ 819, 572, 3135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_52_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1682, 1174, 3137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_53_D": {
          "hide_name": 0,
          "bits": [ 831, 572, 3138 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_53_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1697, 1174, 3140 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_54_D": {
          "hide_name": 0,
          "bits": [ 834, 572, 3141 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1717, 1174, 3143 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_55_D": {
          "hide_name": 0,
          "bits": [ 837, 572, 3144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_55_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1749, 1174, 3146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_56_D": {
          "hide_name": 0,
          "bits": [ 840, 572, 3147 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_56_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1786, 1174, 3149 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_57_D": {
          "hide_name": 0,
          "bits": [ 843, 572, 3150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1814, 1174, 3152 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_58_D": {
          "hide_name": 0,
          "bits": [ 846, 572, 3153 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_58_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1880, 1174, 3155 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_59_D": {
          "hide_name": 0,
          "bits": [ 747, 572, 3156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_59_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1917, 1174, 3158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_60_D": {
          "hide_name": 0,
          "bits": [ 751, 572, 3159 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_60_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1952, 1174, 3161 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_61_D": {
          "hide_name": 0,
          "bits": [ 756, 572, 3162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_61_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1980, 1174, 3164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_62_D": {
          "hide_name": 0,
          "bits": [ 759, 572, 3165 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2027, 1174, 3167 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_63_D": {
          "hide_name": 0,
          "bits": [ 762, 572, 3168 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_63_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2059, 1174, 3170 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_64_D": {
          "hide_name": 0,
          "bits": [ 765, 572, 3171 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_64_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2143, 1174, 3173 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_65_D": {
          "hide_name": 0,
          "bits": [ 768, 572, 3174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_65_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2173, 1174, 3176 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_66_D": {
          "hide_name": 0,
          "bits": [ 772, 572, 3177 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2206, 1174, 3179 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_67_D": {
          "hide_name": 0,
          "bits": [ 775, 572, 3180 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_67_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2226, 1174, 3182 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_68_D": {
          "hide_name": 0,
          "bits": [ 778, 572, 3183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2240, 1174, 3185 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_69_D": {
          "hide_name": 0,
          "bits": [ 784, 572, 3186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_69_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2255, 1174, 3188 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_70_D": {
          "hide_name": 0,
          "bits": [ 787, 572, 3189 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_70_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2274, 1174, 3191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_71_D": {
          "hide_name": 0,
          "bits": [ 726, 572, 3192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_71_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2296, 1174, 3195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_72_D": {
          "hide_name": 0,
          "bits": [ 792, 572, 3196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_72_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2309, 1174, 3198 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_73_D": {
          "hide_name": 0,
          "bits": [ 724, 572, 3199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_73_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2327, 1174, 3201 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_74_D": {
          "hide_name": 0,
          "bits": [ 660, 572, 3202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_74_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2328, 1174, 3204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_75_D": {
          "hide_name": 0,
          "bits": [ 687, 572, 3205 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_75_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2329, 1174, 3207 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_76_D": {
          "hide_name": 0,
          "bits": [ 609, 572, 3208 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_76_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2330, 1174, 3210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_77_D": {
          "hide_name": 0,
          "bits": [ 601, 572, 3211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_77_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 2331, 1174, 3213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_78_D": {
          "hide_name": 0,
          "bits": [ 586, 572, 3214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_78_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1174, 2332, 3216 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_79_D": {
          "hide_name": 0,
          "bits": [ 570, 572, 3217 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_79_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1174, 2333, 3219 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_80_D": {
          "hide_name": 0,
          "bits": [ 825, 572, 3220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mem_wb_reg.data_out_SB_DFF_Q_80_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1174, 2334, 3222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.mistaken_branch_mux.input1": {
          "hide_name": 0,
          "bits": [ 1362, 1356, 1343, 1337, 1331, 1325, 1319, 1313, 1307, 1298, 1292, 1286, 1274, 1268, 1262, 1256, 1250, 1244, 1238, 1232, 1226, 1219, 1409, 1403, 1397, 1391, 1385, 1379, 1373, 1347, 1278, 1413 ],
          "attributes": {
            "hdlname": "processor mistaken_branch_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:489.10-494.4"
          }
        },
        "processor.pc_adder.input1": {
          "hide_name": 0,
          "bits": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor pc_adder input1",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:49.15-49.21|./verilog/cpu.v:185.8-189.4"
          }
        },
        "processor.pc_adder.input2": {
          "hide_name": 0,
          "bits": [ 1359, 1353, 1340, 1334, 1328, 1322, 1316, 1310, 1304, 1295, 1289, 1283, 1271, 1265, 1259, 1253, 1247, 1241, 1235, 1229, 1223, 1216, 1406, 1400, 1394, 1388, 1382, 1376, 1350, 1281, 1214, 1212 ],
          "attributes": {
            "hdlname": "processor pc_adder input2",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:50.15-50.21|./verilog/cpu.v:185.8-189.4"
          }
        },
        "processor.pc_adder.out": {
          "hide_name": 0,
          "bits": [ 1359, 1353, 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529 ],
          "attributes": {
            "hdlname": "processor pc_adder out",
            "src": "toplevel.v:77.6-87.3|./verilog/adder.v:51.16-51.19|./verilog/cpu.v:185.8-189.4",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.pc_adder_out": {
          "hide_name": 0,
          "bits": [ 1359, 1353, 3500, 3501, 3502, 3503, 3504, 3505, 3506, 3507, 3508, 3509, 3510, 3511, 3512, 3513, 3514, 3515, 3516, 3517, 3518, 3519, 3520, 3521, 3522, 3523, 3524, 3525, 3526, 3527, 3528, 3529 ],
          "attributes": {
            "hdlname": "processor pc_adder_out",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:166.15-166.27",
            "unused_bits": "2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.pc_mux.input1": {
          "hide_name": 0,
          "bits": [ 1360, 1354, 1341, 1335, 1329, 1323, 1317, 1311, 1305, 1296, 1290, 1284, 1272, 1266, 1260, 1254, 1248, 1242, 1236, 1230, 1224, 1217, 1407, 1401, 1395, 1389, 1383, 1377, 1371, 1345, 1276, 1411 ],
          "attributes": {
            "hdlname": "processor pc_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:178.10-183.4"
          }
        },
        "processor.pc_out": {
          "hide_name": 0,
          "bits": [ 1359, 1353, 1340, 1334, 1328, 1322, 1316, 1310, 1304, 1295, 1289, 1283, 1271, 1265, 1259, 1253, 1247, 1241, 1235, 1229, 1223, 1216, 1406, 1400, 1394, 1388, 1382, 1376, 1350, 1281, 1214, 1212 ],
          "attributes": {
            "hdlname": "processor pc_out",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:82.15-82.21"
          }
        },
        "processor.reg_dat_mux.input1": {
          "hide_name": 0,
          "bits": [ 1362, 1356, 1343, 1337, 1331, 1325, 1319, 1313, 1307, 1298, 1292, 1286, 1274, 1268, 1262, 1256, 1250, 1244, 1238, 1232, 1226, 1219, 1409, 1403, 1397, 1391, 1385, 1379, 1373, 1347, 1278, 1413 ],
          "attributes": {
            "hdlname": "processor reg_dat_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:409.10-414.4"
          }
        },
        "processor.reg_dat_mux.select": {
          "hide_name": 0,
          "bits": [ 1528 ],
          "attributes": {
            "hdlname": "processor reg_dat_mux select",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:47.9-47.15|./verilog/cpu.v:409.10-414.4"
          }
        },
        "processor.register_files.clk": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "hdlname": "processor register_files clk",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:48.9-48.12|./verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.rdAddrA": {
          "hide_name": 0,
          "bits": [ 3619, 3620, 3621, 3622, 3623 ],
          "attributes": {
            "hdlname": "processor register_files rdAddrA",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:52.14-52.21|./verilog/cpu.v:246.10-255.4",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "processor.register_files.rdAddrA_buf": {
          "hide_name": 0,
          "bits": [ 3227, 3226, 3225, 3224, 3223 ],
          "attributes": {
            "hdlname": "processor register_files rdAddrA_buf",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:65.12-65.23|./verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.rdAddrB": {
          "hide_name": 0,
          "bits": [ 3454, 3455, 3456, 3457, 3458 ],
          "attributes": {
            "hdlname": "processor register_files rdAddrB",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:54.14-54.21|./verilog/cpu.v:246.10-255.4",
            "unused_bits": "0 1 2 3 4"
          }
        },
        "processor.register_files.rdAddrB_buf": {
          "hide_name": 0,
          "bits": [ 3232, 3231, 3230, 3229, 3228 ],
          "attributes": {
            "hdlname": "processor register_files rdAddrB_buf",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:66.12-66.23|./verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.regfile.0.0_RDATA": {
          "hide_name": 0,
          "bits": [ 2928, 2869, 2929 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 3236, 2869, 3233 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_10": {
          "hide_name": 0,
          "bits": [ 2953, 2869, 2954 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_11": {
          "hide_name": 0,
          "bits": [ 2994, 2869, 2995 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_12": {
          "hide_name": 0,
          "bits": [ 2943, 2869, 2944 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_13": {
          "hide_name": 0,
          "bits": [ 2982, 2869, 2983 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_13_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 2980, 2525, 3010 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_14": {
          "hide_name": 0,
          "bits": [ 2964, 2869, 2965 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_15": {
          "hide_name": 0,
          "bits": [ 2869, 3006, 3007 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_1_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3235 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.0.0_RDATA_1_SB_DFF_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 3237, 3238, 3239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2948, 2869, 2949 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2988, 2869, 2989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2938, 2869, 2939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2976, 2869, 2977 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2959, 2869, 2960 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 3000, 2869, 3001 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2933, 2869, 2934 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.0_RDATA_9": {
          "hide_name": 0,
          "bits": [ 2971, 2869, 2972 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA": {
          "hide_name": 0,
          "bits": [ 2868, 2869, 2870 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2909, 2869, 2910 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_10": {
          "hide_name": 0,
          "bits": [ 2894, 2869, 2895 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_11": {
          "hide_name": 0,
          "bits": [ 2578, 2869, 3242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_11_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2576, 2866, 3247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_12": {
          "hide_name": 0,
          "bits": [ 2884, 2869, 2885 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_13": {
          "hide_name": 0,
          "bits": [ 2568, 2869, 3241 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_13_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2566, 2866, 3248 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_14": {
          "hide_name": 0,
          "bits": [ 2904, 2869, 2905 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_15": {
          "hide_name": 0,
          "bits": [ 2588, 2869, 3240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_15_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2586, 2866, 3249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2889, 2869, 2890 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2573, 2869, 3246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2571, 2866, 3250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2879, 2869, 2880 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2563, 2869, 3245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_5_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2561, 2866, 3251 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2899, 2869, 2900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2583, 2869, 3244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_7_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2581, 2866, 3252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2874, 2869, 2875 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_9": {
          "hide_name": 0,
          "bits": [ 2557, 2869, 3243 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.0.1_RDATA_9_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2555, 2866, 3253 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA": {
          "hide_name": 0,
          "bits": [ 2928, 2558, 3268 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_1": {
          "hide_name": 0,
          "bits": [ 3236, 2558, 3267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_10": {
          "hide_name": 0,
          "bits": [ 2953, 2558, 3258 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_10_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2607, 2525, 2608 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_11": {
          "hide_name": 0,
          "bits": [ 2994, 2558, 3257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_11_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2992, 2525, 3269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_12": {
          "hide_name": 0,
          "bits": [ 2943, 2558, 3256 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_12_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2601, 2525, 2602 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_13": {
          "hide_name": 0,
          "bits": [ 2982, 2558, 3234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_13_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3270 ],
          "attributes": {
          }
        },
        "processor.register_files.regfile.1.0_RDATA_14": {
          "hide_name": 0,
          "bits": [ 2964, 2558, 3255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_14_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2613, 2525, 2614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_15": {
          "hide_name": 0,
          "bits": [ 2558, 3006, 3254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_15_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 3004, 2525, 3271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_15_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2522, 2513, 3018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2616, 2525, 2617 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2948, 2558, 3266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2604, 2525, 2605 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2988, 2558, 3265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2986, 2525, 3272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2938, 2558, 3264 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_4_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2597, 2525, 2598 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2976, 2558, 3263 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_5_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2622, 2525, 2623 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2959, 2558, 3262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_6_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2610, 2525, 2611 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_7": {
          "hide_name": 0,
          "bits": [ 3000, 2558, 3261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_7_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2998, 2525, 3273 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2933, 2558, 3260 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_8_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2594, 2525, 2595 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_9": {
          "hide_name": 0,
          "bits": [ 2971, 2558, 3259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_9_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2619, 2525, 2620 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.0_RDATA_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2591, 2525, 2592 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA": {
          "hide_name": 0,
          "bits": [ 2868, 2558, 3282 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_1": {
          "hide_name": 0,
          "bits": [ 2909, 2558, 3281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_10": {
          "hide_name": 0,
          "bits": [ 2894, 2558, 3276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_10_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2540, 2525, 2541 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_11": {
          "hide_name": 0,
          "bits": [ 2578, 2558, 2579 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_12": {
          "hide_name": 0,
          "bits": [ 2884, 2558, 3275 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_12_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2534, 2525, 2535 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_13": {
          "hide_name": 0,
          "bits": [ 2568, 2558, 2569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_14": {
          "hide_name": 0,
          "bits": [ 2904, 2558, 3274 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_14_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2546, 2525, 2547 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_15": {
          "hide_name": 0,
          "bits": [ 2588, 2558, 2589 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2549, 2525, 2550 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_2": {
          "hide_name": 0,
          "bits": [ 2889, 2558, 3280 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2537, 2525, 2538 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_3": {
          "hide_name": 0,
          "bits": [ 2573, 2558, 2574 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_4": {
          "hide_name": 0,
          "bits": [ 2879, 2558, 3279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_4_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2531, 2525, 2532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_5": {
          "hide_name": 0,
          "bits": [ 2563, 2558, 2564 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_6": {
          "hide_name": 0,
          "bits": [ 2899, 2558, 3278 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_6_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2543, 2525, 2544 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_7": {
          "hide_name": 0,
          "bits": [ 2583, 2558, 2584 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_8": {
          "hide_name": 0,
          "bits": [ 2874, 2558, 3277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_8_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2528, 2525, 2529 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_9": {
          "hide_name": 0,
          "bits": [ 2557, 2558, 2559 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.regfile.1.1_RDATA_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2524, 2525, 2526 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrAddr": {
          "hide_name": 0,
          "bits": [ 1587, 1585, 1583, 1581, 1579 ],
          "attributes": {
            "hdlname": "processor register_files wrAddr",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:50.14-50.20|./verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.wrAddr_buf": {
          "hide_name": 0,
          "bits": [ 3055, 3069, 3122, 3121, 3058, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "hdlname": "processor register_files wrAddr_buf",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:73.13-73.23|./verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.wrData_buf": {
          "hide_name": 0,
          "bits": [ 3004, 2998, 2992, 2986, 2980, 2622, 2619, 2616, 2613, 2610, 2607, 2604, 2601, 2597, 2594, 2591, 2586, 2581, 2576, 2571, 2566, 2561, 2555, 2549, 2546, 2543, 2540, 2537, 2534, 2531, 2528, 2524 ],
          "attributes": {
            "hdlname": "processor register_files wrData_buf",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:74.13-74.23|./verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_10_D": {
          "hide_name": 0,
          "bits": [ 3285 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_10_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1226, 1528, 3160 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_11_D": {
          "hide_name": 0,
          "bits": [ 3286 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_11_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1232, 1528, 3163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_12_D": {
          "hide_name": 0,
          "bits": [ 3287 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_12_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1238, 1528, 3166 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_13_D": {
          "hide_name": 0,
          "bits": [ 3288 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_13_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1244, 1528, 3169 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_14_D": {
          "hide_name": 0,
          "bits": [ 3289 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_14_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1250, 1528, 3172 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_15_D": {
          "hide_name": 0,
          "bits": [ 3290 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_15_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1256, 1528, 3175 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_16_D": {
          "hide_name": 0,
          "bits": [ 3291 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_16_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1262, 1528, 3178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_17_D": {
          "hide_name": 0,
          "bits": [ 3292 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_17_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1268, 1528, 3181 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_18_D": {
          "hide_name": 0,
          "bits": [ 3293 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_18_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1274, 1528, 3184 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_19_D": {
          "hide_name": 0,
          "bits": [ 3294 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_19_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1286, 1528, 3187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 3284 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_1_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1347, 1528, 3133 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_20_D": {
          "hide_name": 0,
          "bits": [ 3296 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_20_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1292, 1528, 3190 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_21_D": {
          "hide_name": 0,
          "bits": [ 3297 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_21_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1298, 1528, 3194 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_22_D": {
          "hide_name": 0,
          "bits": [ 3298 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_22_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1307, 1528, 3197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_23_D": {
          "hide_name": 0,
          "bits": [ 3299 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_23_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1313, 1528, 3200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_24_D": {
          "hide_name": 0,
          "bits": [ 3300 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_24_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1319, 1528, 3203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_25_D": {
          "hide_name": 0,
          "bits": [ 3301 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_25_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1325, 1528, 3206 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_26_D": {
          "hide_name": 0,
          "bits": [ 3302 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_26_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1331, 1528, 3209 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_27_D": {
          "hide_name": 0,
          "bits": [ 3303 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_27_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1337, 1528, 3212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_28_D": {
          "hide_name": 0,
          "bits": [ 3304 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_28_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1343, 1528, 3215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_29_D": {
          "hide_name": 0,
          "bits": [ 3305 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_29_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1356, 1528, 3218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 3295 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_2_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1373, 1528, 3136 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_30_D": {
          "hide_name": 0,
          "bits": [ 3307 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_30_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1362, 1528, 3221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_31_D": {
          "hide_name": 0,
          "bits": [ 3308 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_31_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1413, 1528, 3127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 3306 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_3_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1379, 1528, 3139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 3309 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_4_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1385, 1528, 3142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_5_D": {
          "hide_name": 0,
          "bits": [ 3310 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_5_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1391, 1528, 3145 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_6_D": {
          "hide_name": 0,
          "bits": [ 3311 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_6_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1397, 1528, 3148 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_7_D": {
          "hide_name": 0,
          "bits": [ 3312 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_7_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1403, 1528, 3151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_8_D": {
          "hide_name": 0,
          "bits": [ 3313 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_8_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1409, 1528, 3154 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_9_D": {
          "hide_name": 0,
          "bits": [ 3314 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_9_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1219, 1528, 3157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 3283 ],
          "attributes": {
          }
        },
        "processor.register_files.wrData_buf_SB_DFF_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1278, 1528, 3130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.write": {
          "hide_name": 0,
          "bits": [ 2438 ],
          "attributes": {
            "hdlname": "processor register_files write",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:49.9-49.14|./verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.write_buf": {
          "hide_name": 0,
          "bits": [ 3315 ],
          "attributes": {
            "hdlname": "processor register_files write_buf",
            "src": "toplevel.v:77.6-87.3|./verilog/register_file.v:75.7-75.16|./verilog/cpu.v:246.10-255.4"
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_1_I3": {
          "hide_name": 0,
          "bits": [ 3069, 3231, 3315, 3318 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 3320, 3319, 3321, 3322 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 2616, 2866, 3323 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_1_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 3069, 3055, 3324 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 3230, 3122, 3325, 3326 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 3226, 3069, 3315, 3316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 3327, 3317, 3321, 3328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.register_files.write_buf_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 3225, 3122, 3329, 3330 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "processor.sign_mask_gen_inst.func3": {
          "hide_name": 0,
          "bits": [ 2519, 2518, 2517 ],
          "attributes": {
            "hdlname": "processor sign_mask_gen_inst func3",
            "src": "toplevel.v:77.6-87.3|./verilog/dataMem_mask_gen.v:46.14-46.19|./verilog/cpu.v:268.16-271.4"
          }
        },
        "processor.sign_mask_gen_inst.mask": {
          "hide_name": 0,
          "bits": [ "x", "x", "x" ],
          "attributes": {
            "hdlname": "processor sign_mask_gen_inst mask",
            "src": "toplevel.v:77.6-87.3|./verilog/dataMem_mask_gen.v:49.12-49.16|./verilog/cpu.v:268.16-271.4"
          }
        },
        "processor.sign_mask_gen_inst.sign_mask": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", 3543 ],
          "attributes": {
            "hdlname": "processor sign_mask_gen_inst sign_mask",
            "src": "toplevel.v:77.6-87.3|./verilog/dataMem_mask_gen.v:47.15-47.24|./verilog/cpu.v:268.16-271.4",
            "unused_bits": "3"
          }
        },
        "processor.wb_fwd2_mux.out": {
          "hide_name": 0,
          "bits": [ 3331, 3332, 3333, 3334, 3335, 3336, 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362 ],
          "attributes": {
            "hdlname": "processor wb_fwd2_mux out",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:48.16-48.19|./verilog/cpu.v:456.10-461.4",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.wb_fwd2_mux_out": {
          "hide_name": 0,
          "bits": [ 3331, 3332, 3333, 3334, 3335, 3336, 3337, 3338, 3339, 3340, 3341, 3342, 3343, 3344, 3345, 3346, 3347, 3348, 3349, 3350, 3351, 3352, 3353, 3354, 3355, 3356, 3357, 3358, 3359, 3360, 3361, 3362 ],
          "attributes": {
            "hdlname": "processor wb_fwd2_mux_out",
            "src": "toplevel.v:77.6-87.3|./verilog/cpu.v:157.15-157.30",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "processor.wb_mux.input0": {
          "hide_name": 0,
          "bits": [ 555, 562, 581, 597, 607, 686, 657, 722, 2324, 3193, 2293, 2271, 2252, 2238, 2223, 2202, 2170, 2140, 2056, 2024, 1977, 1949, 1914, 1878, 1811, 1783, 1746, 1715, 1695, 1678, 1645, 1616 ],
          "attributes": {
            "hdlname": "processor wb_mux input0",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.15-46.21|./verilog/cpu.v:402.10-407.4"
          }
        },
        "processor.wb_mux.input1": {
          "hide_name": 0,
          "bits": [ 556, 563, 582, 596, 608, 685, 656, 721, 2323, 3125, 2292, 2272, 2253, 2237, 2224, 2203, 2169, 2139, 2057, 2023, 1978, 1950, 1915, 1877, 1812, 1784, 1747, 1714, 1694, 1679, 1644, 1617 ],
          "attributes": {
            "hdlname": "processor wb_mux input1",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:46.23-46.29|./verilog/cpu.v:402.10-407.4"
          }
        },
        "processor.wb_mux.select": {
          "hide_name": 0,
          "bits": [ 557 ],
          "attributes": {
            "hdlname": "processor wb_mux select",
            "src": "toplevel.v:77.6-87.3|./verilog/mux2to1.v:47.9-47.15|./verilog/cpu.v:402.10-407.4"
          }
        },
        "processor.wb_mux.select_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 2298, 654, 2307 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/usr/bin/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        }
      }
    }
  }
}
