// Seed: 4201482721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
  wire id_7 = id_2 == 1;
  assign id_2 = 1;
endmodule
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  supply1 id_3;
  assign {module_1, 1} = id_3;
  module_0(
      id_3, id_3, id_2, id_2, id_3
  );
  assign id_1[1] = id_3 ? 1 : 1;
endmodule
