Running: /host/Xilinx/13.3/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /host/Garage/Garage/vhdl/simple2/module_isim_beh.exe -prj /host/Garage/Garage/vhdl/simple2/module_beh.prj work.module 
ISim O.76xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/host/Garage/Garage/vhdl/simple2/module.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94872 KB
Fuse CPU Usage: 1340 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity module
Time Resolution for simulation is 1ps.
ERROR:Simulator:861 - Failed to link the design
