
TrabajoFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008688  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002ac  08008828  08008828  00018828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ad4  08008ad4  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08008ad4  08008ad4  00018ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008adc  08008adc  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008adc  08008adc  00018adc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ae0  08008ae0  00018ae0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08008ae4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a74  20000074  08008b58  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004ae8  08008b58  00024ae8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000184b6  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000342b  00000000  00000000  0003855a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e8  00000000  00000000  0003b988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013c0  00000000  00000000  0003ce70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000034d1  00000000  00000000  0003e230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016567  00000000  00000000  00041701  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097eec  00000000  00000000  00057c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000efb54  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f3c  00000000  00000000  000efba4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008810 	.word	0x08008810

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08008810 	.word	0x08008810

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <map_float_to_pwm>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static inline uint32_t map_float_to_pwm(float v)
{
 8000594:	b480      	push	{r7}
 8000596:	b083      	sub	sp, #12
 8000598:	af00      	add	r7, sp, #0
 800059a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (v < 0.0f) v = 0.0f;
 800059e:	edd7 7a01 	vldr	s15, [r7, #4]
 80005a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80005a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005aa:	d502      	bpl.n	80005b2 <map_float_to_pwm+0x1e>
 80005ac:	f04f 0300 	mov.w	r3, #0
 80005b0:	607b      	str	r3, [r7, #4]
    if (v > 1.0f) v = 1.0f;
 80005b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80005b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80005ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005c2:	dd02      	ble.n	80005ca <map_float_to_pwm+0x36>
 80005c4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80005c8:	607b      	str	r3, [r7, #4]
    return (uint32_t)(v * PWM_MAX);
 80005ca:	edd7 7a01 	vldr	s15, [r7, #4]
 80005ce:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80005ec <map_float_to_pwm+0x58>
 80005d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80005da:	ee17 3a90 	vmov	r3, s15
}
 80005de:	4618      	mov	r0, r3
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop
 80005ec:	4479c000 	.word	0x4479c000

080005f0 <DriveFromJoystick>:

void DriveFromJoystick(uint8_t x, uint8_t y)
{
 80005f0:	b590      	push	{r4, r7, lr}
 80005f2:	b087      	sub	sp, #28
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	460a      	mov	r2, r1
 80005fa:	71fb      	strb	r3, [r7, #7]
 80005fc:	4613      	mov	r3, r2
 80005fe:	71bb      	strb	r3, [r7, #6]
    float speed, turn;
    float left, right;

    // Zona muerta: sin marcha atrás
    if (y < DEADZONE)
 8000600:	79bb      	ldrb	r3, [r7, #6]
 8000602:	2b31      	cmp	r3, #49	; 0x31
 8000604:	d808      	bhi.n	8000618 <DriveFromJoystick+0x28>
    {
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8000606:	4b3d      	ldr	r3, [pc, #244]	; (80006fc <DriveFromJoystick+0x10c>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	2200      	movs	r2, #0
 800060c:	635a      	str	r2, [r3, #52]	; 0x34
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 800060e:	4b3b      	ldr	r3, [pc, #236]	; (80006fc <DriveFromJoystick+0x10c>)
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	2200      	movs	r2, #0
 8000614:	639a      	str	r2, [r3, #56]	; 0x38
        return;
 8000616:	e06e      	b.n	80006f6 <DriveFromJoystick+0x106>
    }

    // Normalización
    speed = (float)(y - DEADZONE) / 50.0f;    // 0..1
 8000618:	79bb      	ldrb	r3, [r7, #6]
 800061a:	3b32      	subs	r3, #50	; 0x32
 800061c:	ee07 3a90 	vmov	s15, r3
 8000620:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000624:	eddf 6a36 	vldr	s13, [pc, #216]	; 8000700 <DriveFromJoystick+0x110>
 8000628:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800062c:	edc7 7a03 	vstr	s15, [r7, #12]
    turn  = ((float)x - 50.0f) / 50.0f;        // -1..1
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	ee07 3a90 	vmov	s15, r3
 8000636:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800063a:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8000700 <DriveFromJoystick+0x110>
 800063e:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000642:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8000700 <DriveFromJoystick+0x110>
 8000646:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800064a:	edc7 7a02 	vstr	s15, [r7, #8]

    // Control diferencial
    left  = speed * (1.0f - turn);
 800064e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000652:	edd7 7a02 	vldr	s15, [r7, #8]
 8000656:	ee77 7a67 	vsub.f32	s15, s14, s15
 800065a:	ed97 7a03 	vldr	s14, [r7, #12]
 800065e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000662:	edc7 7a05 	vstr	s15, [r7, #20]
    right = speed * (1.0f + turn);
 8000666:	edd7 7a02 	vldr	s15, [r7, #8]
 800066a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800066e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000672:	ed97 7a03 	vldr	s14, [r7, #12]
 8000676:	ee67 7a27 	vmul.f32	s15, s14, s15
 800067a:	edc7 7a04 	vstr	s15, [r7, #16]

    // Limitar
    if (left < 0) left = 0;
 800067e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000682:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800068a:	d502      	bpl.n	8000692 <DriveFromJoystick+0xa2>
 800068c:	f04f 0300 	mov.w	r3, #0
 8000690:	617b      	str	r3, [r7, #20]
    if (right < 0) right = 0;
 8000692:	edd7 7a04 	vldr	s15, [r7, #16]
 8000696:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800069a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800069e:	d502      	bpl.n	80006a6 <DriveFromJoystick+0xb6>
 80006a0:	f04f 0300 	mov.w	r3, #0
 80006a4:	613b      	str	r3, [r7, #16]
    if (left > 1) left = 1;
 80006a6:	edd7 7a05 	vldr	s15, [r7, #20]
 80006aa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80006ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006b6:	dd02      	ble.n	80006be <DriveFromJoystick+0xce>
 80006b8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80006bc:	617b      	str	r3, [r7, #20]
    if (right > 1) right = 1;
 80006be:	edd7 7a04 	vldr	s15, [r7, #16]
 80006c2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80006c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80006ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006ce:	dd02      	ble.n	80006d6 <DriveFromJoystick+0xe6>
 80006d0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80006d4:	613b      	str	r3, [r7, #16]

    // Aplicar PWM
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, map_float_to_pwm(left));
 80006d6:	4b09      	ldr	r3, [pc, #36]	; (80006fc <DriveFromJoystick+0x10c>)
 80006d8:	681c      	ldr	r4, [r3, #0]
 80006da:	ed97 0a05 	vldr	s0, [r7, #20]
 80006de:	f7ff ff59 	bl	8000594 <map_float_to_pwm>
 80006e2:	4603      	mov	r3, r0
 80006e4:	6363      	str	r3, [r4, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, map_float_to_pwm(right));
 80006e6:	4b05      	ldr	r3, [pc, #20]	; (80006fc <DriveFromJoystick+0x10c>)
 80006e8:	681c      	ldr	r4, [r3, #0]
 80006ea:	ed97 0a04 	vldr	s0, [r7, #16]
 80006ee:	f7ff ff51 	bl	8000594 <map_float_to_pwm>
 80006f2:	4603      	mov	r3, r0
 80006f4:	63a3      	str	r3, [r4, #56]	; 0x38
}
 80006f6:	371c      	adds	r7, #28
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd90      	pop	{r4, r7, pc}
 80006fc:	200000d8 	.word	0x200000d8
 8000700:	42480000 	.word	0x42480000

08000704 <DriveAuto>:

void DriveAuto(void){
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
	//TODO: Crear modo auto
}
 8000708:	bf00      	nop
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
	...

08000714 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000718:	f000 fce0 	bl	80010dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800071c:	f000 f872 	bl	8000804 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000720:	f000 f9ea 	bl	8000af8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000724:	f000 f9b8 	bl	8000a98 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8000728:	f000 f940 	bl	80009ac <MX_TIM3_Init>
  MX_TIM2_Init();
 800072c:	f000 f8c8 	bl	80008c0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8000730:	2201      	movs	r2, #1
 8000732:	4921      	ldr	r1, [pc, #132]	; (80007b8 <main+0xa4>)
 8000734:	4821      	ldr	r0, [pc, #132]	; (80007bc <main+0xa8>)
 8000736:	f002 fb2c 	bl	8002d92 <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800073a:	2100      	movs	r1, #0
 800073c:	4820      	ldr	r0, [pc, #128]	; (80007c0 <main+0xac>)
 800073e:	f001 fd67 	bl	8002210 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000742:	2108      	movs	r1, #8
 8000744:	481f      	ldr	r0, [pc, #124]	; (80007c4 <main+0xb0>)
 8000746:	f001 fd63 	bl	8002210 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800074a:	f003 fa81 	bl	8003c50 <osKernelInitialize>
  /* Create the mutex(es) */
  /* creation of controlMutex */
  controlMutexHandle = osMutexNew(&controlMutex_attributes);
 800074e:	481e      	ldr	r0, [pc, #120]	; (80007c8 <main+0xb4>)
 8000750:	f003 fcb1 	bl	80040b6 <osMutexNew>
 8000754:	4603      	mov	r3, r0
 8000756:	4a1d      	ldr	r2, [pc, #116]	; (80007cc <main+0xb8>)
 8000758:	6013      	str	r3, [r2, #0]
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQueue01 */
  myQueue01Handle = osMessageQueueNew (32, sizeof(char), &myQueue01_attributes);
 800075a:	4a1d      	ldr	r2, [pc, #116]	; (80007d0 <main+0xbc>)
 800075c:	2101      	movs	r1, #1
 800075e:	2020      	movs	r0, #32
 8000760:	f003 fdb7 	bl	80042d2 <osMessageQueueNew>
 8000764:	4603      	mov	r3, r0
 8000766:	4a1b      	ldr	r2, [pc, #108]	; (80007d4 <main+0xc0>)
 8000768:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800076a:	4a1b      	ldr	r2, [pc, #108]	; (80007d8 <main+0xc4>)
 800076c:	2100      	movs	r1, #0
 800076e:	481b      	ldr	r0, [pc, #108]	; (80007dc <main+0xc8>)
 8000770:	f003 fab8 	bl	8003ce4 <osThreadNew>
 8000774:	4603      	mov	r3, r0
 8000776:	4a1a      	ldr	r2, [pc, #104]	; (80007e0 <main+0xcc>)
 8000778:	6013      	str	r3, [r2, #0]

  /* creation of TestTask01 */
  TestTask01Handle = osThreadNew(TestTask, NULL, &TestTask01_attributes);
 800077a:	4a1a      	ldr	r2, [pc, #104]	; (80007e4 <main+0xd0>)
 800077c:	2100      	movs	r1, #0
 800077e:	481a      	ldr	r0, [pc, #104]	; (80007e8 <main+0xd4>)
 8000780:	f003 fab0 	bl	8003ce4 <osThreadNew>
 8000784:	4603      	mov	r3, r0
 8000786:	4a19      	ldr	r2, [pc, #100]	; (80007ec <main+0xd8>)
 8000788:	6013      	str	r3, [r2, #0]

  /* creation of PWM */
  PWMHandle = osThreadNew(PWMTask, NULL, &PWM_attributes);
 800078a:	4a19      	ldr	r2, [pc, #100]	; (80007f0 <main+0xdc>)
 800078c:	2100      	movs	r1, #0
 800078e:	4819      	ldr	r0, [pc, #100]	; (80007f4 <main+0xe0>)
 8000790:	f003 faa8 	bl	8003ce4 <osThreadNew>
 8000794:	4603      	mov	r3, r0
 8000796:	4a18      	ldr	r2, [pc, #96]	; (80007f8 <main+0xe4>)
 8000798:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* creation of modeFlags */
  modeFlagsHandle = osEventFlagsNew(&modeFlags_attributes);
 800079a:	4818      	ldr	r0, [pc, #96]	; (80007fc <main+0xe8>)
 800079c:	f003 fb4f 	bl	8003e3e <osEventFlagsNew>
 80007a0:	4603      	mov	r3, r0
 80007a2:	4a17      	ldr	r2, [pc, #92]	; (8000800 <main+0xec>)
 80007a4:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  osEventFlagsSet(modeFlagsHandle, MODE_MANUAL);
 80007a6:	4b16      	ldr	r3, [pc, #88]	; (8000800 <main+0xec>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	2101      	movs	r1, #1
 80007ac:	4618      	mov	r0, r3
 80007ae:	f003 fb85 	bl	8003ebc <osEventFlagsSet>
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80007b2:	f003 fa71 	bl	8003c98 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80007b6:	e7fe      	b.n	80007b6 <main+0xa2>
 80007b8:	2000017c 	.word	0x2000017c
 80007bc:	20000120 	.word	0x20000120
 80007c0:	200000d8 	.word	0x200000d8
 80007c4:	20000090 	.word	0x20000090
 80007c8:	0800891c 	.word	0x0800891c
 80007cc:	20000174 	.word	0x20000174
 80007d0:	08008904 	.word	0x08008904
 80007d4:	20000170 	.word	0x20000170
 80007d8:	08008898 	.word	0x08008898
 80007dc:	08000b95 	.word	0x08000b95
 80007e0:	20000164 	.word	0x20000164
 80007e4:	080088bc 	.word	0x080088bc
 80007e8:	08000ba5 	.word	0x08000ba5
 80007ec:	20000168 	.word	0x20000168
 80007f0:	080088e0 	.word	0x080088e0
 80007f4:	08000cbd 	.word	0x08000cbd
 80007f8:	2000016c 	.word	0x2000016c
 80007fc:	0800892c 	.word	0x0800892c
 8000800:	20000178 	.word	0x20000178

08000804 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b094      	sub	sp, #80	; 0x50
 8000808:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080a:	f107 0320 	add.w	r3, r7, #32
 800080e:	2230      	movs	r2, #48	; 0x30
 8000810:	2100      	movs	r1, #0
 8000812:	4618      	mov	r0, r3
 8000814:	f007 fa02 	bl	8007c1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000818:	f107 030c 	add.w	r3, r7, #12
 800081c:	2200      	movs	r2, #0
 800081e:	601a      	str	r2, [r3, #0]
 8000820:	605a      	str	r2, [r3, #4]
 8000822:	609a      	str	r2, [r3, #8]
 8000824:	60da      	str	r2, [r3, #12]
 8000826:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000828:	2300      	movs	r3, #0
 800082a:	60bb      	str	r3, [r7, #8]
 800082c:	4b22      	ldr	r3, [pc, #136]	; (80008b8 <SystemClock_Config+0xb4>)
 800082e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000830:	4a21      	ldr	r2, [pc, #132]	; (80008b8 <SystemClock_Config+0xb4>)
 8000832:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000836:	6413      	str	r3, [r2, #64]	; 0x40
 8000838:	4b1f      	ldr	r3, [pc, #124]	; (80008b8 <SystemClock_Config+0xb4>)
 800083a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800083c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000840:	60bb      	str	r3, [r7, #8]
 8000842:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000844:	2300      	movs	r3, #0
 8000846:	607b      	str	r3, [r7, #4]
 8000848:	4b1c      	ldr	r3, [pc, #112]	; (80008bc <SystemClock_Config+0xb8>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a1b      	ldr	r2, [pc, #108]	; (80008bc <SystemClock_Config+0xb8>)
 800084e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000852:	6013      	str	r3, [r2, #0]
 8000854:	4b19      	ldr	r3, [pc, #100]	; (80008bc <SystemClock_Config+0xb8>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800085c:	607b      	str	r3, [r7, #4]
 800085e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000860:	2302      	movs	r3, #2
 8000862:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000864:	2301      	movs	r3, #1
 8000866:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000868:	2310      	movs	r3, #16
 800086a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800086c:	2300      	movs	r3, #0
 800086e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000870:	f107 0320 	add.w	r3, r7, #32
 8000874:	4618      	mov	r0, r3
 8000876:	f000 ffcb 	bl	8001810 <HAL_RCC_OscConfig>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000880:	f000 fa76 	bl	8000d70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000884:	230f      	movs	r3, #15
 8000886:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000888:	2300      	movs	r3, #0
 800088a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800088c:	2300      	movs	r3, #0
 800088e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000890:	2300      	movs	r3, #0
 8000892:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000894:	2300      	movs	r3, #0
 8000896:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000898:	f107 030c 	add.w	r3, r7, #12
 800089c:	2100      	movs	r1, #0
 800089e:	4618      	mov	r0, r3
 80008a0:	f001 fa2e 	bl	8001d00 <HAL_RCC_ClockConfig>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80008aa:	f000 fa61 	bl	8000d70 <Error_Handler>
  }
}
 80008ae:	bf00      	nop
 80008b0:	3750      	adds	r7, #80	; 0x50
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	40023800 	.word	0x40023800
 80008bc:	40007000 	.word	0x40007000

080008c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b08e      	sub	sp, #56	; 0x38
 80008c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008ca:	2200      	movs	r2, #0
 80008cc:	601a      	str	r2, [r3, #0]
 80008ce:	605a      	str	r2, [r3, #4]
 80008d0:	609a      	str	r2, [r3, #8]
 80008d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008d4:	f107 0320 	add.w	r3, r7, #32
 80008d8:	2200      	movs	r2, #0
 80008da:	601a      	str	r2, [r3, #0]
 80008dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008de:	1d3b      	adds	r3, r7, #4
 80008e0:	2200      	movs	r2, #0
 80008e2:	601a      	str	r2, [r3, #0]
 80008e4:	605a      	str	r2, [r3, #4]
 80008e6:	609a      	str	r2, [r3, #8]
 80008e8:	60da      	str	r2, [r3, #12]
 80008ea:	611a      	str	r2, [r3, #16]
 80008ec:	615a      	str	r2, [r3, #20]
 80008ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008f0:	4b2d      	ldr	r3, [pc, #180]	; (80009a8 <MX_TIM2_Init+0xe8>)
 80008f2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 80008f8:	4b2b      	ldr	r3, [pc, #172]	; (80009a8 <MX_TIM2_Init+0xe8>)
 80008fa:	2207      	movs	r2, #7
 80008fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008fe:	4b2a      	ldr	r3, [pc, #168]	; (80009a8 <MX_TIM2_Init+0xe8>)
 8000900:	2200      	movs	r2, #0
 8000902:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000904:	4b28      	ldr	r3, [pc, #160]	; (80009a8 <MX_TIM2_Init+0xe8>)
 8000906:	f240 32e7 	movw	r2, #999	; 0x3e7
 800090a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800090c:	4b26      	ldr	r3, [pc, #152]	; (80009a8 <MX_TIM2_Init+0xe8>)
 800090e:	2200      	movs	r2, #0
 8000910:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000912:	4b25      	ldr	r3, [pc, #148]	; (80009a8 <MX_TIM2_Init+0xe8>)
 8000914:	2280      	movs	r2, #128	; 0x80
 8000916:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000918:	4823      	ldr	r0, [pc, #140]	; (80009a8 <MX_TIM2_Init+0xe8>)
 800091a:	f001 fbd1 	bl	80020c0 <HAL_TIM_Base_Init>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000924:	f000 fa24 	bl	8000d70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000928:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800092c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800092e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000932:	4619      	mov	r1, r3
 8000934:	481c      	ldr	r0, [pc, #112]	; (80009a8 <MX_TIM2_Init+0xe8>)
 8000936:	f001 fddd 	bl	80024f4 <HAL_TIM_ConfigClockSource>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000940:	f000 fa16 	bl	8000d70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000944:	4818      	ldr	r0, [pc, #96]	; (80009a8 <MX_TIM2_Init+0xe8>)
 8000946:	f001 fc0a 	bl	800215e <HAL_TIM_PWM_Init>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000950:	f000 fa0e 	bl	8000d70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000954:	2300      	movs	r3, #0
 8000956:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000958:	2300      	movs	r3, #0
 800095a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800095c:	f107 0320 	add.w	r3, r7, #32
 8000960:	4619      	mov	r1, r3
 8000962:	4811      	ldr	r0, [pc, #68]	; (80009a8 <MX_TIM2_Init+0xe8>)
 8000964:	f002 f95a 	bl	8002c1c <HAL_TIMEx_MasterConfigSynchronization>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800096e:	f000 f9ff 	bl	8000d70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000972:	2360      	movs	r3, #96	; 0x60
 8000974:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000976:	2300      	movs	r3, #0
 8000978:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800097a:	2300      	movs	r3, #0
 800097c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800097e:	2300      	movs	r3, #0
 8000980:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000982:	1d3b      	adds	r3, r7, #4
 8000984:	2208      	movs	r2, #8
 8000986:	4619      	mov	r1, r3
 8000988:	4807      	ldr	r0, [pc, #28]	; (80009a8 <MX_TIM2_Init+0xe8>)
 800098a:	f001 fcf1 	bl	8002370 <HAL_TIM_PWM_ConfigChannel>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000994:	f000 f9ec 	bl	8000d70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000998:	4803      	ldr	r0, [pc, #12]	; (80009a8 <MX_TIM2_Init+0xe8>)
 800099a:	f000 fa51 	bl	8000e40 <HAL_TIM_MspPostInit>

}
 800099e:	bf00      	nop
 80009a0:	3738      	adds	r7, #56	; 0x38
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	20000090 	.word	0x20000090

080009ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b08e      	sub	sp, #56	; 0x38
 80009b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009b6:	2200      	movs	r2, #0
 80009b8:	601a      	str	r2, [r3, #0]
 80009ba:	605a      	str	r2, [r3, #4]
 80009bc:	609a      	str	r2, [r3, #8]
 80009be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009c0:	f107 0320 	add.w	r3, r7, #32
 80009c4:	2200      	movs	r2, #0
 80009c6:	601a      	str	r2, [r3, #0]
 80009c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009ca:	1d3b      	adds	r3, r7, #4
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
 80009d0:	605a      	str	r2, [r3, #4]
 80009d2:	609a      	str	r2, [r3, #8]
 80009d4:	60da      	str	r2, [r3, #12]
 80009d6:	611a      	str	r2, [r3, #16]
 80009d8:	615a      	str	r2, [r3, #20]
 80009da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009dc:	4b2c      	ldr	r3, [pc, #176]	; (8000a90 <MX_TIM3_Init+0xe4>)
 80009de:	4a2d      	ldr	r2, [pc, #180]	; (8000a94 <MX_TIM3_Init+0xe8>)
 80009e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 80009e2:	4b2b      	ldr	r3, [pc, #172]	; (8000a90 <MX_TIM3_Init+0xe4>)
 80009e4:	2207      	movs	r2, #7
 80009e6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009e8:	4b29      	ldr	r3, [pc, #164]	; (8000a90 <MX_TIM3_Init+0xe4>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80009ee:	4b28      	ldr	r3, [pc, #160]	; (8000a90 <MX_TIM3_Init+0xe4>)
 80009f0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009f4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009f6:	4b26      	ldr	r3, [pc, #152]	; (8000a90 <MX_TIM3_Init+0xe4>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009fc:	4b24      	ldr	r3, [pc, #144]	; (8000a90 <MX_TIM3_Init+0xe4>)
 80009fe:	2280      	movs	r2, #128	; 0x80
 8000a00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a02:	4823      	ldr	r0, [pc, #140]	; (8000a90 <MX_TIM3_Init+0xe4>)
 8000a04:	f001 fb5c 	bl	80020c0 <HAL_TIM_Base_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000a0e:	f000 f9af 	bl	8000d70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a16:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a18:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	481c      	ldr	r0, [pc, #112]	; (8000a90 <MX_TIM3_Init+0xe4>)
 8000a20:	f001 fd68 	bl	80024f4 <HAL_TIM_ConfigClockSource>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000a2a:	f000 f9a1 	bl	8000d70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a2e:	4818      	ldr	r0, [pc, #96]	; (8000a90 <MX_TIM3_Init+0xe4>)
 8000a30:	f001 fb95 	bl	800215e <HAL_TIM_PWM_Init>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000a3a:	f000 f999 	bl	8000d70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a42:	2300      	movs	r3, #0
 8000a44:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a46:	f107 0320 	add.w	r3, r7, #32
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4810      	ldr	r0, [pc, #64]	; (8000a90 <MX_TIM3_Init+0xe4>)
 8000a4e:	f002 f8e5 	bl	8002c1c <HAL_TIMEx_MasterConfigSynchronization>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000a58:	f000 f98a 	bl	8000d70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a5c:	2360      	movs	r3, #96	; 0x60
 8000a5e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a60:	2300      	movs	r3, #0
 8000a62:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a64:	2300      	movs	r3, #0
 8000a66:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a6c:	1d3b      	adds	r3, r7, #4
 8000a6e:	2200      	movs	r2, #0
 8000a70:	4619      	mov	r1, r3
 8000a72:	4807      	ldr	r0, [pc, #28]	; (8000a90 <MX_TIM3_Init+0xe4>)
 8000a74:	f001 fc7c 	bl	8002370 <HAL_TIM_PWM_ConfigChannel>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000a7e:	f000 f977 	bl	8000d70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a82:	4803      	ldr	r0, [pc, #12]	; (8000a90 <MX_TIM3_Init+0xe4>)
 8000a84:	f000 f9dc 	bl	8000e40 <HAL_TIM_MspPostInit>

}
 8000a88:	bf00      	nop
 8000a8a:	3738      	adds	r7, #56	; 0x38
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	200000d8 	.word	0x200000d8
 8000a94:	40000400 	.word	0x40000400

08000a98 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a9c:	4b13      	ldr	r3, [pc, #76]	; (8000aec <MX_USART2_UART_Init+0x54>)
 8000a9e:	4a14      	ldr	r2, [pc, #80]	; (8000af0 <MX_USART2_UART_Init+0x58>)
 8000aa0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000aa2:	4b12      	ldr	r3, [pc, #72]	; (8000aec <MX_USART2_UART_Init+0x54>)
 8000aa4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000aa8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000aaa:	4b10      	ldr	r3, [pc, #64]	; (8000aec <MX_USART2_UART_Init+0x54>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ab0:	4b0e      	ldr	r3, [pc, #56]	; (8000aec <MX_USART2_UART_Init+0x54>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ab6:	4b0d      	ldr	r3, [pc, #52]	; (8000aec <MX_USART2_UART_Init+0x54>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000abc:	4b0b      	ldr	r3, [pc, #44]	; (8000aec <MX_USART2_UART_Init+0x54>)
 8000abe:	220c      	movs	r2, #12
 8000ac0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ac2:	4b0a      	ldr	r3, [pc, #40]	; (8000aec <MX_USART2_UART_Init+0x54>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ac8:	4b08      	ldr	r3, [pc, #32]	; (8000aec <MX_USART2_UART_Init+0x54>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ace:	4807      	ldr	r0, [pc, #28]	; (8000aec <MX_USART2_UART_Init+0x54>)
 8000ad0:	f002 f912 	bl	8002cf8 <HAL_UART_Init>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ada:	f000 f949 	bl	8000d70 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
	HAL_UART_Receive_IT(&huart2, (uint8_t*) &rx_byte, 1);
 8000ade:	2201      	movs	r2, #1
 8000ae0:	4904      	ldr	r1, [pc, #16]	; (8000af4 <MX_USART2_UART_Init+0x5c>)
 8000ae2:	4802      	ldr	r0, [pc, #8]	; (8000aec <MX_USART2_UART_Init+0x54>)
 8000ae4:	f002 f955 	bl	8002d92 <HAL_UART_Receive_IT>
  /* USER CODE END USART2_Init 2 */

}
 8000ae8:	bf00      	nop
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	20000120 	.word	0x20000120
 8000af0:	40004400 	.word	0x40004400
 8000af4:	2000017c 	.word	0x2000017c

08000af8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afe:	2300      	movs	r3, #0
 8000b00:	607b      	str	r3, [r7, #4]
 8000b02:	4b10      	ldr	r3, [pc, #64]	; (8000b44 <MX_GPIO_Init+0x4c>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b06:	4a0f      	ldr	r2, [pc, #60]	; (8000b44 <MX_GPIO_Init+0x4c>)
 8000b08:	f043 0301 	orr.w	r3, r3, #1
 8000b0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b0e:	4b0d      	ldr	r3, [pc, #52]	; (8000b44 <MX_GPIO_Init+0x4c>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b12:	f003 0301 	and.w	r3, r3, #1
 8000b16:	607b      	str	r3, [r7, #4]
 8000b18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	603b      	str	r3, [r7, #0]
 8000b1e:	4b09      	ldr	r3, [pc, #36]	; (8000b44 <MX_GPIO_Init+0x4c>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b22:	4a08      	ldr	r2, [pc, #32]	; (8000b44 <MX_GPIO_Init+0x4c>)
 8000b24:	f043 0302 	orr.w	r3, r3, #2
 8000b28:	6313      	str	r3, [r2, #48]	; 0x30
 8000b2a:	4b06      	ldr	r3, [pc, #24]	; (8000b44 <MX_GPIO_Init+0x4c>)
 8000b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b2e:	f003 0302 	and.w	r3, r3, #2
 8000b32:	603b      	str	r3, [r7, #0]
 8000b34:	683b      	ldr	r3, [r7, #0]

}
 8000b36:	bf00      	nop
 8000b38:	370c      	adds	r7, #12
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	40023800 	.word	0x40023800

08000b48 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a0b      	ldr	r2, [pc, #44]	; (8000b84 <HAL_UART_RxCpltCallback+0x3c>)
 8000b56:	4293      	cmp	r3, r2
 8000b58:	d10f      	bne.n	8000b7a <HAL_UART_RxCpltCallback+0x32>
		char c = rx_byte;
 8000b5a:	4b0b      	ldr	r3, [pc, #44]	; (8000b88 <HAL_UART_RxCpltCallback+0x40>)
 8000b5c:	781b      	ldrb	r3, [r3, #0]
 8000b5e:	73fb      	strb	r3, [r7, #15]

		// Meter el carácter en la cola SIN BLOQUEO (desde ISR)
		osMessageQueuePut(myQueue01Handle, &c, 0, 0);
 8000b60:	4b0a      	ldr	r3, [pc, #40]	; (8000b8c <HAL_UART_RxCpltCallback+0x44>)
 8000b62:	6818      	ldr	r0, [r3, #0]
 8000b64:	f107 010f 	add.w	r1, r7, #15
 8000b68:	2300      	movs	r3, #0
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	f003 fc24 	bl	80043b8 <osMessageQueuePut>

		// Reiniciar recepción
		HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8000b70:	2201      	movs	r2, #1
 8000b72:	4905      	ldr	r1, [pc, #20]	; (8000b88 <HAL_UART_RxCpltCallback+0x40>)
 8000b74:	4806      	ldr	r0, [pc, #24]	; (8000b90 <HAL_UART_RxCpltCallback+0x48>)
 8000b76:	f002 f90c 	bl	8002d92 <HAL_UART_Receive_IT>
	}
}
 8000b7a:	bf00      	nop
 8000b7c:	3710      	adds	r7, #16
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40004400 	.word	0x40004400
 8000b88:	2000017c 	.word	0x2000017c
 8000b8c:	20000170 	.word	0x20000170
 8000b90:	20000120 	.word	0x20000120

08000b94 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8000b9c:	2001      	movs	r0, #1
 8000b9e:	f003 f933 	bl	8003e08 <osDelay>
 8000ba2:	e7fb      	b.n	8000b9c <StartDefaultTask+0x8>

08000ba4 <TestTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_TestTask */
void TestTask(void *argument)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b08a      	sub	sp, #40	; 0x28
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TestTask */
	/* Infinite loop */
	char c;
	char buffer[20];
	uint8_t idx = 0;
 8000bac:	2300      	movs	r3, #0
 8000bae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	for (;;) {
		// Espera bloqueante: eficiente
		if (osMessageQueueGet(myQueue01Handle, &c, NULL, osWaitForever)== osOK) {
 8000bb2:	4b3c      	ldr	r3, [pc, #240]	; (8000ca4 <TestTask+0x100>)
 8000bb4:	6818      	ldr	r0, [r3, #0]
 8000bb6:	f107 0126 	add.w	r1, r7, #38	; 0x26
 8000bba:	f04f 33ff 	mov.w	r3, #4294967295
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	f003 fc5a 	bl	8004478 <osMessageQueueGet>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d1f3      	bne.n	8000bb2 <TestTask+0xe>
			// 1) Modo M / A
			if (c == 'C') {
 8000bca:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000bce:	2b43      	cmp	r3, #67	; 0x43
 8000bd0:	d10c      	bne.n	8000bec <TestTask+0x48>
				osEventFlagsClear(modeFlagsHandle, MODE_AUTO);
 8000bd2:	4b35      	ldr	r3, [pc, #212]	; (8000ca8 <TestTask+0x104>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	2102      	movs	r1, #2
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f003 f9b3 	bl	8003f44 <osEventFlagsClear>
				osEventFlagsSet(modeFlagsHandle, MODE_MANUAL);
 8000bde:	4b32      	ldr	r3, [pc, #200]	; (8000ca8 <TestTask+0x104>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	2101      	movs	r1, #1
 8000be4:	4618      	mov	r0, r3
 8000be6:	f003 f969 	bl	8003ebc <osEventFlagsSet>
 8000bea:	e7e2      	b.n	8000bb2 <TestTask+0xe>
			} else if (c == 'c') {
 8000bec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000bf0:	2b63      	cmp	r3, #99	; 0x63
 8000bf2:	d10c      	bne.n	8000c0e <TestTask+0x6a>
			    osEventFlagsClear(modeFlagsHandle, MODE_MANUAL);
 8000bf4:	4b2c      	ldr	r3, [pc, #176]	; (8000ca8 <TestTask+0x104>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	2101      	movs	r1, #1
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f003 f9a2 	bl	8003f44 <osEventFlagsClear>
			    osEventFlagsSet(modeFlagsHandle, MODE_AUTO);
 8000c00:	4b29      	ldr	r3, [pc, #164]	; (8000ca8 <TestTask+0x104>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	2102      	movs	r1, #2
 8000c06:	4618      	mov	r0, r3
 8000c08:	f003 f958 	bl	8003ebc <osEventFlagsSet>
 8000c0c:	e7d1      	b.n	8000bb2 <TestTask+0xe>
			}

			// 2) Joystick Xnnn,Ynnn
			else {
				if ((c == '\n') || (c == '\r')) {
 8000c0e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000c12:	2b0a      	cmp	r3, #10
 8000c14:	d003      	beq.n	8000c1e <TestTask+0x7a>
 8000c16:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000c1a:	2b0d      	cmp	r3, #13
 8000c1c:	d131      	bne.n	8000c82 <TestTask+0xde>
					buffer[idx] = '\0';
 8000c1e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000c22:	3328      	adds	r3, #40	; 0x28
 8000c24:	443b      	add	r3, r7
 8000c26:	2200      	movs	r2, #0
 8000c28:	f803 2c18 	strb.w	r2, [r3, #-24]

					int x, y;
					if (sscanf(buffer, "X%d,Y%d", &x, &y) == 2) {
 8000c2c:	f107 0308 	add.w	r3, r7, #8
 8000c30:	f107 020c 	add.w	r2, r7, #12
 8000c34:	f107 0010 	add.w	r0, r7, #16
 8000c38:	491c      	ldr	r1, [pc, #112]	; (8000cac <TestTask+0x108>)
 8000c3a:	f006 fff7 	bl	8007c2c <siscanf>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d113      	bne.n	8000c6c <TestTask+0xc8>
						osMutexAcquire(controlMutexHandle, osWaitForever);
 8000c44:	4b1a      	ldr	r3, [pc, #104]	; (8000cb0 <TestTask+0x10c>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f04f 31ff 	mov.w	r1, #4294967295
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f003 fab8 	bl	80041c2 <osMutexAcquire>
						joy_x = x;
 8000c52:	68fb      	ldr	r3, [r7, #12]
 8000c54:	b2da      	uxtb	r2, r3
 8000c56:	4b17      	ldr	r3, [pc, #92]	; (8000cb4 <TestTask+0x110>)
 8000c58:	701a      	strb	r2, [r3, #0]
						joy_y = y;
 8000c5a:	68bb      	ldr	r3, [r7, #8]
 8000c5c:	b2da      	uxtb	r2, r3
 8000c5e:	4b16      	ldr	r3, [pc, #88]	; (8000cb8 <TestTask+0x114>)
 8000c60:	701a      	strb	r2, [r3, #0]
						osMutexRelease(controlMutexHandle);
 8000c62:	4b13      	ldr	r3, [pc, #76]	; (8000cb0 <TestTask+0x10c>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4618      	mov	r0, r3
 8000c68:	f003 faf6 	bl	8004258 <osMutexRelease>
					}
					memset(buffer, 0, sizeof(buffer));
 8000c6c:	f107 0310 	add.w	r3, r7, #16
 8000c70:	2214      	movs	r2, #20
 8000c72:	2100      	movs	r1, #0
 8000c74:	4618      	mov	r0, r3
 8000c76:	f006 ffd1 	bl	8007c1c <memset>
					idx = 0;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if ((c == '\n') || (c == '\r')) {
 8000c80:	e00e      	b.n	8000ca0 <TestTask+0xfc>
				} else if (idx < sizeof(buffer) - 1) {
 8000c82:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000c86:	2b12      	cmp	r3, #18
 8000c88:	d893      	bhi.n	8000bb2 <TestTask+0xe>
					buffer[idx++] = c;
 8000c8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000c8e:	1c5a      	adds	r2, r3, #1
 8000c90:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8000c94:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8000c98:	3328      	adds	r3, #40	; 0x28
 8000c9a:	443b      	add	r3, r7
 8000c9c:	f803 2c18 	strb.w	r2, [r3, #-24]
		if (osMessageQueueGet(myQueue01Handle, &c, NULL, osWaitForever)== osOK) {
 8000ca0:	e787      	b.n	8000bb2 <TestTask+0xe>
 8000ca2:	bf00      	nop
 8000ca4:	20000170 	.word	0x20000170
 8000ca8:	20000178 	.word	0x20000178
 8000cac:	0800886c 	.word	0x0800886c
 8000cb0:	20000174 	.word	0x20000174
 8000cb4:	2000017d 	.word	0x2000017d
 8000cb8:	2000017e 	.word	0x2000017e

08000cbc <PWMTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PWMTask */
void PWMTask(void *argument)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
    uint8_t x, y;
    uint32_t flags;
    for(;;)
    {
        flags = osEventFlagsWait(
 8000cc4:	4b26      	ldr	r3, [pc, #152]	; (8000d60 <PWMTask+0xa4>)
 8000cc6:	6818      	ldr	r0, [r3, #0]
 8000cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ccc:	2200      	movs	r2, #0
 8000cce:	2103      	movs	r1, #3
 8000cd0:	f003 f98b 	bl	8003fea <osEventFlagsWait>
 8000cd4:	60f8      	str	r0, [r7, #12]
					osFlagsWaitAny,
					osWaitForever
				);

        // ===== MODO MANUAL =====
		if (flags & MODE_MANUAL)
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	f003 0301 	and.w	r3, r3, #1
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d027      	beq.n	8000d30 <PWMTask+0x74>
		{
			for (;;)
			{
				flags = osEventFlagsGet(modeFlagsHandle);
 8000ce0:	4b1f      	ldr	r3, [pc, #124]	; (8000d60 <PWMTask+0xa4>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f003 f95f 	bl	8003fa8 <osEventFlagsGet>
 8000cea:	60f8      	str	r0, [r7, #12]
				if (!(flags & MODE_MANUAL))
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d01b      	beq.n	8000d2e <PWMTask+0x72>
					break;

				osMutexAcquire(controlMutexHandle, osWaitForever);
 8000cf6:	4b1b      	ldr	r3, [pc, #108]	; (8000d64 <PWMTask+0xa8>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f04f 31ff 	mov.w	r1, #4294967295
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f003 fa5f 	bl	80041c2 <osMutexAcquire>
				x = joy_x;
 8000d04:	4b18      	ldr	r3, [pc, #96]	; (8000d68 <PWMTask+0xac>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	72fb      	strb	r3, [r7, #11]
				y = joy_y;
 8000d0a:	4b18      	ldr	r3, [pc, #96]	; (8000d6c <PWMTask+0xb0>)
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	72bb      	strb	r3, [r7, #10]
				osMutexRelease(controlMutexHandle);
 8000d10:	4b14      	ldr	r3, [pc, #80]	; (8000d64 <PWMTask+0xa8>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	4618      	mov	r0, r3
 8000d16:	f003 fa9f 	bl	8004258 <osMutexRelease>

				DriveFromJoystick(x, y);
 8000d1a:	7aba      	ldrb	r2, [r7, #10]
 8000d1c:	7afb      	ldrb	r3, [r7, #11]
 8000d1e:	4611      	mov	r1, r2
 8000d20:	4618      	mov	r0, r3
 8000d22:	f7ff fc65 	bl	80005f0 <DriveFromJoystick>

				osDelay(20);   // 50 Hz
 8000d26:	2014      	movs	r0, #20
 8000d28:	f003 f86e 	bl	8003e08 <osDelay>
				flags = osEventFlagsGet(modeFlagsHandle);
 8000d2c:	e7d8      	b.n	8000ce0 <PWMTask+0x24>
					break;
 8000d2e:	bf00      	nop
			}
		}
		// ===== MODO AUTOMÁTICO =====
		if (flags & MODE_AUTO)
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	f003 0302 	and.w	r3, r3, #2
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d0c4      	beq.n	8000cc4 <PWMTask+0x8>
		{
			for (;;)
			{
				flags = osEventFlagsGet(modeFlagsHandle);
 8000d3a:	4b09      	ldr	r3, [pc, #36]	; (8000d60 <PWMTask+0xa4>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f003 f932 	bl	8003fa8 <osEventFlagsGet>
 8000d44:	60f8      	str	r0, [r7, #12]
				if (!(flags & MODE_AUTO))
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	f003 0302 	and.w	r3, r3, #2
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d005      	beq.n	8000d5c <PWMTask+0xa0>
					break;

				DriveAuto();
 8000d50:	f7ff fcd8 	bl	8000704 <DriveAuto>

				osDelay(50);   // control más lento
 8000d54:	2032      	movs	r0, #50	; 0x32
 8000d56:	f003 f857 	bl	8003e08 <osDelay>
				flags = osEventFlagsGet(modeFlagsHandle);
 8000d5a:	e7ee      	b.n	8000d3a <PWMTask+0x7e>
					break;
 8000d5c:	bf00      	nop
        flags = osEventFlagsWait(
 8000d5e:	e7b1      	b.n	8000cc4 <PWMTask+0x8>
 8000d60:	20000178 	.word	0x20000178
 8000d64:	20000174 	.word	0x20000174
 8000d68:	2000017d 	.word	0x2000017d
 8000d6c:	2000017e 	.word	0x2000017e

08000d70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d74:	b672      	cpsid	i
}
 8000d76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000d78:	e7fe      	b.n	8000d78 <Error_Handler+0x8>
	...

08000d7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d82:	2300      	movs	r3, #0
 8000d84:	607b      	str	r3, [r7, #4]
 8000d86:	4b12      	ldr	r3, [pc, #72]	; (8000dd0 <HAL_MspInit+0x54>)
 8000d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d8a:	4a11      	ldr	r2, [pc, #68]	; (8000dd0 <HAL_MspInit+0x54>)
 8000d8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d90:	6453      	str	r3, [r2, #68]	; 0x44
 8000d92:	4b0f      	ldr	r3, [pc, #60]	; (8000dd0 <HAL_MspInit+0x54>)
 8000d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d9a:	607b      	str	r3, [r7, #4]
 8000d9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d9e:	2300      	movs	r3, #0
 8000da0:	603b      	str	r3, [r7, #0]
 8000da2:	4b0b      	ldr	r3, [pc, #44]	; (8000dd0 <HAL_MspInit+0x54>)
 8000da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da6:	4a0a      	ldr	r2, [pc, #40]	; (8000dd0 <HAL_MspInit+0x54>)
 8000da8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dac:	6413      	str	r3, [r2, #64]	; 0x40
 8000dae:	4b08      	ldr	r3, [pc, #32]	; (8000dd0 <HAL_MspInit+0x54>)
 8000db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000db6:	603b      	str	r3, [r7, #0]
 8000db8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000dba:	2200      	movs	r2, #0
 8000dbc:	210f      	movs	r1, #15
 8000dbe:	f06f 0001 	mvn.w	r0, #1
 8000dc2:	f000 fad8 	bl	8001376 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dc6:	bf00      	nop
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	40023800 	.word	0x40023800

08000dd4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000de4:	d10e      	bne.n	8000e04 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000de6:	2300      	movs	r3, #0
 8000de8:	60fb      	str	r3, [r7, #12]
 8000dea:	4b13      	ldr	r3, [pc, #76]	; (8000e38 <HAL_TIM_Base_MspInit+0x64>)
 8000dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dee:	4a12      	ldr	r2, [pc, #72]	; (8000e38 <HAL_TIM_Base_MspInit+0x64>)
 8000df0:	f043 0301 	orr.w	r3, r3, #1
 8000df4:	6413      	str	r3, [r2, #64]	; 0x40
 8000df6:	4b10      	ldr	r3, [pc, #64]	; (8000e38 <HAL_TIM_Base_MspInit+0x64>)
 8000df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dfa:	f003 0301 	and.w	r3, r3, #1
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000e02:	e012      	b.n	8000e2a <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a0c      	ldr	r2, [pc, #48]	; (8000e3c <HAL_TIM_Base_MspInit+0x68>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d10d      	bne.n	8000e2a <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000e0e:	2300      	movs	r3, #0
 8000e10:	60bb      	str	r3, [r7, #8]
 8000e12:	4b09      	ldr	r3, [pc, #36]	; (8000e38 <HAL_TIM_Base_MspInit+0x64>)
 8000e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e16:	4a08      	ldr	r2, [pc, #32]	; (8000e38 <HAL_TIM_Base_MspInit+0x64>)
 8000e18:	f043 0302 	orr.w	r3, r3, #2
 8000e1c:	6413      	str	r3, [r2, #64]	; 0x40
 8000e1e:	4b06      	ldr	r3, [pc, #24]	; (8000e38 <HAL_TIM_Base_MspInit+0x64>)
 8000e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e22:	f003 0302 	and.w	r3, r3, #2
 8000e26:	60bb      	str	r3, [r7, #8]
 8000e28:	68bb      	ldr	r3, [r7, #8]
}
 8000e2a:	bf00      	nop
 8000e2c:	3714      	adds	r7, #20
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	40023800 	.word	0x40023800
 8000e3c:	40000400 	.word	0x40000400

08000e40 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b08a      	sub	sp, #40	; 0x28
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e48:	f107 0314 	add.w	r3, r7, #20
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	601a      	str	r2, [r3, #0]
 8000e50:	605a      	str	r2, [r3, #4]
 8000e52:	609a      	str	r2, [r3, #8]
 8000e54:	60da      	str	r2, [r3, #12]
 8000e56:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e60:	d11f      	bne.n	8000ea2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e62:	2300      	movs	r3, #0
 8000e64:	613b      	str	r3, [r7, #16]
 8000e66:	4b22      	ldr	r3, [pc, #136]	; (8000ef0 <HAL_TIM_MspPostInit+0xb0>)
 8000e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e6a:	4a21      	ldr	r2, [pc, #132]	; (8000ef0 <HAL_TIM_MspPostInit+0xb0>)
 8000e6c:	f043 0302 	orr.w	r3, r3, #2
 8000e70:	6313      	str	r3, [r2, #48]	; 0x30
 8000e72:	4b1f      	ldr	r3, [pc, #124]	; (8000ef0 <HAL_TIM_MspPostInit+0xb0>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e76:	f003 0302 	and.w	r3, r3, #2
 8000e7a:	613b      	str	r3, [r7, #16]
 8000e7c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000e7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e84:	2302      	movs	r3, #2
 8000e86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000e90:	2301      	movs	r3, #1
 8000e92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e94:	f107 0314 	add.w	r3, r7, #20
 8000e98:	4619      	mov	r1, r3
 8000e9a:	4816      	ldr	r0, [pc, #88]	; (8000ef4 <HAL_TIM_MspPostInit+0xb4>)
 8000e9c:	f000 fb34 	bl	8001508 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000ea0:	e022      	b.n	8000ee8 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a14      	ldr	r2, [pc, #80]	; (8000ef8 <HAL_TIM_MspPostInit+0xb8>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d11d      	bne.n	8000ee8 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eac:	2300      	movs	r3, #0
 8000eae:	60fb      	str	r3, [r7, #12]
 8000eb0:	4b0f      	ldr	r3, [pc, #60]	; (8000ef0 <HAL_TIM_MspPostInit+0xb0>)
 8000eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb4:	4a0e      	ldr	r2, [pc, #56]	; (8000ef0 <HAL_TIM_MspPostInit+0xb0>)
 8000eb6:	f043 0302 	orr.w	r3, r3, #2
 8000eba:	6313      	str	r3, [r2, #48]	; 0x30
 8000ebc:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <HAL_TIM_MspPostInit+0xb0>)
 8000ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec0:	f003 0302 	and.w	r3, r3, #2
 8000ec4:	60fb      	str	r3, [r7, #12]
 8000ec6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ec8:	2310      	movs	r3, #16
 8000eca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000edc:	f107 0314 	add.w	r3, r7, #20
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	4804      	ldr	r0, [pc, #16]	; (8000ef4 <HAL_TIM_MspPostInit+0xb4>)
 8000ee4:	f000 fb10 	bl	8001508 <HAL_GPIO_Init>
}
 8000ee8:	bf00      	nop
 8000eea:	3728      	adds	r7, #40	; 0x28
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40023800 	.word	0x40023800
 8000ef4:	40020400 	.word	0x40020400
 8000ef8:	40000400 	.word	0x40000400

08000efc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b08a      	sub	sp, #40	; 0x28
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f04:	f107 0314 	add.w	r3, r7, #20
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	60da      	str	r2, [r3, #12]
 8000f12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a1d      	ldr	r2, [pc, #116]	; (8000f90 <HAL_UART_MspInit+0x94>)
 8000f1a:	4293      	cmp	r3, r2
 8000f1c:	d133      	bne.n	8000f86 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
 8000f22:	4b1c      	ldr	r3, [pc, #112]	; (8000f94 <HAL_UART_MspInit+0x98>)
 8000f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f26:	4a1b      	ldr	r2, [pc, #108]	; (8000f94 <HAL_UART_MspInit+0x98>)
 8000f28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f2c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f2e:	4b19      	ldr	r3, [pc, #100]	; (8000f94 <HAL_UART_MspInit+0x98>)
 8000f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f36:	613b      	str	r3, [r7, #16]
 8000f38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	60fb      	str	r3, [r7, #12]
 8000f3e:	4b15      	ldr	r3, [pc, #84]	; (8000f94 <HAL_UART_MspInit+0x98>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f42:	4a14      	ldr	r2, [pc, #80]	; (8000f94 <HAL_UART_MspInit+0x98>)
 8000f44:	f043 0301 	orr.w	r3, r3, #1
 8000f48:	6313      	str	r3, [r2, #48]	; 0x30
 8000f4a:	4b12      	ldr	r3, [pc, #72]	; (8000f94 <HAL_UART_MspInit+0x98>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4e:	f003 0301 	and.w	r3, r3, #1
 8000f52:	60fb      	str	r3, [r7, #12]
 8000f54:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f56:	230c      	movs	r3, #12
 8000f58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f62:	2303      	movs	r3, #3
 8000f64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f66:	2307      	movs	r3, #7
 8000f68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f6a:	f107 0314 	add.w	r3, r7, #20
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4809      	ldr	r0, [pc, #36]	; (8000f98 <HAL_UART_MspInit+0x9c>)
 8000f72:	f000 fac9 	bl	8001508 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2105      	movs	r1, #5
 8000f7a:	2026      	movs	r0, #38	; 0x26
 8000f7c:	f000 f9fb 	bl	8001376 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f80:	2026      	movs	r0, #38	; 0x26
 8000f82:	f000 fa14 	bl	80013ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000f86:	bf00      	nop
 8000f88:	3728      	adds	r7, #40	; 0x28
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	40004400 	.word	0x40004400
 8000f94:	40023800 	.word	0x40023800
 8000f98:	40020000 	.word	0x40020000

08000f9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fa0:	e7fe      	b.n	8000fa0 <NMI_Handler+0x4>

08000fa2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fa6:	e7fe      	b.n	8000fa6 <HardFault_Handler+0x4>

08000fa8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fac:	e7fe      	b.n	8000fac <MemManage_Handler+0x4>

08000fae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fb2:	e7fe      	b.n	8000fb2 <BusFault_Handler+0x4>

08000fb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fb8:	e7fe      	b.n	8000fb8 <UsageFault_Handler+0x4>

08000fba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fbe:	bf00      	nop
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr

08000fc8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fcc:	f000 f8d8 	bl	8001180 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000fd0:	f005 fc50 	bl	8006874 <xTaskGetSchedulerState>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d001      	beq.n	8000fde <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000fda:	f006 fb6d 	bl	80076b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fde:	bf00      	nop
 8000fe0:	bd80      	pop	{r7, pc}
	...

08000fe4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000fe8:	4802      	ldr	r0, [pc, #8]	; (8000ff4 <USART2_IRQHandler+0x10>)
 8000fea:	f001 ff03 	bl	8002df4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	20000120 	.word	0x20000120

08000ff8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001000:	4a14      	ldr	r2, [pc, #80]	; (8001054 <_sbrk+0x5c>)
 8001002:	4b15      	ldr	r3, [pc, #84]	; (8001058 <_sbrk+0x60>)
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800100c:	4b13      	ldr	r3, [pc, #76]	; (800105c <_sbrk+0x64>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d102      	bne.n	800101a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001014:	4b11      	ldr	r3, [pc, #68]	; (800105c <_sbrk+0x64>)
 8001016:	4a12      	ldr	r2, [pc, #72]	; (8001060 <_sbrk+0x68>)
 8001018:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800101a:	4b10      	ldr	r3, [pc, #64]	; (800105c <_sbrk+0x64>)
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4413      	add	r3, r2
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	429a      	cmp	r2, r3
 8001026:	d207      	bcs.n	8001038 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001028:	f006 fdc0 	bl	8007bac <__errno>
 800102c:	4603      	mov	r3, r0
 800102e:	220c      	movs	r2, #12
 8001030:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001032:	f04f 33ff 	mov.w	r3, #4294967295
 8001036:	e009      	b.n	800104c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001038:	4b08      	ldr	r3, [pc, #32]	; (800105c <_sbrk+0x64>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800103e:	4b07      	ldr	r3, [pc, #28]	; (800105c <_sbrk+0x64>)
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	4413      	add	r3, r2
 8001046:	4a05      	ldr	r2, [pc, #20]	; (800105c <_sbrk+0x64>)
 8001048:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800104a:	68fb      	ldr	r3, [r7, #12]
}
 800104c:	4618      	mov	r0, r3
 800104e:	3718      	adds	r7, #24
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	20020000 	.word	0x20020000
 8001058:	00000400 	.word	0x00000400
 800105c:	20000180 	.word	0x20000180
 8001060:	20004ae8 	.word	0x20004ae8

08001064 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001068:	4b06      	ldr	r3, [pc, #24]	; (8001084 <SystemInit+0x20>)
 800106a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800106e:	4a05      	ldr	r2, [pc, #20]	; (8001084 <SystemInit+0x20>)
 8001070:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001074:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001078:	bf00      	nop
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	e000ed00 	.word	0xe000ed00

08001088 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001088:	f8df d034 	ldr.w	sp, [pc, #52]	; 80010c0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800108c:	480d      	ldr	r0, [pc, #52]	; (80010c4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800108e:	490e      	ldr	r1, [pc, #56]	; (80010c8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001090:	4a0e      	ldr	r2, [pc, #56]	; (80010cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001092:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001094:	e002      	b.n	800109c <LoopCopyDataInit>

08001096 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001096:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001098:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800109a:	3304      	adds	r3, #4

0800109c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800109c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800109e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010a0:	d3f9      	bcc.n	8001096 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010a2:	4a0b      	ldr	r2, [pc, #44]	; (80010d0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80010a4:	4c0b      	ldr	r4, [pc, #44]	; (80010d4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80010a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010a8:	e001      	b.n	80010ae <LoopFillZerobss>

080010aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010ac:	3204      	adds	r2, #4

080010ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010b0:	d3fb      	bcc.n	80010aa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80010b2:	f7ff ffd7 	bl	8001064 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80010b6:	f006 fd7f 	bl	8007bb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010ba:	f7ff fb2b 	bl	8000714 <main>
  bx  lr    
 80010be:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80010c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80010c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010c8:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 80010cc:	08008ae4 	.word	0x08008ae4
  ldr r2, =_sbss
 80010d0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 80010d4:	20004ae8 	.word	0x20004ae8

080010d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010d8:	e7fe      	b.n	80010d8 <ADC_IRQHandler>
	...

080010dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80010e0:	4b0e      	ldr	r3, [pc, #56]	; (800111c <HAL_Init+0x40>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a0d      	ldr	r2, [pc, #52]	; (800111c <HAL_Init+0x40>)
 80010e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80010ec:	4b0b      	ldr	r3, [pc, #44]	; (800111c <HAL_Init+0x40>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a0a      	ldr	r2, [pc, #40]	; (800111c <HAL_Init+0x40>)
 80010f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010f8:	4b08      	ldr	r3, [pc, #32]	; (800111c <HAL_Init+0x40>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	4a07      	ldr	r2, [pc, #28]	; (800111c <HAL_Init+0x40>)
 80010fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001102:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001104:	2003      	movs	r0, #3
 8001106:	f000 f92b 	bl	8001360 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800110a:	200f      	movs	r0, #15
 800110c:	f000 f808 	bl	8001120 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001110:	f7ff fe34 	bl	8000d7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001114:	2300      	movs	r3, #0
}
 8001116:	4618      	mov	r0, r3
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40023c00 	.word	0x40023c00

08001120 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001128:	4b12      	ldr	r3, [pc, #72]	; (8001174 <HAL_InitTick+0x54>)
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	4b12      	ldr	r3, [pc, #72]	; (8001178 <HAL_InitTick+0x58>)
 800112e:	781b      	ldrb	r3, [r3, #0]
 8001130:	4619      	mov	r1, r3
 8001132:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001136:	fbb3 f3f1 	udiv	r3, r3, r1
 800113a:	fbb2 f3f3 	udiv	r3, r2, r3
 800113e:	4618      	mov	r0, r3
 8001140:	f000 f943 	bl	80013ca <HAL_SYSTICK_Config>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	e00e      	b.n	800116c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2b0f      	cmp	r3, #15
 8001152:	d80a      	bhi.n	800116a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001154:	2200      	movs	r2, #0
 8001156:	6879      	ldr	r1, [r7, #4]
 8001158:	f04f 30ff 	mov.w	r0, #4294967295
 800115c:	f000 f90b 	bl	8001376 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001160:	4a06      	ldr	r2, [pc, #24]	; (800117c <HAL_InitTick+0x5c>)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001166:	2300      	movs	r3, #0
 8001168:	e000      	b.n	800116c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
}
 800116c:	4618      	mov	r0, r3
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	20000000 	.word	0x20000000
 8001178:	20000008 	.word	0x20000008
 800117c:	20000004 	.word	0x20000004

08001180 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001180:	b480      	push	{r7}
 8001182:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001184:	4b06      	ldr	r3, [pc, #24]	; (80011a0 <HAL_IncTick+0x20>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	461a      	mov	r2, r3
 800118a:	4b06      	ldr	r3, [pc, #24]	; (80011a4 <HAL_IncTick+0x24>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4413      	add	r3, r2
 8001190:	4a04      	ldr	r2, [pc, #16]	; (80011a4 <HAL_IncTick+0x24>)
 8001192:	6013      	str	r3, [r2, #0]
}
 8001194:	bf00      	nop
 8001196:	46bd      	mov	sp, r7
 8001198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop
 80011a0:	20000008 	.word	0x20000008
 80011a4:	20000184 	.word	0x20000184

080011a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  return uwTick;
 80011ac:	4b03      	ldr	r3, [pc, #12]	; (80011bc <HAL_GetTick+0x14>)
 80011ae:	681b      	ldr	r3, [r3, #0]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	20000184 	.word	0x20000184

080011c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	f003 0307 	and.w	r3, r3, #7
 80011ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011d0:	4b0c      	ldr	r3, [pc, #48]	; (8001204 <__NVIC_SetPriorityGrouping+0x44>)
 80011d2:	68db      	ldr	r3, [r3, #12]
 80011d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011d6:	68ba      	ldr	r2, [r7, #8]
 80011d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011dc:	4013      	ands	r3, r2
 80011de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011f2:	4a04      	ldr	r2, [pc, #16]	; (8001204 <__NVIC_SetPriorityGrouping+0x44>)
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	60d3      	str	r3, [r2, #12]
}
 80011f8:	bf00      	nop
 80011fa:	3714      	adds	r7, #20
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	e000ed00 	.word	0xe000ed00

08001208 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800120c:	4b04      	ldr	r3, [pc, #16]	; (8001220 <__NVIC_GetPriorityGrouping+0x18>)
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	0a1b      	lsrs	r3, r3, #8
 8001212:	f003 0307 	and.w	r3, r3, #7
}
 8001216:	4618      	mov	r0, r3
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	e000ed00 	.word	0xe000ed00

08001224 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800122e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001232:	2b00      	cmp	r3, #0
 8001234:	db0b      	blt.n	800124e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	f003 021f 	and.w	r2, r3, #31
 800123c:	4907      	ldr	r1, [pc, #28]	; (800125c <__NVIC_EnableIRQ+0x38>)
 800123e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001242:	095b      	lsrs	r3, r3, #5
 8001244:	2001      	movs	r0, #1
 8001246:	fa00 f202 	lsl.w	r2, r0, r2
 800124a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800124e:	bf00      	nop
 8001250:	370c      	adds	r7, #12
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	e000e100 	.word	0xe000e100

08001260 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	4603      	mov	r3, r0
 8001268:	6039      	str	r1, [r7, #0]
 800126a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800126c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001270:	2b00      	cmp	r3, #0
 8001272:	db0a      	blt.n	800128a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	b2da      	uxtb	r2, r3
 8001278:	490c      	ldr	r1, [pc, #48]	; (80012ac <__NVIC_SetPriority+0x4c>)
 800127a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127e:	0112      	lsls	r2, r2, #4
 8001280:	b2d2      	uxtb	r2, r2
 8001282:	440b      	add	r3, r1
 8001284:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001288:	e00a      	b.n	80012a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	b2da      	uxtb	r2, r3
 800128e:	4908      	ldr	r1, [pc, #32]	; (80012b0 <__NVIC_SetPriority+0x50>)
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	f003 030f 	and.w	r3, r3, #15
 8001296:	3b04      	subs	r3, #4
 8001298:	0112      	lsls	r2, r2, #4
 800129a:	b2d2      	uxtb	r2, r2
 800129c:	440b      	add	r3, r1
 800129e:	761a      	strb	r2, [r3, #24]
}
 80012a0:	bf00      	nop
 80012a2:	370c      	adds	r7, #12
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr
 80012ac:	e000e100 	.word	0xe000e100
 80012b0:	e000ed00 	.word	0xe000ed00

080012b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b089      	sub	sp, #36	; 0x24
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	f003 0307 	and.w	r3, r3, #7
 80012c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012c8:	69fb      	ldr	r3, [r7, #28]
 80012ca:	f1c3 0307 	rsb	r3, r3, #7
 80012ce:	2b04      	cmp	r3, #4
 80012d0:	bf28      	it	cs
 80012d2:	2304      	movcs	r3, #4
 80012d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	3304      	adds	r3, #4
 80012da:	2b06      	cmp	r3, #6
 80012dc:	d902      	bls.n	80012e4 <NVIC_EncodePriority+0x30>
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	3b03      	subs	r3, #3
 80012e2:	e000      	b.n	80012e6 <NVIC_EncodePriority+0x32>
 80012e4:	2300      	movs	r3, #0
 80012e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012e8:	f04f 32ff 	mov.w	r2, #4294967295
 80012ec:	69bb      	ldr	r3, [r7, #24]
 80012ee:	fa02 f303 	lsl.w	r3, r2, r3
 80012f2:	43da      	mvns	r2, r3
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	401a      	ands	r2, r3
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	fa01 f303 	lsl.w	r3, r1, r3
 8001306:	43d9      	mvns	r1, r3
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800130c:	4313      	orrs	r3, r2
         );
}
 800130e:	4618      	mov	r0, r3
 8001310:	3724      	adds	r7, #36	; 0x24
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
	...

0800131c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	3b01      	subs	r3, #1
 8001328:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800132c:	d301      	bcc.n	8001332 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800132e:	2301      	movs	r3, #1
 8001330:	e00f      	b.n	8001352 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001332:	4a0a      	ldr	r2, [pc, #40]	; (800135c <SysTick_Config+0x40>)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	3b01      	subs	r3, #1
 8001338:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800133a:	210f      	movs	r1, #15
 800133c:	f04f 30ff 	mov.w	r0, #4294967295
 8001340:	f7ff ff8e 	bl	8001260 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001344:	4b05      	ldr	r3, [pc, #20]	; (800135c <SysTick_Config+0x40>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800134a:	4b04      	ldr	r3, [pc, #16]	; (800135c <SysTick_Config+0x40>)
 800134c:	2207      	movs	r2, #7
 800134e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001350:	2300      	movs	r3, #0
}
 8001352:	4618      	mov	r0, r3
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	e000e010 	.word	0xe000e010

08001360 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f7ff ff29 	bl	80011c0 <__NVIC_SetPriorityGrouping>
}
 800136e:	bf00      	nop
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}

08001376 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001376:	b580      	push	{r7, lr}
 8001378:	b086      	sub	sp, #24
 800137a:	af00      	add	r7, sp, #0
 800137c:	4603      	mov	r3, r0
 800137e:	60b9      	str	r1, [r7, #8]
 8001380:	607a      	str	r2, [r7, #4]
 8001382:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001384:	2300      	movs	r3, #0
 8001386:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001388:	f7ff ff3e 	bl	8001208 <__NVIC_GetPriorityGrouping>
 800138c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800138e:	687a      	ldr	r2, [r7, #4]
 8001390:	68b9      	ldr	r1, [r7, #8]
 8001392:	6978      	ldr	r0, [r7, #20]
 8001394:	f7ff ff8e 	bl	80012b4 <NVIC_EncodePriority>
 8001398:	4602      	mov	r2, r0
 800139a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800139e:	4611      	mov	r1, r2
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff ff5d 	bl	8001260 <__NVIC_SetPriority>
}
 80013a6:	bf00      	nop
 80013a8:	3718      	adds	r7, #24
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}

080013ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ae:	b580      	push	{r7, lr}
 80013b0:	b082      	sub	sp, #8
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	4603      	mov	r3, r0
 80013b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff ff31 	bl	8001224 <__NVIC_EnableIRQ>
}
 80013c2:	bf00      	nop
 80013c4:	3708      	adds	r7, #8
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}

080013ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013ca:	b580      	push	{r7, lr}
 80013cc:	b082      	sub	sp, #8
 80013ce:	af00      	add	r7, sp, #0
 80013d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013d2:	6878      	ldr	r0, [r7, #4]
 80013d4:	f7ff ffa2 	bl	800131c <SysTick_Config>
 80013d8:	4603      	mov	r3, r0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b084      	sub	sp, #16
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ee:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80013f0:	f7ff feda 	bl	80011a8 <HAL_GetTick>
 80013f4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	2b02      	cmp	r3, #2
 8001400:	d008      	beq.n	8001414 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2280      	movs	r2, #128	; 0x80
 8001406:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2200      	movs	r2, #0
 800140c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001410:	2301      	movs	r3, #1
 8001412:	e052      	b.n	80014ba <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f022 0216 	bic.w	r2, r2, #22
 8001422:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	695a      	ldr	r2, [r3, #20]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001432:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001438:	2b00      	cmp	r3, #0
 800143a:	d103      	bne.n	8001444 <HAL_DMA_Abort+0x62>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001440:	2b00      	cmp	r3, #0
 8001442:	d007      	beq.n	8001454 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	f022 0208 	bic.w	r2, r2, #8
 8001452:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f022 0201 	bic.w	r2, r2, #1
 8001462:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001464:	e013      	b.n	800148e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001466:	f7ff fe9f 	bl	80011a8 <HAL_GetTick>
 800146a:	4602      	mov	r2, r0
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	2b05      	cmp	r3, #5
 8001472:	d90c      	bls.n	800148e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2220      	movs	r2, #32
 8001478:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2203      	movs	r2, #3
 800147e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2200      	movs	r2, #0
 8001486:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800148a:	2303      	movs	r3, #3
 800148c:	e015      	b.n	80014ba <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f003 0301 	and.w	r3, r3, #1
 8001498:	2b00      	cmp	r3, #0
 800149a:	d1e4      	bne.n	8001466 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014a0:	223f      	movs	r2, #63	; 0x3f
 80014a2:	409a      	lsls	r2, r3
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2201      	movs	r2, #1
 80014ac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2200      	movs	r2, #0
 80014b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3710      	adds	r7, #16
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}

080014c2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80014d0:	b2db      	uxtb	r3, r3
 80014d2:	2b02      	cmp	r3, #2
 80014d4:	d004      	beq.n	80014e0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2280      	movs	r2, #128	; 0x80
 80014da:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80014dc:	2301      	movs	r3, #1
 80014de:	e00c      	b.n	80014fa <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2205      	movs	r2, #5
 80014e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f022 0201 	bic.w	r2, r2, #1
 80014f6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80014f8:	2300      	movs	r3, #0
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
	...

08001508 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001508:	b480      	push	{r7}
 800150a:	b089      	sub	sp, #36	; 0x24
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001512:	2300      	movs	r3, #0
 8001514:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001516:	2300      	movs	r3, #0
 8001518:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800151a:	2300      	movs	r3, #0
 800151c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800151e:	2300      	movs	r3, #0
 8001520:	61fb      	str	r3, [r7, #28]
 8001522:	e159      	b.n	80017d8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001524:	2201      	movs	r2, #1
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	fa02 f303 	lsl.w	r3, r2, r3
 800152c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	4013      	ands	r3, r2
 8001536:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001538:	693a      	ldr	r2, [r7, #16]
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	429a      	cmp	r2, r3
 800153e:	f040 8148 	bne.w	80017d2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	f003 0303 	and.w	r3, r3, #3
 800154a:	2b01      	cmp	r3, #1
 800154c:	d005      	beq.n	800155a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001556:	2b02      	cmp	r3, #2
 8001558:	d130      	bne.n	80015bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	689b      	ldr	r3, [r3, #8]
 800155e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001560:	69fb      	ldr	r3, [r7, #28]
 8001562:	005b      	lsls	r3, r3, #1
 8001564:	2203      	movs	r2, #3
 8001566:	fa02 f303 	lsl.w	r3, r2, r3
 800156a:	43db      	mvns	r3, r3
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	4013      	ands	r3, r2
 8001570:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	68da      	ldr	r2, [r3, #12]
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	fa02 f303 	lsl.w	r3, r2, r3
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	4313      	orrs	r3, r2
 8001582:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	69ba      	ldr	r2, [r7, #24]
 8001588:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001590:	2201      	movs	r2, #1
 8001592:	69fb      	ldr	r3, [r7, #28]
 8001594:	fa02 f303 	lsl.w	r3, r2, r3
 8001598:	43db      	mvns	r3, r3
 800159a:	69ba      	ldr	r2, [r7, #24]
 800159c:	4013      	ands	r3, r2
 800159e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	091b      	lsrs	r3, r3, #4
 80015a6:	f003 0201 	and.w	r2, r3, #1
 80015aa:	69fb      	ldr	r3, [r7, #28]
 80015ac:	fa02 f303 	lsl.w	r3, r2, r3
 80015b0:	69ba      	ldr	r2, [r7, #24]
 80015b2:	4313      	orrs	r3, r2
 80015b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	69ba      	ldr	r2, [r7, #24]
 80015ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f003 0303 	and.w	r3, r3, #3
 80015c4:	2b03      	cmp	r3, #3
 80015c6:	d017      	beq.n	80015f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	2203      	movs	r2, #3
 80015d4:	fa02 f303 	lsl.w	r3, r2, r3
 80015d8:	43db      	mvns	r3, r3
 80015da:	69ba      	ldr	r2, [r7, #24]
 80015dc:	4013      	ands	r3, r2
 80015de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	689a      	ldr	r2, [r3, #8]
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	005b      	lsls	r3, r3, #1
 80015e8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ec:	69ba      	ldr	r2, [r7, #24]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	69ba      	ldr	r2, [r7, #24]
 80015f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f003 0303 	and.w	r3, r3, #3
 8001600:	2b02      	cmp	r3, #2
 8001602:	d123      	bne.n	800164c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	08da      	lsrs	r2, r3, #3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	3208      	adds	r2, #8
 800160c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001610:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	f003 0307 	and.w	r3, r3, #7
 8001618:	009b      	lsls	r3, r3, #2
 800161a:	220f      	movs	r2, #15
 800161c:	fa02 f303 	lsl.w	r3, r2, r3
 8001620:	43db      	mvns	r3, r3
 8001622:	69ba      	ldr	r2, [r7, #24]
 8001624:	4013      	ands	r3, r2
 8001626:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	691a      	ldr	r2, [r3, #16]
 800162c:	69fb      	ldr	r3, [r7, #28]
 800162e:	f003 0307 	and.w	r3, r3, #7
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	69ba      	ldr	r2, [r7, #24]
 800163a:	4313      	orrs	r3, r2
 800163c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	08da      	lsrs	r2, r3, #3
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	3208      	adds	r2, #8
 8001646:	69b9      	ldr	r1, [r7, #24]
 8001648:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	2203      	movs	r2, #3
 8001658:	fa02 f303 	lsl.w	r3, r2, r3
 800165c:	43db      	mvns	r3, r3
 800165e:	69ba      	ldr	r2, [r7, #24]
 8001660:	4013      	ands	r3, r2
 8001662:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f003 0203 	and.w	r2, r3, #3
 800166c:	69fb      	ldr	r3, [r7, #28]
 800166e:	005b      	lsls	r3, r3, #1
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	69ba      	ldr	r2, [r7, #24]
 8001676:	4313      	orrs	r3, r2
 8001678:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001688:	2b00      	cmp	r3, #0
 800168a:	f000 80a2 	beq.w	80017d2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
 8001692:	4b57      	ldr	r3, [pc, #348]	; (80017f0 <HAL_GPIO_Init+0x2e8>)
 8001694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001696:	4a56      	ldr	r2, [pc, #344]	; (80017f0 <HAL_GPIO_Init+0x2e8>)
 8001698:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800169c:	6453      	str	r3, [r2, #68]	; 0x44
 800169e:	4b54      	ldr	r3, [pc, #336]	; (80017f0 <HAL_GPIO_Init+0x2e8>)
 80016a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016aa:	4a52      	ldr	r2, [pc, #328]	; (80017f4 <HAL_GPIO_Init+0x2ec>)
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	089b      	lsrs	r3, r3, #2
 80016b0:	3302      	adds	r3, #2
 80016b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016b8:	69fb      	ldr	r3, [r7, #28]
 80016ba:	f003 0303 	and.w	r3, r3, #3
 80016be:	009b      	lsls	r3, r3, #2
 80016c0:	220f      	movs	r2, #15
 80016c2:	fa02 f303 	lsl.w	r3, r2, r3
 80016c6:	43db      	mvns	r3, r3
 80016c8:	69ba      	ldr	r2, [r7, #24]
 80016ca:	4013      	ands	r3, r2
 80016cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4a49      	ldr	r2, [pc, #292]	; (80017f8 <HAL_GPIO_Init+0x2f0>)
 80016d2:	4293      	cmp	r3, r2
 80016d4:	d019      	beq.n	800170a <HAL_GPIO_Init+0x202>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a48      	ldr	r2, [pc, #288]	; (80017fc <HAL_GPIO_Init+0x2f4>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d013      	beq.n	8001706 <HAL_GPIO_Init+0x1fe>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a47      	ldr	r2, [pc, #284]	; (8001800 <HAL_GPIO_Init+0x2f8>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d00d      	beq.n	8001702 <HAL_GPIO_Init+0x1fa>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a46      	ldr	r2, [pc, #280]	; (8001804 <HAL_GPIO_Init+0x2fc>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d007      	beq.n	80016fe <HAL_GPIO_Init+0x1f6>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a45      	ldr	r2, [pc, #276]	; (8001808 <HAL_GPIO_Init+0x300>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d101      	bne.n	80016fa <HAL_GPIO_Init+0x1f2>
 80016f6:	2304      	movs	r3, #4
 80016f8:	e008      	b.n	800170c <HAL_GPIO_Init+0x204>
 80016fa:	2307      	movs	r3, #7
 80016fc:	e006      	b.n	800170c <HAL_GPIO_Init+0x204>
 80016fe:	2303      	movs	r3, #3
 8001700:	e004      	b.n	800170c <HAL_GPIO_Init+0x204>
 8001702:	2302      	movs	r3, #2
 8001704:	e002      	b.n	800170c <HAL_GPIO_Init+0x204>
 8001706:	2301      	movs	r3, #1
 8001708:	e000      	b.n	800170c <HAL_GPIO_Init+0x204>
 800170a:	2300      	movs	r3, #0
 800170c:	69fa      	ldr	r2, [r7, #28]
 800170e:	f002 0203 	and.w	r2, r2, #3
 8001712:	0092      	lsls	r2, r2, #2
 8001714:	4093      	lsls	r3, r2
 8001716:	69ba      	ldr	r2, [r7, #24]
 8001718:	4313      	orrs	r3, r2
 800171a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800171c:	4935      	ldr	r1, [pc, #212]	; (80017f4 <HAL_GPIO_Init+0x2ec>)
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	089b      	lsrs	r3, r3, #2
 8001722:	3302      	adds	r3, #2
 8001724:	69ba      	ldr	r2, [r7, #24]
 8001726:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800172a:	4b38      	ldr	r3, [pc, #224]	; (800180c <HAL_GPIO_Init+0x304>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	43db      	mvns	r3, r3
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	4013      	ands	r3, r2
 8001738:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d003      	beq.n	800174e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001746:	69ba      	ldr	r2, [r7, #24]
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	4313      	orrs	r3, r2
 800174c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800174e:	4a2f      	ldr	r2, [pc, #188]	; (800180c <HAL_GPIO_Init+0x304>)
 8001750:	69bb      	ldr	r3, [r7, #24]
 8001752:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001754:	4b2d      	ldr	r3, [pc, #180]	; (800180c <HAL_GPIO_Init+0x304>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	43db      	mvns	r3, r3
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	4013      	ands	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800176c:	2b00      	cmp	r3, #0
 800176e:	d003      	beq.n	8001778 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001770:	69ba      	ldr	r2, [r7, #24]
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	4313      	orrs	r3, r2
 8001776:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001778:	4a24      	ldr	r2, [pc, #144]	; (800180c <HAL_GPIO_Init+0x304>)
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800177e:	4b23      	ldr	r3, [pc, #140]	; (800180c <HAL_GPIO_Init+0x304>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001784:	693b      	ldr	r3, [r7, #16]
 8001786:	43db      	mvns	r3, r3
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	4013      	ands	r3, r2
 800178c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d003      	beq.n	80017a2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800179a:	69ba      	ldr	r2, [r7, #24]
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	4313      	orrs	r3, r2
 80017a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017a2:	4a1a      	ldr	r2, [pc, #104]	; (800180c <HAL_GPIO_Init+0x304>)
 80017a4:	69bb      	ldr	r3, [r7, #24]
 80017a6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017a8:	4b18      	ldr	r3, [pc, #96]	; (800180c <HAL_GPIO_Init+0x304>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017ae:	693b      	ldr	r3, [r7, #16]
 80017b0:	43db      	mvns	r3, r3
 80017b2:	69ba      	ldr	r2, [r7, #24]
 80017b4:	4013      	ands	r3, r2
 80017b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d003      	beq.n	80017cc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80017c4:	69ba      	ldr	r2, [r7, #24]
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017cc:	4a0f      	ldr	r2, [pc, #60]	; (800180c <HAL_GPIO_Init+0x304>)
 80017ce:	69bb      	ldr	r3, [r7, #24]
 80017d0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	3301      	adds	r3, #1
 80017d6:	61fb      	str	r3, [r7, #28]
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	2b0f      	cmp	r3, #15
 80017dc:	f67f aea2 	bls.w	8001524 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017e0:	bf00      	nop
 80017e2:	bf00      	nop
 80017e4:	3724      	adds	r7, #36	; 0x24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	40023800 	.word	0x40023800
 80017f4:	40013800 	.word	0x40013800
 80017f8:	40020000 	.word	0x40020000
 80017fc:	40020400 	.word	0x40020400
 8001800:	40020800 	.word	0x40020800
 8001804:	40020c00 	.word	0x40020c00
 8001808:	40021000 	.word	0x40021000
 800180c:	40013c00 	.word	0x40013c00

08001810 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d101      	bne.n	8001822 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e267      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	2b00      	cmp	r3, #0
 800182c:	d075      	beq.n	800191a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800182e:	4b88      	ldr	r3, [pc, #544]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f003 030c 	and.w	r3, r3, #12
 8001836:	2b04      	cmp	r3, #4
 8001838:	d00c      	beq.n	8001854 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800183a:	4b85      	ldr	r3, [pc, #532]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001842:	2b08      	cmp	r3, #8
 8001844:	d112      	bne.n	800186c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001846:	4b82      	ldr	r3, [pc, #520]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800184e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001852:	d10b      	bne.n	800186c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001854:	4b7e      	ldr	r3, [pc, #504]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800185c:	2b00      	cmp	r3, #0
 800185e:	d05b      	beq.n	8001918 <HAL_RCC_OscConfig+0x108>
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d157      	bne.n	8001918 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e242      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001874:	d106      	bne.n	8001884 <HAL_RCC_OscConfig+0x74>
 8001876:	4b76      	ldr	r3, [pc, #472]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a75      	ldr	r2, [pc, #468]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 800187c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001880:	6013      	str	r3, [r2, #0]
 8001882:	e01d      	b.n	80018c0 <HAL_RCC_OscConfig+0xb0>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800188c:	d10c      	bne.n	80018a8 <HAL_RCC_OscConfig+0x98>
 800188e:	4b70      	ldr	r3, [pc, #448]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a6f      	ldr	r2, [pc, #444]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 8001894:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001898:	6013      	str	r3, [r2, #0]
 800189a:	4b6d      	ldr	r3, [pc, #436]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a6c      	ldr	r2, [pc, #432]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 80018a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018a4:	6013      	str	r3, [r2, #0]
 80018a6:	e00b      	b.n	80018c0 <HAL_RCC_OscConfig+0xb0>
 80018a8:	4b69      	ldr	r3, [pc, #420]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a68      	ldr	r2, [pc, #416]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 80018ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018b2:	6013      	str	r3, [r2, #0]
 80018b4:	4b66      	ldr	r3, [pc, #408]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a65      	ldr	r2, [pc, #404]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 80018ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d013      	beq.n	80018f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c8:	f7ff fc6e 	bl	80011a8 <HAL_GetTick>
 80018cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ce:	e008      	b.n	80018e2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018d0:	f7ff fc6a 	bl	80011a8 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b64      	cmp	r3, #100	; 0x64
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e207      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018e2:	4b5b      	ldr	r3, [pc, #364]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d0f0      	beq.n	80018d0 <HAL_RCC_OscConfig+0xc0>
 80018ee:	e014      	b.n	800191a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f0:	f7ff fc5a 	bl	80011a8 <HAL_GetTick>
 80018f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018f6:	e008      	b.n	800190a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018f8:	f7ff fc56 	bl	80011a8 <HAL_GetTick>
 80018fc:	4602      	mov	r2, r0
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	2b64      	cmp	r3, #100	; 0x64
 8001904:	d901      	bls.n	800190a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001906:	2303      	movs	r3, #3
 8001908:	e1f3      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800190a:	4b51      	ldr	r3, [pc, #324]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001912:	2b00      	cmp	r3, #0
 8001914:	d1f0      	bne.n	80018f8 <HAL_RCC_OscConfig+0xe8>
 8001916:	e000      	b.n	800191a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001918:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0302 	and.w	r3, r3, #2
 8001922:	2b00      	cmp	r3, #0
 8001924:	d063      	beq.n	80019ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001926:	4b4a      	ldr	r3, [pc, #296]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	f003 030c 	and.w	r3, r3, #12
 800192e:	2b00      	cmp	r3, #0
 8001930:	d00b      	beq.n	800194a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001932:	4b47      	ldr	r3, [pc, #284]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800193a:	2b08      	cmp	r3, #8
 800193c:	d11c      	bne.n	8001978 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800193e:	4b44      	ldr	r3, [pc, #272]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d116      	bne.n	8001978 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800194a:	4b41      	ldr	r3, [pc, #260]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d005      	beq.n	8001962 <HAL_RCC_OscConfig+0x152>
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	68db      	ldr	r3, [r3, #12]
 800195a:	2b01      	cmp	r3, #1
 800195c:	d001      	beq.n	8001962 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e1c7      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001962:	4b3b      	ldr	r3, [pc, #236]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	691b      	ldr	r3, [r3, #16]
 800196e:	00db      	lsls	r3, r3, #3
 8001970:	4937      	ldr	r1, [pc, #220]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 8001972:	4313      	orrs	r3, r2
 8001974:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001976:	e03a      	b.n	80019ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	68db      	ldr	r3, [r3, #12]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d020      	beq.n	80019c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001980:	4b34      	ldr	r3, [pc, #208]	; (8001a54 <HAL_RCC_OscConfig+0x244>)
 8001982:	2201      	movs	r2, #1
 8001984:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001986:	f7ff fc0f 	bl	80011a8 <HAL_GetTick>
 800198a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800198c:	e008      	b.n	80019a0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800198e:	f7ff fc0b 	bl	80011a8 <HAL_GetTick>
 8001992:	4602      	mov	r2, r0
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	1ad3      	subs	r3, r2, r3
 8001998:	2b02      	cmp	r3, #2
 800199a:	d901      	bls.n	80019a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800199c:	2303      	movs	r3, #3
 800199e:	e1a8      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019a0:	4b2b      	ldr	r3, [pc, #172]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f003 0302 	and.w	r3, r3, #2
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d0f0      	beq.n	800198e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ac:	4b28      	ldr	r3, [pc, #160]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	691b      	ldr	r3, [r3, #16]
 80019b8:	00db      	lsls	r3, r3, #3
 80019ba:	4925      	ldr	r1, [pc, #148]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 80019bc:	4313      	orrs	r3, r2
 80019be:	600b      	str	r3, [r1, #0]
 80019c0:	e015      	b.n	80019ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019c2:	4b24      	ldr	r3, [pc, #144]	; (8001a54 <HAL_RCC_OscConfig+0x244>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c8:	f7ff fbee 	bl	80011a8 <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019d0:	f7ff fbea 	bl	80011a8 <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e187      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019e2:	4b1b      	ldr	r3, [pc, #108]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d1f0      	bne.n	80019d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0308 	and.w	r3, r3, #8
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d036      	beq.n	8001a68 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	695b      	ldr	r3, [r3, #20]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d016      	beq.n	8001a30 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a02:	4b15      	ldr	r3, [pc, #84]	; (8001a58 <HAL_RCC_OscConfig+0x248>)
 8001a04:	2201      	movs	r2, #1
 8001a06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a08:	f7ff fbce 	bl	80011a8 <HAL_GetTick>
 8001a0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a10:	f7ff fbca 	bl	80011a8 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e167      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a22:	4b0b      	ldr	r3, [pc, #44]	; (8001a50 <HAL_RCC_OscConfig+0x240>)
 8001a24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d0f0      	beq.n	8001a10 <HAL_RCC_OscConfig+0x200>
 8001a2e:	e01b      	b.n	8001a68 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a30:	4b09      	ldr	r3, [pc, #36]	; (8001a58 <HAL_RCC_OscConfig+0x248>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a36:	f7ff fbb7 	bl	80011a8 <HAL_GetTick>
 8001a3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a3c:	e00e      	b.n	8001a5c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a3e:	f7ff fbb3 	bl	80011a8 <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d907      	bls.n	8001a5c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	e150      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
 8001a50:	40023800 	.word	0x40023800
 8001a54:	42470000 	.word	0x42470000
 8001a58:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a5c:	4b88      	ldr	r3, [pc, #544]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001a5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a60:	f003 0302 	and.w	r3, r3, #2
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d1ea      	bne.n	8001a3e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0304 	and.w	r3, r3, #4
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	f000 8097 	beq.w	8001ba4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a76:	2300      	movs	r3, #0
 8001a78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a7a:	4b81      	ldr	r3, [pc, #516]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10f      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	4b7d      	ldr	r3, [pc, #500]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8e:	4a7c      	ldr	r2, [pc, #496]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001a90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a94:	6413      	str	r3, [r2, #64]	; 0x40
 8001a96:	4b7a      	ldr	r3, [pc, #488]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a9e:	60bb      	str	r3, [r7, #8]
 8001aa0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa6:	4b77      	ldr	r3, [pc, #476]	; (8001c84 <HAL_RCC_OscConfig+0x474>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d118      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ab2:	4b74      	ldr	r3, [pc, #464]	; (8001c84 <HAL_RCC_OscConfig+0x474>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a73      	ldr	r2, [pc, #460]	; (8001c84 <HAL_RCC_OscConfig+0x474>)
 8001ab8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001abc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001abe:	f7ff fb73 	bl	80011a8 <HAL_GetTick>
 8001ac2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ac4:	e008      	b.n	8001ad8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ac6:	f7ff fb6f 	bl	80011a8 <HAL_GetTick>
 8001aca:	4602      	mov	r2, r0
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d901      	bls.n	8001ad8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	e10c      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ad8:	4b6a      	ldr	r3, [pc, #424]	; (8001c84 <HAL_RCC_OscConfig+0x474>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d0f0      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d106      	bne.n	8001afa <HAL_RCC_OscConfig+0x2ea>
 8001aec:	4b64      	ldr	r3, [pc, #400]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001aee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001af0:	4a63      	ldr	r2, [pc, #396]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001af2:	f043 0301 	orr.w	r3, r3, #1
 8001af6:	6713      	str	r3, [r2, #112]	; 0x70
 8001af8:	e01c      	b.n	8001b34 <HAL_RCC_OscConfig+0x324>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	2b05      	cmp	r3, #5
 8001b00:	d10c      	bne.n	8001b1c <HAL_RCC_OscConfig+0x30c>
 8001b02:	4b5f      	ldr	r3, [pc, #380]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001b04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b06:	4a5e      	ldr	r2, [pc, #376]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001b08:	f043 0304 	orr.w	r3, r3, #4
 8001b0c:	6713      	str	r3, [r2, #112]	; 0x70
 8001b0e:	4b5c      	ldr	r3, [pc, #368]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001b10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b12:	4a5b      	ldr	r2, [pc, #364]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001b14:	f043 0301 	orr.w	r3, r3, #1
 8001b18:	6713      	str	r3, [r2, #112]	; 0x70
 8001b1a:	e00b      	b.n	8001b34 <HAL_RCC_OscConfig+0x324>
 8001b1c:	4b58      	ldr	r3, [pc, #352]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001b1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b20:	4a57      	ldr	r2, [pc, #348]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001b22:	f023 0301 	bic.w	r3, r3, #1
 8001b26:	6713      	str	r3, [r2, #112]	; 0x70
 8001b28:	4b55      	ldr	r3, [pc, #340]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001b2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b2c:	4a54      	ldr	r2, [pc, #336]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001b2e:	f023 0304 	bic.w	r3, r3, #4
 8001b32:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d015      	beq.n	8001b68 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b3c:	f7ff fb34 	bl	80011a8 <HAL_GetTick>
 8001b40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b42:	e00a      	b.n	8001b5a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b44:	f7ff fb30 	bl	80011a8 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	1ad3      	subs	r3, r2, r3
 8001b4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d901      	bls.n	8001b5a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001b56:	2303      	movs	r3, #3
 8001b58:	e0cb      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b5a:	4b49      	ldr	r3, [pc, #292]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d0ee      	beq.n	8001b44 <HAL_RCC_OscConfig+0x334>
 8001b66:	e014      	b.n	8001b92 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b68:	f7ff fb1e 	bl	80011a8 <HAL_GetTick>
 8001b6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b6e:	e00a      	b.n	8001b86 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b70:	f7ff fb1a 	bl	80011a8 <HAL_GetTick>
 8001b74:	4602      	mov	r2, r0
 8001b76:	693b      	ldr	r3, [r7, #16]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d901      	bls.n	8001b86 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001b82:	2303      	movs	r3, #3
 8001b84:	e0b5      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b86:	4b3e      	ldr	r3, [pc, #248]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b8a:	f003 0302 	and.w	r3, r3, #2
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d1ee      	bne.n	8001b70 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b92:	7dfb      	ldrb	r3, [r7, #23]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d105      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b98:	4b39      	ldr	r3, [pc, #228]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9c:	4a38      	ldr	r2, [pc, #224]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001b9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ba2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	f000 80a1 	beq.w	8001cf0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001bae:	4b34      	ldr	r3, [pc, #208]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f003 030c 	and.w	r3, r3, #12
 8001bb6:	2b08      	cmp	r3, #8
 8001bb8:	d05c      	beq.n	8001c74 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	699b      	ldr	r3, [r3, #24]
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d141      	bne.n	8001c46 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bc2:	4b31      	ldr	r3, [pc, #196]	; (8001c88 <HAL_RCC_OscConfig+0x478>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc8:	f7ff faee 	bl	80011a8 <HAL_GetTick>
 8001bcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bce:	e008      	b.n	8001be2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bd0:	f7ff faea 	bl	80011a8 <HAL_GetTick>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e087      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001be2:	4b27      	ldr	r3, [pc, #156]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d1f0      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	69da      	ldr	r2, [r3, #28]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6a1b      	ldr	r3, [r3, #32]
 8001bf6:	431a      	orrs	r2, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bfc:	019b      	lsls	r3, r3, #6
 8001bfe:	431a      	orrs	r2, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c04:	085b      	lsrs	r3, r3, #1
 8001c06:	3b01      	subs	r3, #1
 8001c08:	041b      	lsls	r3, r3, #16
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c10:	061b      	lsls	r3, r3, #24
 8001c12:	491b      	ldr	r1, [pc, #108]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001c14:	4313      	orrs	r3, r2
 8001c16:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c18:	4b1b      	ldr	r3, [pc, #108]	; (8001c88 <HAL_RCC_OscConfig+0x478>)
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c1e:	f7ff fac3 	bl	80011a8 <HAL_GetTick>
 8001c22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c24:	e008      	b.n	8001c38 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c26:	f7ff fabf 	bl	80011a8 <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b02      	cmp	r3, #2
 8001c32:	d901      	bls.n	8001c38 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e05c      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c38:	4b11      	ldr	r3, [pc, #68]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d0f0      	beq.n	8001c26 <HAL_RCC_OscConfig+0x416>
 8001c44:	e054      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c46:	4b10      	ldr	r3, [pc, #64]	; (8001c88 <HAL_RCC_OscConfig+0x478>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4c:	f7ff faac 	bl	80011a8 <HAL_GetTick>
 8001c50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c52:	e008      	b.n	8001c66 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c54:	f7ff faa8 	bl	80011a8 <HAL_GetTick>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	693b      	ldr	r3, [r7, #16]
 8001c5c:	1ad3      	subs	r3, r2, r3
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e045      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c66:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <HAL_RCC_OscConfig+0x470>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d1f0      	bne.n	8001c54 <HAL_RCC_OscConfig+0x444>
 8001c72:	e03d      	b.n	8001cf0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	699b      	ldr	r3, [r3, #24]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d107      	bne.n	8001c8c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e038      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
 8001c80:	40023800 	.word	0x40023800
 8001c84:	40007000 	.word	0x40007000
 8001c88:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c8c:	4b1b      	ldr	r3, [pc, #108]	; (8001cfc <HAL_RCC_OscConfig+0x4ec>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	699b      	ldr	r3, [r3, #24]
 8001c96:	2b01      	cmp	r3, #1
 8001c98:	d028      	beq.n	8001cec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d121      	bne.n	8001cec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d11a      	bne.n	8001cec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cb6:	68fa      	ldr	r2, [r7, #12]
 8001cb8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	687a      	ldr	r2, [r7, #4]
 8001cc0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001cc2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d111      	bne.n	8001cec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cd2:	085b      	lsrs	r3, r3, #1
 8001cd4:	3b01      	subs	r3, #1
 8001cd6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d107      	bne.n	8001cec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ce6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d001      	beq.n	8001cf0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	e000      	b.n	8001cf2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3718      	adds	r7, #24
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40023800 	.word	0x40023800

08001d00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d101      	bne.n	8001d14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d10:	2301      	movs	r3, #1
 8001d12:	e0cc      	b.n	8001eae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d14:	4b68      	ldr	r3, [pc, #416]	; (8001eb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 0307 	and.w	r3, r3, #7
 8001d1c:	683a      	ldr	r2, [r7, #0]
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d90c      	bls.n	8001d3c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d22:	4b65      	ldr	r3, [pc, #404]	; (8001eb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001d24:	683a      	ldr	r2, [r7, #0]
 8001d26:	b2d2      	uxtb	r2, r2
 8001d28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2a:	4b63      	ldr	r3, [pc, #396]	; (8001eb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0307 	and.w	r3, r3, #7
 8001d32:	683a      	ldr	r2, [r7, #0]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d001      	beq.n	8001d3c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e0b8      	b.n	8001eae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0302 	and.w	r3, r3, #2
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d020      	beq.n	8001d8a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0304 	and.w	r3, r3, #4
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d005      	beq.n	8001d60 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d54:	4b59      	ldr	r3, [pc, #356]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	4a58      	ldr	r2, [pc, #352]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001d5a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d5e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 0308 	and.w	r3, r3, #8
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d005      	beq.n	8001d78 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d6c:	4b53      	ldr	r3, [pc, #332]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	4a52      	ldr	r2, [pc, #328]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001d72:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001d76:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d78:	4b50      	ldr	r3, [pc, #320]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	689b      	ldr	r3, [r3, #8]
 8001d84:	494d      	ldr	r1, [pc, #308]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001d86:	4313      	orrs	r3, r2
 8001d88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d044      	beq.n	8001e20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d107      	bne.n	8001dae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d9e:	4b47      	ldr	r3, [pc, #284]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d119      	bne.n	8001dde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e07f      	b.n	8001eae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	2b02      	cmp	r3, #2
 8001db4:	d003      	beq.n	8001dbe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dba:	2b03      	cmp	r3, #3
 8001dbc:	d107      	bne.n	8001dce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dbe:	4b3f      	ldr	r3, [pc, #252]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d109      	bne.n	8001dde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e06f      	b.n	8001eae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dce:	4b3b      	ldr	r3, [pc, #236]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e067      	b.n	8001eae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dde:	4b37      	ldr	r3, [pc, #220]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	f023 0203 	bic.w	r2, r3, #3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	4934      	ldr	r1, [pc, #208]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001dec:	4313      	orrs	r3, r2
 8001dee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001df0:	f7ff f9da 	bl	80011a8 <HAL_GetTick>
 8001df4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001df6:	e00a      	b.n	8001e0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001df8:	f7ff f9d6 	bl	80011a8 <HAL_GetTick>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d901      	bls.n	8001e0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	e04f      	b.n	8001eae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e0e:	4b2b      	ldr	r3, [pc, #172]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001e10:	689b      	ldr	r3, [r3, #8]
 8001e12:	f003 020c 	and.w	r2, r3, #12
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d1eb      	bne.n	8001df8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e20:	4b25      	ldr	r3, [pc, #148]	; (8001eb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 0307 	and.w	r3, r3, #7
 8001e28:	683a      	ldr	r2, [r7, #0]
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d20c      	bcs.n	8001e48 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e2e:	4b22      	ldr	r3, [pc, #136]	; (8001eb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e30:	683a      	ldr	r2, [r7, #0]
 8001e32:	b2d2      	uxtb	r2, r2
 8001e34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e36:	4b20      	ldr	r3, [pc, #128]	; (8001eb8 <HAL_RCC_ClockConfig+0x1b8>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0307 	and.w	r3, r3, #7
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d001      	beq.n	8001e48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e032      	b.n	8001eae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0304 	and.w	r3, r3, #4
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d008      	beq.n	8001e66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e54:	4b19      	ldr	r3, [pc, #100]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	68db      	ldr	r3, [r3, #12]
 8001e60:	4916      	ldr	r1, [pc, #88]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001e62:	4313      	orrs	r3, r2
 8001e64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f003 0308 	and.w	r3, r3, #8
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d009      	beq.n	8001e86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e72:	4b12      	ldr	r3, [pc, #72]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	00db      	lsls	r3, r3, #3
 8001e80:	490e      	ldr	r1, [pc, #56]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001e82:	4313      	orrs	r3, r2
 8001e84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e86:	f000 f821 	bl	8001ecc <HAL_RCC_GetSysClockFreq>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	4b0b      	ldr	r3, [pc, #44]	; (8001ebc <HAL_RCC_ClockConfig+0x1bc>)
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	091b      	lsrs	r3, r3, #4
 8001e92:	f003 030f 	and.w	r3, r3, #15
 8001e96:	490a      	ldr	r1, [pc, #40]	; (8001ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8001e98:	5ccb      	ldrb	r3, [r1, r3]
 8001e9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e9e:	4a09      	ldr	r2, [pc, #36]	; (8001ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8001ea0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001ea2:	4b09      	ldr	r3, [pc, #36]	; (8001ec8 <HAL_RCC_ClockConfig+0x1c8>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff f93a 	bl	8001120 <HAL_InitTick>

  return HAL_OK;
 8001eac:	2300      	movs	r3, #0
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	40023c00 	.word	0x40023c00
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	0800893c 	.word	0x0800893c
 8001ec4:	20000000 	.word	0x20000000
 8001ec8:	20000004 	.word	0x20000004

08001ecc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ecc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ed0:	b090      	sub	sp, #64	; 0x40
 8001ed2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	637b      	str	r3, [r7, #52]	; 0x34
 8001ed8:	2300      	movs	r3, #0
 8001eda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001edc:	2300      	movs	r3, #0
 8001ede:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ee4:	4b59      	ldr	r3, [pc, #356]	; (800204c <HAL_RCC_GetSysClockFreq+0x180>)
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	f003 030c 	and.w	r3, r3, #12
 8001eec:	2b08      	cmp	r3, #8
 8001eee:	d00d      	beq.n	8001f0c <HAL_RCC_GetSysClockFreq+0x40>
 8001ef0:	2b08      	cmp	r3, #8
 8001ef2:	f200 80a1 	bhi.w	8002038 <HAL_RCC_GetSysClockFreq+0x16c>
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d002      	beq.n	8001f00 <HAL_RCC_GetSysClockFreq+0x34>
 8001efa:	2b04      	cmp	r3, #4
 8001efc:	d003      	beq.n	8001f06 <HAL_RCC_GetSysClockFreq+0x3a>
 8001efe:	e09b      	b.n	8002038 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f00:	4b53      	ldr	r3, [pc, #332]	; (8002050 <HAL_RCC_GetSysClockFreq+0x184>)
 8001f02:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001f04:	e09b      	b.n	800203e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f06:	4b53      	ldr	r3, [pc, #332]	; (8002054 <HAL_RCC_GetSysClockFreq+0x188>)
 8001f08:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001f0a:	e098      	b.n	800203e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f0c:	4b4f      	ldr	r3, [pc, #316]	; (800204c <HAL_RCC_GetSysClockFreq+0x180>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f14:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f16:	4b4d      	ldr	r3, [pc, #308]	; (800204c <HAL_RCC_GetSysClockFreq+0x180>)
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d028      	beq.n	8001f74 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f22:	4b4a      	ldr	r3, [pc, #296]	; (800204c <HAL_RCC_GetSysClockFreq+0x180>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	099b      	lsrs	r3, r3, #6
 8001f28:	2200      	movs	r2, #0
 8001f2a:	623b      	str	r3, [r7, #32]
 8001f2c:	627a      	str	r2, [r7, #36]	; 0x24
 8001f2e:	6a3b      	ldr	r3, [r7, #32]
 8001f30:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001f34:	2100      	movs	r1, #0
 8001f36:	4b47      	ldr	r3, [pc, #284]	; (8002054 <HAL_RCC_GetSysClockFreq+0x188>)
 8001f38:	fb03 f201 	mul.w	r2, r3, r1
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	fb00 f303 	mul.w	r3, r0, r3
 8001f42:	4413      	add	r3, r2
 8001f44:	4a43      	ldr	r2, [pc, #268]	; (8002054 <HAL_RCC_GetSysClockFreq+0x188>)
 8001f46:	fba0 1202 	umull	r1, r2, r0, r2
 8001f4a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001f4c:	460a      	mov	r2, r1
 8001f4e:	62ba      	str	r2, [r7, #40]	; 0x28
 8001f50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f52:	4413      	add	r3, r2
 8001f54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f58:	2200      	movs	r2, #0
 8001f5a:	61bb      	str	r3, [r7, #24]
 8001f5c:	61fa      	str	r2, [r7, #28]
 8001f5e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f62:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001f66:	f7fe f993 	bl	8000290 <__aeabi_uldivmod>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	460b      	mov	r3, r1
 8001f6e:	4613      	mov	r3, r2
 8001f70:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f72:	e053      	b.n	800201c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f74:	4b35      	ldr	r3, [pc, #212]	; (800204c <HAL_RCC_GetSysClockFreq+0x180>)
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	099b      	lsrs	r3, r3, #6
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	613b      	str	r3, [r7, #16]
 8001f7e:	617a      	str	r2, [r7, #20]
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001f86:	f04f 0b00 	mov.w	fp, #0
 8001f8a:	4652      	mov	r2, sl
 8001f8c:	465b      	mov	r3, fp
 8001f8e:	f04f 0000 	mov.w	r0, #0
 8001f92:	f04f 0100 	mov.w	r1, #0
 8001f96:	0159      	lsls	r1, r3, #5
 8001f98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f9c:	0150      	lsls	r0, r2, #5
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	ebb2 080a 	subs.w	r8, r2, sl
 8001fa6:	eb63 090b 	sbc.w	r9, r3, fp
 8001faa:	f04f 0200 	mov.w	r2, #0
 8001fae:	f04f 0300 	mov.w	r3, #0
 8001fb2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001fb6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001fba:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001fbe:	ebb2 0408 	subs.w	r4, r2, r8
 8001fc2:	eb63 0509 	sbc.w	r5, r3, r9
 8001fc6:	f04f 0200 	mov.w	r2, #0
 8001fca:	f04f 0300 	mov.w	r3, #0
 8001fce:	00eb      	lsls	r3, r5, #3
 8001fd0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001fd4:	00e2      	lsls	r2, r4, #3
 8001fd6:	4614      	mov	r4, r2
 8001fd8:	461d      	mov	r5, r3
 8001fda:	eb14 030a 	adds.w	r3, r4, sl
 8001fde:	603b      	str	r3, [r7, #0]
 8001fe0:	eb45 030b 	adc.w	r3, r5, fp
 8001fe4:	607b      	str	r3, [r7, #4]
 8001fe6:	f04f 0200 	mov.w	r2, #0
 8001fea:	f04f 0300 	mov.w	r3, #0
 8001fee:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ff2:	4629      	mov	r1, r5
 8001ff4:	028b      	lsls	r3, r1, #10
 8001ff6:	4621      	mov	r1, r4
 8001ff8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ffc:	4621      	mov	r1, r4
 8001ffe:	028a      	lsls	r2, r1, #10
 8002000:	4610      	mov	r0, r2
 8002002:	4619      	mov	r1, r3
 8002004:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002006:	2200      	movs	r2, #0
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	60fa      	str	r2, [r7, #12]
 800200c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002010:	f7fe f93e 	bl	8000290 <__aeabi_uldivmod>
 8002014:	4602      	mov	r2, r0
 8002016:	460b      	mov	r3, r1
 8002018:	4613      	mov	r3, r2
 800201a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800201c:	4b0b      	ldr	r3, [pc, #44]	; (800204c <HAL_RCC_GetSysClockFreq+0x180>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	0c1b      	lsrs	r3, r3, #16
 8002022:	f003 0303 	and.w	r3, r3, #3
 8002026:	3301      	adds	r3, #1
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800202c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800202e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002030:	fbb2 f3f3 	udiv	r3, r2, r3
 8002034:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002036:	e002      	b.n	800203e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002038:	4b05      	ldr	r3, [pc, #20]	; (8002050 <HAL_RCC_GetSysClockFreq+0x184>)
 800203a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800203c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800203e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002040:	4618      	mov	r0, r3
 8002042:	3740      	adds	r7, #64	; 0x40
 8002044:	46bd      	mov	sp, r7
 8002046:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800204a:	bf00      	nop
 800204c:	40023800 	.word	0x40023800
 8002050:	00f42400 	.word	0x00f42400
 8002054:	017d7840 	.word	0x017d7840

08002058 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800205c:	4b03      	ldr	r3, [pc, #12]	; (800206c <HAL_RCC_GetHCLKFreq+0x14>)
 800205e:	681b      	ldr	r3, [r3, #0]
}
 8002060:	4618      	mov	r0, r3
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	20000000 	.word	0x20000000

08002070 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002074:	f7ff fff0 	bl	8002058 <HAL_RCC_GetHCLKFreq>
 8002078:	4602      	mov	r2, r0
 800207a:	4b05      	ldr	r3, [pc, #20]	; (8002090 <HAL_RCC_GetPCLK1Freq+0x20>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	0a9b      	lsrs	r3, r3, #10
 8002080:	f003 0307 	and.w	r3, r3, #7
 8002084:	4903      	ldr	r1, [pc, #12]	; (8002094 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002086:	5ccb      	ldrb	r3, [r1, r3]
 8002088:	fa22 f303 	lsr.w	r3, r2, r3
}
 800208c:	4618      	mov	r0, r3
 800208e:	bd80      	pop	{r7, pc}
 8002090:	40023800 	.word	0x40023800
 8002094:	0800894c 	.word	0x0800894c

08002098 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800209c:	f7ff ffdc 	bl	8002058 <HAL_RCC_GetHCLKFreq>
 80020a0:	4602      	mov	r2, r0
 80020a2:	4b05      	ldr	r3, [pc, #20]	; (80020b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	0b5b      	lsrs	r3, r3, #13
 80020a8:	f003 0307 	and.w	r3, r3, #7
 80020ac:	4903      	ldr	r1, [pc, #12]	; (80020bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80020ae:	5ccb      	ldrb	r3, [r1, r3]
 80020b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	40023800 	.word	0x40023800
 80020bc:	0800894c 	.word	0x0800894c

080020c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e041      	b.n	8002156 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d106      	bne.n	80020ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f7fe fe74 	bl	8000dd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2202      	movs	r2, #2
 80020f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	3304      	adds	r3, #4
 80020fc:	4619      	mov	r1, r3
 80020fe:	4610      	mov	r0, r2
 8002100:	f000 fac0 	bl	8002684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2201      	movs	r2, #1
 8002108:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2201      	movs	r2, #1
 8002110:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2201      	movs	r2, #1
 8002118:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2201      	movs	r2, #1
 8002120:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2201      	movs	r2, #1
 8002128:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2201      	movs	r2, #1
 8002130:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2201      	movs	r2, #1
 8002138:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2201      	movs	r2, #1
 8002140:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2201      	movs	r2, #1
 8002148:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2201      	movs	r2, #1
 8002150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	3708      	adds	r7, #8
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}

0800215e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800215e:	b580      	push	{r7, lr}
 8002160:	b082      	sub	sp, #8
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d101      	bne.n	8002170 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e041      	b.n	80021f4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002176:	b2db      	uxtb	r3, r3
 8002178:	2b00      	cmp	r3, #0
 800217a:	d106      	bne.n	800218a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2200      	movs	r2, #0
 8002180:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f000 f839 	bl	80021fc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2202      	movs	r2, #2
 800218e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	3304      	adds	r3, #4
 800219a:	4619      	mov	r1, r3
 800219c:	4610      	mov	r0, r2
 800219e:	f000 fa71 	bl	8002684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2201      	movs	r2, #1
 80021a6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2201      	movs	r2, #1
 80021ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2201      	movs	r2, #1
 80021b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2201      	movs	r2, #1
 80021be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2201      	movs	r2, #1
 80021c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2201      	movs	r2, #1
 80021ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2201      	movs	r2, #1
 80021d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2201      	movs	r2, #1
 80021de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2201      	movs	r2, #1
 80021e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2201      	movs	r2, #1
 80021ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80021f2:	2300      	movs	r3, #0
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	3708      	adds	r7, #8
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}

080021fc <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr

08002210 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d109      	bne.n	8002234 <HAL_TIM_PWM_Start+0x24>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002226:	b2db      	uxtb	r3, r3
 8002228:	2b01      	cmp	r3, #1
 800222a:	bf14      	ite	ne
 800222c:	2301      	movne	r3, #1
 800222e:	2300      	moveq	r3, #0
 8002230:	b2db      	uxtb	r3, r3
 8002232:	e022      	b.n	800227a <HAL_TIM_PWM_Start+0x6a>
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	2b04      	cmp	r3, #4
 8002238:	d109      	bne.n	800224e <HAL_TIM_PWM_Start+0x3e>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002240:	b2db      	uxtb	r3, r3
 8002242:	2b01      	cmp	r3, #1
 8002244:	bf14      	ite	ne
 8002246:	2301      	movne	r3, #1
 8002248:	2300      	moveq	r3, #0
 800224a:	b2db      	uxtb	r3, r3
 800224c:	e015      	b.n	800227a <HAL_TIM_PWM_Start+0x6a>
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	2b08      	cmp	r3, #8
 8002252:	d109      	bne.n	8002268 <HAL_TIM_PWM_Start+0x58>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800225a:	b2db      	uxtb	r3, r3
 800225c:	2b01      	cmp	r3, #1
 800225e:	bf14      	ite	ne
 8002260:	2301      	movne	r3, #1
 8002262:	2300      	moveq	r3, #0
 8002264:	b2db      	uxtb	r3, r3
 8002266:	e008      	b.n	800227a <HAL_TIM_PWM_Start+0x6a>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800226e:	b2db      	uxtb	r3, r3
 8002270:	2b01      	cmp	r3, #1
 8002272:	bf14      	ite	ne
 8002274:	2301      	movne	r3, #1
 8002276:	2300      	moveq	r3, #0
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e068      	b.n	8002354 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	2b00      	cmp	r3, #0
 8002286:	d104      	bne.n	8002292 <HAL_TIM_PWM_Start+0x82>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2202      	movs	r2, #2
 800228c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002290:	e013      	b.n	80022ba <HAL_TIM_PWM_Start+0xaa>
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	2b04      	cmp	r3, #4
 8002296:	d104      	bne.n	80022a2 <HAL_TIM_PWM_Start+0x92>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2202      	movs	r2, #2
 800229c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022a0:	e00b      	b.n	80022ba <HAL_TIM_PWM_Start+0xaa>
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	2b08      	cmp	r3, #8
 80022a6:	d104      	bne.n	80022b2 <HAL_TIM_PWM_Start+0xa2>
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2202      	movs	r2, #2
 80022ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80022b0:	e003      	b.n	80022ba <HAL_TIM_PWM_Start+0xaa>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2202      	movs	r2, #2
 80022b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2201      	movs	r2, #1
 80022c0:	6839      	ldr	r1, [r7, #0]
 80022c2:	4618      	mov	r0, r3
 80022c4:	f000 fc84 	bl	8002bd0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a23      	ldr	r2, [pc, #140]	; (800235c <HAL_TIM_PWM_Start+0x14c>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d107      	bne.n	80022e2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80022e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a1d      	ldr	r2, [pc, #116]	; (800235c <HAL_TIM_PWM_Start+0x14c>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d018      	beq.n	800231e <HAL_TIM_PWM_Start+0x10e>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022f4:	d013      	beq.n	800231e <HAL_TIM_PWM_Start+0x10e>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a19      	ldr	r2, [pc, #100]	; (8002360 <HAL_TIM_PWM_Start+0x150>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d00e      	beq.n	800231e <HAL_TIM_PWM_Start+0x10e>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4a17      	ldr	r2, [pc, #92]	; (8002364 <HAL_TIM_PWM_Start+0x154>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d009      	beq.n	800231e <HAL_TIM_PWM_Start+0x10e>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a16      	ldr	r2, [pc, #88]	; (8002368 <HAL_TIM_PWM_Start+0x158>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d004      	beq.n	800231e <HAL_TIM_PWM_Start+0x10e>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a14      	ldr	r2, [pc, #80]	; (800236c <HAL_TIM_PWM_Start+0x15c>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d111      	bne.n	8002342 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	f003 0307 	and.w	r3, r3, #7
 8002328:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	2b06      	cmp	r3, #6
 800232e:	d010      	beq.n	8002352 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f042 0201 	orr.w	r2, r2, #1
 800233e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002340:	e007      	b.n	8002352 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f042 0201 	orr.w	r2, r2, #1
 8002350:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002352:	2300      	movs	r3, #0
}
 8002354:	4618      	mov	r0, r3
 8002356:	3710      	adds	r7, #16
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40010000 	.word	0x40010000
 8002360:	40000400 	.word	0x40000400
 8002364:	40000800 	.word	0x40000800
 8002368:	40000c00 	.word	0x40000c00
 800236c:	40014000 	.word	0x40014000

08002370 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af00      	add	r7, sp, #0
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	60b9      	str	r1, [r7, #8]
 800237a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800237c:	2300      	movs	r3, #0
 800237e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002386:	2b01      	cmp	r3, #1
 8002388:	d101      	bne.n	800238e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800238a:	2302      	movs	r3, #2
 800238c:	e0ae      	b.n	80024ec <HAL_TIM_PWM_ConfigChannel+0x17c>
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2201      	movs	r2, #1
 8002392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2b0c      	cmp	r3, #12
 800239a:	f200 809f 	bhi.w	80024dc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800239e:	a201      	add	r2, pc, #4	; (adr r2, 80023a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80023a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023a4:	080023d9 	.word	0x080023d9
 80023a8:	080024dd 	.word	0x080024dd
 80023ac:	080024dd 	.word	0x080024dd
 80023b0:	080024dd 	.word	0x080024dd
 80023b4:	08002419 	.word	0x08002419
 80023b8:	080024dd 	.word	0x080024dd
 80023bc:	080024dd 	.word	0x080024dd
 80023c0:	080024dd 	.word	0x080024dd
 80023c4:	0800245b 	.word	0x0800245b
 80023c8:	080024dd 	.word	0x080024dd
 80023cc:	080024dd 	.word	0x080024dd
 80023d0:	080024dd 	.word	0x080024dd
 80023d4:	0800249b 	.word	0x0800249b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	68b9      	ldr	r1, [r7, #8]
 80023de:	4618      	mov	r0, r3
 80023e0:	f000 f9d0 	bl	8002784 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	699a      	ldr	r2, [r3, #24]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f042 0208 	orr.w	r2, r2, #8
 80023f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	699a      	ldr	r2, [r3, #24]
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f022 0204 	bic.w	r2, r2, #4
 8002402:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	6999      	ldr	r1, [r3, #24]
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	691a      	ldr	r2, [r3, #16]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	430a      	orrs	r2, r1
 8002414:	619a      	str	r2, [r3, #24]
      break;
 8002416:	e064      	b.n	80024e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	68b9      	ldr	r1, [r7, #8]
 800241e:	4618      	mov	r0, r3
 8002420:	f000 fa16 	bl	8002850 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	699a      	ldr	r2, [r3, #24]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002432:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	699a      	ldr	r2, [r3, #24]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002442:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6999      	ldr	r1, [r3, #24]
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	691b      	ldr	r3, [r3, #16]
 800244e:	021a      	lsls	r2, r3, #8
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	430a      	orrs	r2, r1
 8002456:	619a      	str	r2, [r3, #24]
      break;
 8002458:	e043      	b.n	80024e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	68b9      	ldr	r1, [r7, #8]
 8002460:	4618      	mov	r0, r3
 8002462:	f000 fa61 	bl	8002928 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	69da      	ldr	r2, [r3, #28]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f042 0208 	orr.w	r2, r2, #8
 8002474:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	69da      	ldr	r2, [r3, #28]
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f022 0204 	bic.w	r2, r2, #4
 8002484:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	69d9      	ldr	r1, [r3, #28]
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	691a      	ldr	r2, [r3, #16]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	430a      	orrs	r2, r1
 8002496:	61da      	str	r2, [r3, #28]
      break;
 8002498:	e023      	b.n	80024e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	68b9      	ldr	r1, [r7, #8]
 80024a0:	4618      	mov	r0, r3
 80024a2:	f000 faab 	bl	80029fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	69da      	ldr	r2, [r3, #28]
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	69da      	ldr	r2, [r3, #28]
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	69d9      	ldr	r1, [r3, #28]
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	691b      	ldr	r3, [r3, #16]
 80024d0:	021a      	lsls	r2, r3, #8
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	430a      	orrs	r2, r1
 80024d8:	61da      	str	r2, [r3, #28]
      break;
 80024da:	e002      	b.n	80024e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80024dc:	2301      	movs	r3, #1
 80024de:	75fb      	strb	r3, [r7, #23]
      break;
 80024e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80024ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3718      	adds	r7, #24
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024fe:	2300      	movs	r3, #0
 8002500:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002508:	2b01      	cmp	r3, #1
 800250a:	d101      	bne.n	8002510 <HAL_TIM_ConfigClockSource+0x1c>
 800250c:	2302      	movs	r3, #2
 800250e:	e0b4      	b.n	800267a <HAL_TIM_ConfigClockSource+0x186>
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2202      	movs	r2, #2
 800251c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800252e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002536:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	68ba      	ldr	r2, [r7, #8]
 800253e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002548:	d03e      	beq.n	80025c8 <HAL_TIM_ConfigClockSource+0xd4>
 800254a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800254e:	f200 8087 	bhi.w	8002660 <HAL_TIM_ConfigClockSource+0x16c>
 8002552:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002556:	f000 8086 	beq.w	8002666 <HAL_TIM_ConfigClockSource+0x172>
 800255a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800255e:	d87f      	bhi.n	8002660 <HAL_TIM_ConfigClockSource+0x16c>
 8002560:	2b70      	cmp	r3, #112	; 0x70
 8002562:	d01a      	beq.n	800259a <HAL_TIM_ConfigClockSource+0xa6>
 8002564:	2b70      	cmp	r3, #112	; 0x70
 8002566:	d87b      	bhi.n	8002660 <HAL_TIM_ConfigClockSource+0x16c>
 8002568:	2b60      	cmp	r3, #96	; 0x60
 800256a:	d050      	beq.n	800260e <HAL_TIM_ConfigClockSource+0x11a>
 800256c:	2b60      	cmp	r3, #96	; 0x60
 800256e:	d877      	bhi.n	8002660 <HAL_TIM_ConfigClockSource+0x16c>
 8002570:	2b50      	cmp	r3, #80	; 0x50
 8002572:	d03c      	beq.n	80025ee <HAL_TIM_ConfigClockSource+0xfa>
 8002574:	2b50      	cmp	r3, #80	; 0x50
 8002576:	d873      	bhi.n	8002660 <HAL_TIM_ConfigClockSource+0x16c>
 8002578:	2b40      	cmp	r3, #64	; 0x40
 800257a:	d058      	beq.n	800262e <HAL_TIM_ConfigClockSource+0x13a>
 800257c:	2b40      	cmp	r3, #64	; 0x40
 800257e:	d86f      	bhi.n	8002660 <HAL_TIM_ConfigClockSource+0x16c>
 8002580:	2b30      	cmp	r3, #48	; 0x30
 8002582:	d064      	beq.n	800264e <HAL_TIM_ConfigClockSource+0x15a>
 8002584:	2b30      	cmp	r3, #48	; 0x30
 8002586:	d86b      	bhi.n	8002660 <HAL_TIM_ConfigClockSource+0x16c>
 8002588:	2b20      	cmp	r3, #32
 800258a:	d060      	beq.n	800264e <HAL_TIM_ConfigClockSource+0x15a>
 800258c:	2b20      	cmp	r3, #32
 800258e:	d867      	bhi.n	8002660 <HAL_TIM_ConfigClockSource+0x16c>
 8002590:	2b00      	cmp	r3, #0
 8002592:	d05c      	beq.n	800264e <HAL_TIM_ConfigClockSource+0x15a>
 8002594:	2b10      	cmp	r3, #16
 8002596:	d05a      	beq.n	800264e <HAL_TIM_ConfigClockSource+0x15a>
 8002598:	e062      	b.n	8002660 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6818      	ldr	r0, [r3, #0]
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	6899      	ldr	r1, [r3, #8]
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	685a      	ldr	r2, [r3, #4]
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	68db      	ldr	r3, [r3, #12]
 80025aa:	f000 faf1 	bl	8002b90 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80025bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68ba      	ldr	r2, [r7, #8]
 80025c4:	609a      	str	r2, [r3, #8]
      break;
 80025c6:	e04f      	b.n	8002668 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6818      	ldr	r0, [r3, #0]
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	6899      	ldr	r1, [r3, #8]
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	685a      	ldr	r2, [r3, #4]
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	f000 fada 	bl	8002b90 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689a      	ldr	r2, [r3, #8]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80025ea:	609a      	str	r2, [r3, #8]
      break;
 80025ec:	e03c      	b.n	8002668 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6818      	ldr	r0, [r3, #0]
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	6859      	ldr	r1, [r3, #4]
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	461a      	mov	r2, r3
 80025fc:	f000 fa4e 	bl	8002a9c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	2150      	movs	r1, #80	; 0x50
 8002606:	4618      	mov	r0, r3
 8002608:	f000 faa7 	bl	8002b5a <TIM_ITRx_SetConfig>
      break;
 800260c:	e02c      	b.n	8002668 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6818      	ldr	r0, [r3, #0]
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	6859      	ldr	r1, [r3, #4]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	461a      	mov	r2, r3
 800261c:	f000 fa6d 	bl	8002afa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2160      	movs	r1, #96	; 0x60
 8002626:	4618      	mov	r0, r3
 8002628:	f000 fa97 	bl	8002b5a <TIM_ITRx_SetConfig>
      break;
 800262c:	e01c      	b.n	8002668 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6818      	ldr	r0, [r3, #0]
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	6859      	ldr	r1, [r3, #4]
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	461a      	mov	r2, r3
 800263c:	f000 fa2e 	bl	8002a9c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2140      	movs	r1, #64	; 0x40
 8002646:	4618      	mov	r0, r3
 8002648:	f000 fa87 	bl	8002b5a <TIM_ITRx_SetConfig>
      break;
 800264c:	e00c      	b.n	8002668 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4619      	mov	r1, r3
 8002658:	4610      	mov	r0, r2
 800265a:	f000 fa7e 	bl	8002b5a <TIM_ITRx_SetConfig>
      break;
 800265e:	e003      	b.n	8002668 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	73fb      	strb	r3, [r7, #15]
      break;
 8002664:	e000      	b.n	8002668 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002666:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002678:	7bfb      	ldrb	r3, [r7, #15]
}
 800267a:	4618      	mov	r0, r3
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
	...

08002684 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002684:	b480      	push	{r7}
 8002686:	b085      	sub	sp, #20
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	4a34      	ldr	r2, [pc, #208]	; (8002768 <TIM_Base_SetConfig+0xe4>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d00f      	beq.n	80026bc <TIM_Base_SetConfig+0x38>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026a2:	d00b      	beq.n	80026bc <TIM_Base_SetConfig+0x38>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	4a31      	ldr	r2, [pc, #196]	; (800276c <TIM_Base_SetConfig+0xe8>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d007      	beq.n	80026bc <TIM_Base_SetConfig+0x38>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	4a30      	ldr	r2, [pc, #192]	; (8002770 <TIM_Base_SetConfig+0xec>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d003      	beq.n	80026bc <TIM_Base_SetConfig+0x38>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4a2f      	ldr	r2, [pc, #188]	; (8002774 <TIM_Base_SetConfig+0xf0>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d108      	bne.n	80026ce <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	68fa      	ldr	r2, [r7, #12]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4a25      	ldr	r2, [pc, #148]	; (8002768 <TIM_Base_SetConfig+0xe4>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d01b      	beq.n	800270e <TIM_Base_SetConfig+0x8a>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026dc:	d017      	beq.n	800270e <TIM_Base_SetConfig+0x8a>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4a22      	ldr	r2, [pc, #136]	; (800276c <TIM_Base_SetConfig+0xe8>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d013      	beq.n	800270e <TIM_Base_SetConfig+0x8a>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	4a21      	ldr	r2, [pc, #132]	; (8002770 <TIM_Base_SetConfig+0xec>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d00f      	beq.n	800270e <TIM_Base_SetConfig+0x8a>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	4a20      	ldr	r2, [pc, #128]	; (8002774 <TIM_Base_SetConfig+0xf0>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d00b      	beq.n	800270e <TIM_Base_SetConfig+0x8a>
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	4a1f      	ldr	r2, [pc, #124]	; (8002778 <TIM_Base_SetConfig+0xf4>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d007      	beq.n	800270e <TIM_Base_SetConfig+0x8a>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	4a1e      	ldr	r2, [pc, #120]	; (800277c <TIM_Base_SetConfig+0xf8>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d003      	beq.n	800270e <TIM_Base_SetConfig+0x8a>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	4a1d      	ldr	r2, [pc, #116]	; (8002780 <TIM_Base_SetConfig+0xfc>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d108      	bne.n	8002720 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002714:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	68fa      	ldr	r2, [r7, #12]
 800271c:	4313      	orrs	r3, r2
 800271e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	695b      	ldr	r3, [r3, #20]
 800272a:	4313      	orrs	r3, r2
 800272c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	68fa      	ldr	r2, [r7, #12]
 8002732:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	689a      	ldr	r2, [r3, #8]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	4a08      	ldr	r2, [pc, #32]	; (8002768 <TIM_Base_SetConfig+0xe4>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d103      	bne.n	8002754 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	691a      	ldr	r2, [r3, #16]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2201      	movs	r2, #1
 8002758:	615a      	str	r2, [r3, #20]
}
 800275a:	bf00      	nop
 800275c:	3714      	adds	r7, #20
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	40010000 	.word	0x40010000
 800276c:	40000400 	.word	0x40000400
 8002770:	40000800 	.word	0x40000800
 8002774:	40000c00 	.word	0x40000c00
 8002778:	40014000 	.word	0x40014000
 800277c:	40014400 	.word	0x40014400
 8002780:	40014800 	.word	0x40014800

08002784 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002784:	b480      	push	{r7}
 8002786:	b087      	sub	sp, #28
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
 800278c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6a1b      	ldr	r3, [r3, #32]
 8002792:	f023 0201 	bic.w	r2, r3, #1
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a1b      	ldr	r3, [r3, #32]
 800279e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	699b      	ldr	r3, [r3, #24]
 80027aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f023 0303 	bic.w	r3, r3, #3
 80027ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	68fa      	ldr	r2, [r7, #12]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	f023 0302 	bic.w	r3, r3, #2
 80027cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	697a      	ldr	r2, [r7, #20]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	4a1c      	ldr	r2, [pc, #112]	; (800284c <TIM_OC1_SetConfig+0xc8>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d10c      	bne.n	80027fa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	f023 0308 	bic.w	r3, r3, #8
 80027e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	68db      	ldr	r3, [r3, #12]
 80027ec:	697a      	ldr	r2, [r7, #20]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	f023 0304 	bic.w	r3, r3, #4
 80027f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a13      	ldr	r2, [pc, #76]	; (800284c <TIM_OC1_SetConfig+0xc8>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d111      	bne.n	8002826 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002808:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800280a:	693b      	ldr	r3, [r7, #16]
 800280c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002810:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	4313      	orrs	r3, r2
 800281a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	693a      	ldr	r2, [r7, #16]
 8002822:	4313      	orrs	r3, r2
 8002824:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	693a      	ldr	r2, [r7, #16]
 800282a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	685a      	ldr	r2, [r3, #4]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	697a      	ldr	r2, [r7, #20]
 800283e:	621a      	str	r2, [r3, #32]
}
 8002840:	bf00      	nop
 8002842:	371c      	adds	r7, #28
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr
 800284c:	40010000 	.word	0x40010000

08002850 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002850:	b480      	push	{r7}
 8002852:	b087      	sub	sp, #28
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6a1b      	ldr	r3, [r3, #32]
 800285e:	f023 0210 	bic.w	r2, r3, #16
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6a1b      	ldr	r3, [r3, #32]
 800286a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	699b      	ldr	r3, [r3, #24]
 8002876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800287e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002886:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	021b      	lsls	r3, r3, #8
 800288e:	68fa      	ldr	r2, [r7, #12]
 8002890:	4313      	orrs	r3, r2
 8002892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	f023 0320 	bic.w	r3, r3, #32
 800289a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	011b      	lsls	r3, r3, #4
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	4a1e      	ldr	r2, [pc, #120]	; (8002924 <TIM_OC2_SetConfig+0xd4>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d10d      	bne.n	80028cc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80028b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	011b      	lsls	r3, r3, #4
 80028be:	697a      	ldr	r2, [r7, #20]
 80028c0:	4313      	orrs	r3, r2
 80028c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80028ca:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	4a15      	ldr	r2, [pc, #84]	; (8002924 <TIM_OC2_SetConfig+0xd4>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d113      	bne.n	80028fc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80028da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80028e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	695b      	ldr	r3, [r3, #20]
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	693a      	ldr	r2, [r7, #16]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	699b      	ldr	r3, [r3, #24]
 80028f4:	009b      	lsls	r3, r3, #2
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	4313      	orrs	r3, r2
 80028fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	693a      	ldr	r2, [r7, #16]
 8002900:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	68fa      	ldr	r2, [r7, #12]
 8002906:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	685a      	ldr	r2, [r3, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	697a      	ldr	r2, [r7, #20]
 8002914:	621a      	str	r2, [r3, #32]
}
 8002916:	bf00      	nop
 8002918:	371c      	adds	r7, #28
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	40010000 	.word	0x40010000

08002928 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002928:	b480      	push	{r7}
 800292a:	b087      	sub	sp, #28
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6a1b      	ldr	r3, [r3, #32]
 8002936:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a1b      	ldr	r3, [r3, #32]
 8002942:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	69db      	ldr	r3, [r3, #28]
 800294e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	f023 0303 	bic.w	r3, r3, #3
 800295e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	68fa      	ldr	r2, [r7, #12]
 8002966:	4313      	orrs	r3, r2
 8002968:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800296a:	697b      	ldr	r3, [r7, #20]
 800296c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002970:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	021b      	lsls	r3, r3, #8
 8002978:	697a      	ldr	r2, [r7, #20]
 800297a:	4313      	orrs	r3, r2
 800297c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4a1d      	ldr	r2, [pc, #116]	; (80029f8 <TIM_OC3_SetConfig+0xd0>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d10d      	bne.n	80029a2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800298c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	021b      	lsls	r3, r3, #8
 8002994:	697a      	ldr	r2, [r7, #20]
 8002996:	4313      	orrs	r3, r2
 8002998:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80029a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a14      	ldr	r2, [pc, #80]	; (80029f8 <TIM_OC3_SetConfig+0xd0>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d113      	bne.n	80029d2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80029b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80029b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	695b      	ldr	r3, [r3, #20]
 80029be:	011b      	lsls	r3, r3, #4
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	699b      	ldr	r3, [r3, #24]
 80029ca:	011b      	lsls	r3, r3, #4
 80029cc:	693a      	ldr	r2, [r7, #16]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	693a      	ldr	r2, [r7, #16]
 80029d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	68fa      	ldr	r2, [r7, #12]
 80029dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685a      	ldr	r2, [r3, #4]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	697a      	ldr	r2, [r7, #20]
 80029ea:	621a      	str	r2, [r3, #32]
}
 80029ec:	bf00      	nop
 80029ee:	371c      	adds	r7, #28
 80029f0:	46bd      	mov	sp, r7
 80029f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f6:	4770      	bx	lr
 80029f8:	40010000 	.word	0x40010000

080029fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80029fc:	b480      	push	{r7}
 80029fe:	b087      	sub	sp, #28
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
 8002a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6a1b      	ldr	r3, [r3, #32]
 8002a0a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a1b      	ldr	r3, [r3, #32]
 8002a16:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	69db      	ldr	r3, [r3, #28]
 8002a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	021b      	lsls	r3, r3, #8
 8002a3a:	68fa      	ldr	r2, [r7, #12]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002a46:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	689b      	ldr	r3, [r3, #8]
 8002a4c:	031b      	lsls	r3, r3, #12
 8002a4e:	693a      	ldr	r2, [r7, #16]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	4a10      	ldr	r2, [pc, #64]	; (8002a98 <TIM_OC4_SetConfig+0x9c>)
 8002a58:	4293      	cmp	r3, r2
 8002a5a:	d109      	bne.n	8002a70 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a62:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	695b      	ldr	r3, [r3, #20]
 8002a68:	019b      	lsls	r3, r3, #6
 8002a6a:	697a      	ldr	r2, [r7, #20]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	697a      	ldr	r2, [r7, #20]
 8002a74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	68fa      	ldr	r2, [r7, #12]
 8002a7a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685a      	ldr	r2, [r3, #4]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	693a      	ldr	r2, [r7, #16]
 8002a88:	621a      	str	r2, [r3, #32]
}
 8002a8a:	bf00      	nop
 8002a8c:	371c      	adds	r7, #28
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	40010000 	.word	0x40010000

08002a9c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b087      	sub	sp, #28
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	6a1b      	ldr	r3, [r3, #32]
 8002aac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6a1b      	ldr	r3, [r3, #32]
 8002ab2:	f023 0201 	bic.w	r2, r3, #1
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	699b      	ldr	r3, [r3, #24]
 8002abe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ac6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	011b      	lsls	r3, r3, #4
 8002acc:	693a      	ldr	r2, [r7, #16]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ad2:	697b      	ldr	r3, [r7, #20]
 8002ad4:	f023 030a 	bic.w	r3, r3, #10
 8002ad8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ada:	697a      	ldr	r2, [r7, #20]
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	693a      	ldr	r2, [r7, #16]
 8002ae6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	697a      	ldr	r2, [r7, #20]
 8002aec:	621a      	str	r2, [r3, #32]
}
 8002aee:	bf00      	nop
 8002af0:	371c      	adds	r7, #28
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr

08002afa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002afa:	b480      	push	{r7}
 8002afc:	b087      	sub	sp, #28
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	60f8      	str	r0, [r7, #12]
 8002b02:	60b9      	str	r1, [r7, #8]
 8002b04:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	6a1b      	ldr	r3, [r3, #32]
 8002b0a:	f023 0210 	bic.w	r2, r3, #16
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	699b      	ldr	r3, [r3, #24]
 8002b16:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6a1b      	ldr	r3, [r3, #32]
 8002b1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002b24:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	031b      	lsls	r3, r3, #12
 8002b2a:	697a      	ldr	r2, [r7, #20]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002b36:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	011b      	lsls	r3, r3, #4
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	697a      	ldr	r2, [r7, #20]
 8002b46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	621a      	str	r2, [r3, #32]
}
 8002b4e:	bf00      	nop
 8002b50:	371c      	adds	r7, #28
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr

08002b5a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b5a:	b480      	push	{r7}
 8002b5c:	b085      	sub	sp, #20
 8002b5e:	af00      	add	r7, sp, #0
 8002b60:	6078      	str	r0, [r7, #4]
 8002b62:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b72:	683a      	ldr	r2, [r7, #0]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	4313      	orrs	r3, r2
 8002b78:	f043 0307 	orr.w	r3, r3, #7
 8002b7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	68fa      	ldr	r2, [r7, #12]
 8002b82:	609a      	str	r2, [r3, #8]
}
 8002b84:	bf00      	nop
 8002b86:	3714      	adds	r7, #20
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr

08002b90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b087      	sub	sp, #28
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	60b9      	str	r1, [r7, #8]
 8002b9a:	607a      	str	r2, [r7, #4]
 8002b9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002baa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	021a      	lsls	r2, r3, #8
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	431a      	orrs	r2, r3
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	697a      	ldr	r2, [r7, #20]
 8002bba:	4313      	orrs	r3, r2
 8002bbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	697a      	ldr	r2, [r7, #20]
 8002bc2:	609a      	str	r2, [r3, #8]
}
 8002bc4:	bf00      	nop
 8002bc6:	371c      	adds	r7, #28
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr

08002bd0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b087      	sub	sp, #28
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	f003 031f 	and.w	r3, r3, #31
 8002be2:	2201      	movs	r2, #1
 8002be4:	fa02 f303 	lsl.w	r3, r2, r3
 8002be8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6a1a      	ldr	r2, [r3, #32]
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	43db      	mvns	r3, r3
 8002bf2:	401a      	ands	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	6a1a      	ldr	r2, [r3, #32]
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	f003 031f 	and.w	r3, r3, #31
 8002c02:	6879      	ldr	r1, [r7, #4]
 8002c04:	fa01 f303 	lsl.w	r3, r1, r3
 8002c08:	431a      	orrs	r2, r3
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	621a      	str	r2, [r3, #32]
}
 8002c0e:	bf00      	nop
 8002c10:	371c      	adds	r7, #28
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
	...

08002c1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
 8002c24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	d101      	bne.n	8002c34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002c30:	2302      	movs	r3, #2
 8002c32:	e050      	b.n	8002cd6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2201      	movs	r2, #1
 8002c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2202      	movs	r2, #2
 8002c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	68fa      	ldr	r2, [r7, #12]
 8002c62:	4313      	orrs	r3, r2
 8002c64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68fa      	ldr	r2, [r7, #12]
 8002c6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a1c      	ldr	r2, [pc, #112]	; (8002ce4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d018      	beq.n	8002caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c80:	d013      	beq.n	8002caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a18      	ldr	r2, [pc, #96]	; (8002ce8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d00e      	beq.n	8002caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a16      	ldr	r2, [pc, #88]	; (8002cec <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d009      	beq.n	8002caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a15      	ldr	r2, [pc, #84]	; (8002cf0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d004      	beq.n	8002caa <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4a13      	ldr	r2, [pc, #76]	; (8002cf4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d10c      	bne.n	8002cc4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002cb0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	68ba      	ldr	r2, [r7, #8]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	68ba      	ldr	r2, [r7, #8]
 8002cc2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3714      	adds	r7, #20
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr
 8002ce2:	bf00      	nop
 8002ce4:	40010000 	.word	0x40010000
 8002ce8:	40000400 	.word	0x40000400
 8002cec:	40000800 	.word	0x40000800
 8002cf0:	40000c00 	.word	0x40000c00
 8002cf4:	40014000 	.word	0x40014000

08002cf8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d101      	bne.n	8002d0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e03f      	b.n	8002d8a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d106      	bne.n	8002d24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f7fe f8ec 	bl	8000efc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2224      	movs	r2, #36	; 0x24
 8002d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	68da      	ldr	r2, [r3, #12]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f000 fcdf 	bl	8003700 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	691a      	ldr	r2, [r3, #16]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	695a      	ldr	r2, [r3, #20]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	68da      	ldr	r2, [r3, #12]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2200      	movs	r2, #0
 8002d76:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2220      	movs	r2, #32
 8002d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2220      	movs	r2, #32
 8002d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002d88:	2300      	movs	r3, #0
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3708      	adds	r7, #8
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b084      	sub	sp, #16
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	60f8      	str	r0, [r7, #12]
 8002d9a:	60b9      	str	r1, [r7, #8]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	2b20      	cmp	r3, #32
 8002daa:	d11d      	bne.n	8002de8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d002      	beq.n	8002db8 <HAL_UART_Receive_IT+0x26>
 8002db2:	88fb      	ldrh	r3, [r7, #6]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d101      	bne.n	8002dbc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002db8:	2301      	movs	r3, #1
 8002dba:	e016      	b.n	8002dea <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d101      	bne.n	8002dca <HAL_UART_Receive_IT+0x38>
 8002dc6:	2302      	movs	r3, #2
 8002dc8:	e00f      	b.n	8002dea <HAL_UART_Receive_IT+0x58>
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002dd8:	88fb      	ldrh	r3, [r7, #6]
 8002dda:	461a      	mov	r2, r3
 8002ddc:	68b9      	ldr	r1, [r7, #8]
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f000 fab6 	bl	8003350 <UART_Start_Receive_IT>
 8002de4:	4603      	mov	r3, r0
 8002de6:	e000      	b.n	8002dea <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002de8:	2302      	movs	r3, #2
  }
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
	...

08002df4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b0ba      	sub	sp, #232	; 0xe8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002e20:	2300      	movs	r3, #0
 8002e22:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002e26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e2a:	f003 030f 	and.w	r3, r3, #15
 8002e2e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002e32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d10f      	bne.n	8002e5a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e3e:	f003 0320 	and.w	r3, r3, #32
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d009      	beq.n	8002e5a <HAL_UART_IRQHandler+0x66>
 8002e46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e4a:	f003 0320 	and.w	r3, r3, #32
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d003      	beq.n	8002e5a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 fb99 	bl	800358a <UART_Receive_IT>
      return;
 8002e58:	e256      	b.n	8003308 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002e5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	f000 80de 	beq.w	8003020 <HAL_UART_IRQHandler+0x22c>
 8002e64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002e68:	f003 0301 	and.w	r3, r3, #1
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d106      	bne.n	8002e7e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002e70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e74:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	f000 80d1 	beq.w	8003020 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002e7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d00b      	beq.n	8002ea2 <HAL_UART_IRQHandler+0xae>
 8002e8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d005      	beq.n	8002ea2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9a:	f043 0201 	orr.w	r2, r3, #1
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002ea6:	f003 0304 	and.w	r3, r3, #4
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d00b      	beq.n	8002ec6 <HAL_UART_IRQHandler+0xd2>
 8002eae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d005      	beq.n	8002ec6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebe:	f043 0202 	orr.w	r2, r3, #2
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002ec6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d00b      	beq.n	8002eea <HAL_UART_IRQHandler+0xf6>
 8002ed2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d005      	beq.n	8002eea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ee2:	f043 0204 	orr.w	r2, r3, #4
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002eee:	f003 0308 	and.w	r3, r3, #8
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d011      	beq.n	8002f1a <HAL_UART_IRQHandler+0x126>
 8002ef6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002efa:	f003 0320 	and.w	r3, r3, #32
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d105      	bne.n	8002f0e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002f02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002f06:	f003 0301 	and.w	r3, r3, #1
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d005      	beq.n	8002f1a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f12:	f043 0208 	orr.w	r2, r3, #8
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	f000 81ed 	beq.w	80032fe <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002f24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002f28:	f003 0320 	and.w	r3, r3, #32
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d008      	beq.n	8002f42 <HAL_UART_IRQHandler+0x14e>
 8002f30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f34:	f003 0320 	and.w	r3, r3, #32
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d002      	beq.n	8002f42 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f000 fb24 	bl	800358a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	695b      	ldr	r3, [r3, #20]
 8002f48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f4c:	2b40      	cmp	r3, #64	; 0x40
 8002f4e:	bf0c      	ite	eq
 8002f50:	2301      	moveq	r3, #1
 8002f52:	2300      	movne	r3, #0
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5e:	f003 0308 	and.w	r3, r3, #8
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d103      	bne.n	8002f6e <HAL_UART_IRQHandler+0x17a>
 8002f66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d04f      	beq.n	800300e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f000 fa2c 	bl	80033cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	695b      	ldr	r3, [r3, #20]
 8002f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f7e:	2b40      	cmp	r3, #64	; 0x40
 8002f80:	d141      	bne.n	8003006 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	3314      	adds	r3, #20
 8002f88:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002f90:	e853 3f00 	ldrex	r3, [r3]
 8002f94:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002f98:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002f9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002fa0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	3314      	adds	r3, #20
 8002faa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002fae:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002fb2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fb6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002fba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002fbe:	e841 2300 	strex	r3, r2, [r1]
 8002fc2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002fc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1d9      	bne.n	8002f82 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d013      	beq.n	8002ffe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fda:	4a7d      	ldr	r2, [pc, #500]	; (80031d0 <HAL_UART_IRQHandler+0x3dc>)
 8002fdc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	f7fe fa6d 	bl	80014c2 <HAL_DMA_Abort_IT>
 8002fe8:	4603      	mov	r3, r0
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d016      	beq.n	800301c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ff2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002ff8:	4610      	mov	r0, r2
 8002ffa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ffc:	e00e      	b.n	800301c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f000 f990 	bl	8003324 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003004:	e00a      	b.n	800301c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 f98c 	bl	8003324 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800300c:	e006      	b.n	800301c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800300e:	6878      	ldr	r0, [r7, #4]
 8003010:	f000 f988 	bl	8003324 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2200      	movs	r2, #0
 8003018:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800301a:	e170      	b.n	80032fe <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800301c:	bf00      	nop
    return;
 800301e:	e16e      	b.n	80032fe <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003024:	2b01      	cmp	r3, #1
 8003026:	f040 814a 	bne.w	80032be <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800302a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800302e:	f003 0310 	and.w	r3, r3, #16
 8003032:	2b00      	cmp	r3, #0
 8003034:	f000 8143 	beq.w	80032be <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003038:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800303c:	f003 0310 	and.w	r3, r3, #16
 8003040:	2b00      	cmp	r3, #0
 8003042:	f000 813c 	beq.w	80032be <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003046:	2300      	movs	r3, #0
 8003048:	60bb      	str	r3, [r7, #8]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	60bb      	str	r3, [r7, #8]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	685b      	ldr	r3, [r3, #4]
 8003058:	60bb      	str	r3, [r7, #8]
 800305a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	695b      	ldr	r3, [r3, #20]
 8003062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003066:	2b40      	cmp	r3, #64	; 0x40
 8003068:	f040 80b4 	bne.w	80031d4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003078:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800307c:	2b00      	cmp	r3, #0
 800307e:	f000 8140 	beq.w	8003302 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003086:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800308a:	429a      	cmp	r2, r3
 800308c:	f080 8139 	bcs.w	8003302 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003096:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800309c:	69db      	ldr	r3, [r3, #28]
 800309e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030a2:	f000 8088 	beq.w	80031b6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	330c      	adds	r3, #12
 80030ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80030b4:	e853 3f00 	ldrex	r3, [r3]
 80030b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80030bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80030c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80030c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	330c      	adds	r3, #12
 80030ce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80030d2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80030d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030da:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80030de:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80030e2:	e841 2300 	strex	r3, r2, [r1]
 80030e6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80030ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d1d9      	bne.n	80030a6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	3314      	adds	r3, #20
 80030f8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80030fc:	e853 3f00 	ldrex	r3, [r3]
 8003100:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003102:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003104:	f023 0301 	bic.w	r3, r3, #1
 8003108:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	3314      	adds	r3, #20
 8003112:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003116:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800311a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800311c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800311e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003122:	e841 2300 	strex	r3, r2, [r1]
 8003126:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003128:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1e1      	bne.n	80030f2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	3314      	adds	r3, #20
 8003134:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003136:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003138:	e853 3f00 	ldrex	r3, [r3]
 800313c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800313e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003140:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003144:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	3314      	adds	r3, #20
 800314e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003152:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003154:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003156:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003158:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800315a:	e841 2300 	strex	r3, r2, [r1]
 800315e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003160:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1e3      	bne.n	800312e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2220      	movs	r2, #32
 800316a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	330c      	adds	r3, #12
 800317a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800317c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800317e:	e853 3f00 	ldrex	r3, [r3]
 8003182:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003184:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003186:	f023 0310 	bic.w	r3, r3, #16
 800318a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	330c      	adds	r3, #12
 8003194:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003198:	65ba      	str	r2, [r7, #88]	; 0x58
 800319a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800319c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800319e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80031a0:	e841 2300 	strex	r3, r2, [r1]
 80031a4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80031a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d1e3      	bne.n	8003174 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031b0:	4618      	mov	r0, r3
 80031b2:	f7fe f916 	bl	80013e2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80031be:	b29b      	uxth	r3, r3
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	4619      	mov	r1, r3
 80031c6:	6878      	ldr	r0, [r7, #4]
 80031c8:	f000 f8b6 	bl	8003338 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80031cc:	e099      	b.n	8003302 <HAL_UART_IRQHandler+0x50e>
 80031ce:	bf00      	nop
 80031d0:	08003493 	.word	0x08003493
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80031dc:	b29b      	uxth	r3, r3
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	f000 808b 	beq.w	8003306 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80031f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	f000 8086 	beq.w	8003306 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	330c      	adds	r3, #12
 8003200:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003204:	e853 3f00 	ldrex	r3, [r3]
 8003208:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800320a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800320c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003210:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	330c      	adds	r3, #12
 800321a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800321e:	647a      	str	r2, [r7, #68]	; 0x44
 8003220:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003222:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003224:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003226:	e841 2300 	strex	r3, r2, [r1]
 800322a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800322c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800322e:	2b00      	cmp	r3, #0
 8003230:	d1e3      	bne.n	80031fa <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	3314      	adds	r3, #20
 8003238:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800323a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800323c:	e853 3f00 	ldrex	r3, [r3]
 8003240:	623b      	str	r3, [r7, #32]
   return(result);
 8003242:	6a3b      	ldr	r3, [r7, #32]
 8003244:	f023 0301 	bic.w	r3, r3, #1
 8003248:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	3314      	adds	r3, #20
 8003252:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003256:	633a      	str	r2, [r7, #48]	; 0x30
 8003258:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800325a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800325c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800325e:	e841 2300 	strex	r3, r2, [r1]
 8003262:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003266:	2b00      	cmp	r3, #0
 8003268:	d1e3      	bne.n	8003232 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2220      	movs	r2, #32
 800326e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	330c      	adds	r3, #12
 800327e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	e853 3f00 	ldrex	r3, [r3]
 8003286:	60fb      	str	r3, [r7, #12]
   return(result);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f023 0310 	bic.w	r3, r3, #16
 800328e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	330c      	adds	r3, #12
 8003298:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800329c:	61fa      	str	r2, [r7, #28]
 800329e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032a0:	69b9      	ldr	r1, [r7, #24]
 80032a2:	69fa      	ldr	r2, [r7, #28]
 80032a4:	e841 2300 	strex	r3, r2, [r1]
 80032a8:	617b      	str	r3, [r7, #20]
   return(result);
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d1e3      	bne.n	8003278 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80032b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80032b4:	4619      	mov	r1, r3
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f000 f83e 	bl	8003338 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80032bc:	e023      	b.n	8003306 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80032be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d009      	beq.n	80032de <HAL_UART_IRQHandler+0x4ea>
 80032ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80032ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d003      	beq.n	80032de <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f000 f8ef 	bl	80034ba <UART_Transmit_IT>
    return;
 80032dc:	e014      	b.n	8003308 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80032de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80032e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d00e      	beq.n	8003308 <HAL_UART_IRQHandler+0x514>
 80032ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80032ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d008      	beq.n	8003308 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f000 f92f 	bl	800355a <UART_EndTransmit_IT>
    return;
 80032fc:	e004      	b.n	8003308 <HAL_UART_IRQHandler+0x514>
    return;
 80032fe:	bf00      	nop
 8003300:	e002      	b.n	8003308 <HAL_UART_IRQHandler+0x514>
      return;
 8003302:	bf00      	nop
 8003304:	e000      	b.n	8003308 <HAL_UART_IRQHandler+0x514>
      return;
 8003306:	bf00      	nop
  }
}
 8003308:	37e8      	adds	r7, #232	; 0xe8
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop

08003310 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800332c:	bf00      	nop
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	460b      	mov	r3, r1
 8003342:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003344:	bf00      	nop
 8003346:	370c      	adds	r7, #12
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	4613      	mov	r3, r2
 800335c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	68ba      	ldr	r2, [r7, #8]
 8003362:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	88fa      	ldrh	r2, [r7, #6]
 8003368:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	88fa      	ldrh	r2, [r7, #6]
 800336e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	2222      	movs	r2, #34	; 0x22
 800337a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	691b      	ldr	r3, [r3, #16]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d007      	beq.n	800339e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	68da      	ldr	r2, [r3, #12]
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800339c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	695a      	ldr	r2, [r3, #20]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f042 0201 	orr.w	r2, r2, #1
 80033ac:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68da      	ldr	r2, [r3, #12]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f042 0220 	orr.w	r2, r2, #32
 80033bc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3714      	adds	r7, #20
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b095      	sub	sp, #84	; 0x54
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	330c      	adds	r3, #12
 80033da:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033de:	e853 3f00 	ldrex	r3, [r3]
 80033e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80033e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033e6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80033ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	330c      	adds	r3, #12
 80033f2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80033f4:	643a      	str	r2, [r7, #64]	; 0x40
 80033f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033f8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80033fa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80033fc:	e841 2300 	strex	r3, r2, [r1]
 8003400:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003404:	2b00      	cmp	r3, #0
 8003406:	d1e5      	bne.n	80033d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	3314      	adds	r3, #20
 800340e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003410:	6a3b      	ldr	r3, [r7, #32]
 8003412:	e853 3f00 	ldrex	r3, [r3]
 8003416:	61fb      	str	r3, [r7, #28]
   return(result);
 8003418:	69fb      	ldr	r3, [r7, #28]
 800341a:	f023 0301 	bic.w	r3, r3, #1
 800341e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	3314      	adds	r3, #20
 8003426:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003428:	62fa      	str	r2, [r7, #44]	; 0x2c
 800342a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800342c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800342e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003430:	e841 2300 	strex	r3, r2, [r1]
 8003434:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003438:	2b00      	cmp	r3, #0
 800343a:	d1e5      	bne.n	8003408 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003440:	2b01      	cmp	r3, #1
 8003442:	d119      	bne.n	8003478 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	330c      	adds	r3, #12
 800344a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	e853 3f00 	ldrex	r3, [r3]
 8003452:	60bb      	str	r3, [r7, #8]
   return(result);
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	f023 0310 	bic.w	r3, r3, #16
 800345a:	647b      	str	r3, [r7, #68]	; 0x44
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	330c      	adds	r3, #12
 8003462:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003464:	61ba      	str	r2, [r7, #24]
 8003466:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003468:	6979      	ldr	r1, [r7, #20]
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	e841 2300 	strex	r3, r2, [r1]
 8003470:	613b      	str	r3, [r7, #16]
   return(result);
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d1e5      	bne.n	8003444 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2220      	movs	r2, #32
 800347c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2200      	movs	r2, #0
 8003484:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003486:	bf00      	nop
 8003488:	3754      	adds	r7, #84	; 0x54
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr

08003492 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b084      	sub	sp, #16
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800349e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	2200      	movs	r2, #0
 80034a4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2200      	movs	r2, #0
 80034aa:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80034ac:	68f8      	ldr	r0, [r7, #12]
 80034ae:	f7ff ff39 	bl	8003324 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80034b2:	bf00      	nop
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80034ba:	b480      	push	{r7}
 80034bc:	b085      	sub	sp, #20
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	2b21      	cmp	r3, #33	; 0x21
 80034cc:	d13e      	bne.n	800354c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034d6:	d114      	bne.n	8003502 <UART_Transmit_IT+0x48>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	691b      	ldr	r3, [r3, #16]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d110      	bne.n	8003502 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6a1b      	ldr	r3, [r3, #32]
 80034e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	881b      	ldrh	r3, [r3, #0]
 80034ea:	461a      	mov	r2, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034f4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	1c9a      	adds	r2, r3, #2
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	621a      	str	r2, [r3, #32]
 8003500:	e008      	b.n	8003514 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a1b      	ldr	r3, [r3, #32]
 8003506:	1c59      	adds	r1, r3, #1
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	6211      	str	r1, [r2, #32]
 800350c:	781a      	ldrb	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003518:	b29b      	uxth	r3, r3
 800351a:	3b01      	subs	r3, #1
 800351c:	b29b      	uxth	r3, r3
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	4619      	mov	r1, r3
 8003522:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003524:	2b00      	cmp	r3, #0
 8003526:	d10f      	bne.n	8003548 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68da      	ldr	r2, [r3, #12]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003536:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	68da      	ldr	r2, [r3, #12]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003546:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003548:	2300      	movs	r3, #0
 800354a:	e000      	b.n	800354e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800354c:	2302      	movs	r3, #2
  }
}
 800354e:	4618      	mov	r0, r3
 8003550:	3714      	adds	r7, #20
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr

0800355a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800355a:	b580      	push	{r7, lr}
 800355c:	b082      	sub	sp, #8
 800355e:	af00      	add	r7, sp, #0
 8003560:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68da      	ldr	r2, [r3, #12]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003570:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2220      	movs	r2, #32
 8003576:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f7ff fec8 	bl	8003310 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3708      	adds	r7, #8
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b08c      	sub	sp, #48	; 0x30
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b22      	cmp	r3, #34	; 0x22
 800359c:	f040 80ab 	bne.w	80036f6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035a8:	d117      	bne.n	80035da <UART_Receive_IT+0x50>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	691b      	ldr	r3, [r3, #16]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d113      	bne.n	80035da <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80035b2:	2300      	movs	r3, #0
 80035b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ba:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	b29b      	uxth	r3, r3
 80035c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035c8:	b29a      	uxth	r2, r3
 80035ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035cc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035d2:	1c9a      	adds	r2, r3, #2
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	629a      	str	r2, [r3, #40]	; 0x28
 80035d8:	e026      	b.n	8003628 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035de:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80035e0:	2300      	movs	r3, #0
 80035e2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035ec:	d007      	beq.n	80035fe <UART_Receive_IT+0x74>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d10a      	bne.n	800360c <UART_Receive_IT+0x82>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d106      	bne.n	800360c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	b2da      	uxtb	r2, r3
 8003606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003608:	701a      	strb	r2, [r3, #0]
 800360a:	e008      	b.n	800361e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	b2db      	uxtb	r3, r3
 8003614:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003618:	b2da      	uxtb	r2, r3
 800361a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800361c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003622:	1c5a      	adds	r2, r3, #1
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800362c:	b29b      	uxth	r3, r3
 800362e:	3b01      	subs	r3, #1
 8003630:	b29b      	uxth	r3, r3
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	4619      	mov	r1, r3
 8003636:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003638:	2b00      	cmp	r3, #0
 800363a:	d15a      	bne.n	80036f2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	68da      	ldr	r2, [r3, #12]
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f022 0220 	bic.w	r2, r2, #32
 800364a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	68da      	ldr	r2, [r3, #12]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800365a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	695a      	ldr	r2, [r3, #20]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f022 0201 	bic.w	r2, r2, #1
 800366a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2220      	movs	r2, #32
 8003670:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003678:	2b01      	cmp	r3, #1
 800367a:	d135      	bne.n	80036e8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	330c      	adds	r3, #12
 8003688:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	e853 3f00 	ldrex	r3, [r3]
 8003690:	613b      	str	r3, [r7, #16]
   return(result);
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	f023 0310 	bic.w	r3, r3, #16
 8003698:	627b      	str	r3, [r7, #36]	; 0x24
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	330c      	adds	r3, #12
 80036a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036a2:	623a      	str	r2, [r7, #32]
 80036a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036a6:	69f9      	ldr	r1, [r7, #28]
 80036a8:	6a3a      	ldr	r2, [r7, #32]
 80036aa:	e841 2300 	strex	r3, r2, [r1]
 80036ae:	61bb      	str	r3, [r7, #24]
   return(result);
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d1e5      	bne.n	8003682 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0310 	and.w	r3, r3, #16
 80036c0:	2b10      	cmp	r3, #16
 80036c2:	d10a      	bne.n	80036da <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80036c4:	2300      	movs	r3, #0
 80036c6:	60fb      	str	r3, [r7, #12]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	60fb      	str	r3, [r7, #12]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	60fb      	str	r3, [r7, #12]
 80036d8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80036de:	4619      	mov	r1, r3
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f7ff fe29 	bl	8003338 <HAL_UARTEx_RxEventCallback>
 80036e6:	e002      	b.n	80036ee <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f7fd fa2d 	bl	8000b48 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80036ee:	2300      	movs	r3, #0
 80036f0:	e002      	b.n	80036f8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80036f2:	2300      	movs	r3, #0
 80036f4:	e000      	b.n	80036f8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80036f6:	2302      	movs	r3, #2
  }
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3730      	adds	r7, #48	; 0x30
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003700:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003704:	b0c0      	sub	sp, #256	; 0x100
 8003706:	af00      	add	r7, sp, #0
 8003708:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800370c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	691b      	ldr	r3, [r3, #16]
 8003714:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800371c:	68d9      	ldr	r1, [r3, #12]
 800371e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	ea40 0301 	orr.w	r3, r0, r1
 8003728:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800372a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800372e:	689a      	ldr	r2, [r3, #8]
 8003730:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003734:	691b      	ldr	r3, [r3, #16]
 8003736:	431a      	orrs	r2, r3
 8003738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800373c:	695b      	ldr	r3, [r3, #20]
 800373e:	431a      	orrs	r2, r3
 8003740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003744:	69db      	ldr	r3, [r3, #28]
 8003746:	4313      	orrs	r3, r2
 8003748:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800374c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003758:	f021 010c 	bic.w	r1, r1, #12
 800375c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003766:	430b      	orrs	r3, r1
 8003768:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800376a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	695b      	ldr	r3, [r3, #20]
 8003772:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003776:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800377a:	6999      	ldr	r1, [r3, #24]
 800377c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	ea40 0301 	orr.w	r3, r0, r1
 8003786:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	4b8f      	ldr	r3, [pc, #572]	; (80039cc <UART_SetConfig+0x2cc>)
 8003790:	429a      	cmp	r2, r3
 8003792:	d005      	beq.n	80037a0 <UART_SetConfig+0xa0>
 8003794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	4b8d      	ldr	r3, [pc, #564]	; (80039d0 <UART_SetConfig+0x2d0>)
 800379c:	429a      	cmp	r2, r3
 800379e:	d104      	bne.n	80037aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80037a0:	f7fe fc7a 	bl	8002098 <HAL_RCC_GetPCLK2Freq>
 80037a4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80037a8:	e003      	b.n	80037b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80037aa:	f7fe fc61 	bl	8002070 <HAL_RCC_GetPCLK1Freq>
 80037ae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037b6:	69db      	ldr	r3, [r3, #28]
 80037b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037bc:	f040 810c 	bne.w	80039d8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80037c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037c4:	2200      	movs	r2, #0
 80037c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80037ca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80037ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80037d2:	4622      	mov	r2, r4
 80037d4:	462b      	mov	r3, r5
 80037d6:	1891      	adds	r1, r2, r2
 80037d8:	65b9      	str	r1, [r7, #88]	; 0x58
 80037da:	415b      	adcs	r3, r3
 80037dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80037de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80037e2:	4621      	mov	r1, r4
 80037e4:	eb12 0801 	adds.w	r8, r2, r1
 80037e8:	4629      	mov	r1, r5
 80037ea:	eb43 0901 	adc.w	r9, r3, r1
 80037ee:	f04f 0200 	mov.w	r2, #0
 80037f2:	f04f 0300 	mov.w	r3, #0
 80037f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80037fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80037fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003802:	4690      	mov	r8, r2
 8003804:	4699      	mov	r9, r3
 8003806:	4623      	mov	r3, r4
 8003808:	eb18 0303 	adds.w	r3, r8, r3
 800380c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003810:	462b      	mov	r3, r5
 8003812:	eb49 0303 	adc.w	r3, r9, r3
 8003816:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800381a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003826:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800382a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800382e:	460b      	mov	r3, r1
 8003830:	18db      	adds	r3, r3, r3
 8003832:	653b      	str	r3, [r7, #80]	; 0x50
 8003834:	4613      	mov	r3, r2
 8003836:	eb42 0303 	adc.w	r3, r2, r3
 800383a:	657b      	str	r3, [r7, #84]	; 0x54
 800383c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003840:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003844:	f7fc fd24 	bl	8000290 <__aeabi_uldivmod>
 8003848:	4602      	mov	r2, r0
 800384a:	460b      	mov	r3, r1
 800384c:	4b61      	ldr	r3, [pc, #388]	; (80039d4 <UART_SetConfig+0x2d4>)
 800384e:	fba3 2302 	umull	r2, r3, r3, r2
 8003852:	095b      	lsrs	r3, r3, #5
 8003854:	011c      	lsls	r4, r3, #4
 8003856:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800385a:	2200      	movs	r2, #0
 800385c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003860:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003864:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003868:	4642      	mov	r2, r8
 800386a:	464b      	mov	r3, r9
 800386c:	1891      	adds	r1, r2, r2
 800386e:	64b9      	str	r1, [r7, #72]	; 0x48
 8003870:	415b      	adcs	r3, r3
 8003872:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003874:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003878:	4641      	mov	r1, r8
 800387a:	eb12 0a01 	adds.w	sl, r2, r1
 800387e:	4649      	mov	r1, r9
 8003880:	eb43 0b01 	adc.w	fp, r3, r1
 8003884:	f04f 0200 	mov.w	r2, #0
 8003888:	f04f 0300 	mov.w	r3, #0
 800388c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003890:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003894:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003898:	4692      	mov	sl, r2
 800389a:	469b      	mov	fp, r3
 800389c:	4643      	mov	r3, r8
 800389e:	eb1a 0303 	adds.w	r3, sl, r3
 80038a2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80038a6:	464b      	mov	r3, r9
 80038a8:	eb4b 0303 	adc.w	r3, fp, r3
 80038ac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80038b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80038bc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80038c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80038c4:	460b      	mov	r3, r1
 80038c6:	18db      	adds	r3, r3, r3
 80038c8:	643b      	str	r3, [r7, #64]	; 0x40
 80038ca:	4613      	mov	r3, r2
 80038cc:	eb42 0303 	adc.w	r3, r2, r3
 80038d0:	647b      	str	r3, [r7, #68]	; 0x44
 80038d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80038d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80038da:	f7fc fcd9 	bl	8000290 <__aeabi_uldivmod>
 80038de:	4602      	mov	r2, r0
 80038e0:	460b      	mov	r3, r1
 80038e2:	4611      	mov	r1, r2
 80038e4:	4b3b      	ldr	r3, [pc, #236]	; (80039d4 <UART_SetConfig+0x2d4>)
 80038e6:	fba3 2301 	umull	r2, r3, r3, r1
 80038ea:	095b      	lsrs	r3, r3, #5
 80038ec:	2264      	movs	r2, #100	; 0x64
 80038ee:	fb02 f303 	mul.w	r3, r2, r3
 80038f2:	1acb      	subs	r3, r1, r3
 80038f4:	00db      	lsls	r3, r3, #3
 80038f6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80038fa:	4b36      	ldr	r3, [pc, #216]	; (80039d4 <UART_SetConfig+0x2d4>)
 80038fc:	fba3 2302 	umull	r2, r3, r3, r2
 8003900:	095b      	lsrs	r3, r3, #5
 8003902:	005b      	lsls	r3, r3, #1
 8003904:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003908:	441c      	add	r4, r3
 800390a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800390e:	2200      	movs	r2, #0
 8003910:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003914:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003918:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800391c:	4642      	mov	r2, r8
 800391e:	464b      	mov	r3, r9
 8003920:	1891      	adds	r1, r2, r2
 8003922:	63b9      	str	r1, [r7, #56]	; 0x38
 8003924:	415b      	adcs	r3, r3
 8003926:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003928:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800392c:	4641      	mov	r1, r8
 800392e:	1851      	adds	r1, r2, r1
 8003930:	6339      	str	r1, [r7, #48]	; 0x30
 8003932:	4649      	mov	r1, r9
 8003934:	414b      	adcs	r3, r1
 8003936:	637b      	str	r3, [r7, #52]	; 0x34
 8003938:	f04f 0200 	mov.w	r2, #0
 800393c:	f04f 0300 	mov.w	r3, #0
 8003940:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003944:	4659      	mov	r1, fp
 8003946:	00cb      	lsls	r3, r1, #3
 8003948:	4651      	mov	r1, sl
 800394a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800394e:	4651      	mov	r1, sl
 8003950:	00ca      	lsls	r2, r1, #3
 8003952:	4610      	mov	r0, r2
 8003954:	4619      	mov	r1, r3
 8003956:	4603      	mov	r3, r0
 8003958:	4642      	mov	r2, r8
 800395a:	189b      	adds	r3, r3, r2
 800395c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003960:	464b      	mov	r3, r9
 8003962:	460a      	mov	r2, r1
 8003964:	eb42 0303 	adc.w	r3, r2, r3
 8003968:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800396c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003978:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800397c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003980:	460b      	mov	r3, r1
 8003982:	18db      	adds	r3, r3, r3
 8003984:	62bb      	str	r3, [r7, #40]	; 0x28
 8003986:	4613      	mov	r3, r2
 8003988:	eb42 0303 	adc.w	r3, r2, r3
 800398c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800398e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003992:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003996:	f7fc fc7b 	bl	8000290 <__aeabi_uldivmod>
 800399a:	4602      	mov	r2, r0
 800399c:	460b      	mov	r3, r1
 800399e:	4b0d      	ldr	r3, [pc, #52]	; (80039d4 <UART_SetConfig+0x2d4>)
 80039a0:	fba3 1302 	umull	r1, r3, r3, r2
 80039a4:	095b      	lsrs	r3, r3, #5
 80039a6:	2164      	movs	r1, #100	; 0x64
 80039a8:	fb01 f303 	mul.w	r3, r1, r3
 80039ac:	1ad3      	subs	r3, r2, r3
 80039ae:	00db      	lsls	r3, r3, #3
 80039b0:	3332      	adds	r3, #50	; 0x32
 80039b2:	4a08      	ldr	r2, [pc, #32]	; (80039d4 <UART_SetConfig+0x2d4>)
 80039b4:	fba2 2303 	umull	r2, r3, r2, r3
 80039b8:	095b      	lsrs	r3, r3, #5
 80039ba:	f003 0207 	and.w	r2, r3, #7
 80039be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4422      	add	r2, r4
 80039c6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80039c8:	e105      	b.n	8003bd6 <UART_SetConfig+0x4d6>
 80039ca:	bf00      	nop
 80039cc:	40011000 	.word	0x40011000
 80039d0:	40011400 	.word	0x40011400
 80039d4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80039d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039dc:	2200      	movs	r2, #0
 80039de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80039e2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80039e6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80039ea:	4642      	mov	r2, r8
 80039ec:	464b      	mov	r3, r9
 80039ee:	1891      	adds	r1, r2, r2
 80039f0:	6239      	str	r1, [r7, #32]
 80039f2:	415b      	adcs	r3, r3
 80039f4:	627b      	str	r3, [r7, #36]	; 0x24
 80039f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80039fa:	4641      	mov	r1, r8
 80039fc:	1854      	adds	r4, r2, r1
 80039fe:	4649      	mov	r1, r9
 8003a00:	eb43 0501 	adc.w	r5, r3, r1
 8003a04:	f04f 0200 	mov.w	r2, #0
 8003a08:	f04f 0300 	mov.w	r3, #0
 8003a0c:	00eb      	lsls	r3, r5, #3
 8003a0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a12:	00e2      	lsls	r2, r4, #3
 8003a14:	4614      	mov	r4, r2
 8003a16:	461d      	mov	r5, r3
 8003a18:	4643      	mov	r3, r8
 8003a1a:	18e3      	adds	r3, r4, r3
 8003a1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003a20:	464b      	mov	r3, r9
 8003a22:	eb45 0303 	adc.w	r3, r5, r3
 8003a26:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003a2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	2200      	movs	r2, #0
 8003a32:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003a36:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003a3a:	f04f 0200 	mov.w	r2, #0
 8003a3e:	f04f 0300 	mov.w	r3, #0
 8003a42:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003a46:	4629      	mov	r1, r5
 8003a48:	008b      	lsls	r3, r1, #2
 8003a4a:	4621      	mov	r1, r4
 8003a4c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a50:	4621      	mov	r1, r4
 8003a52:	008a      	lsls	r2, r1, #2
 8003a54:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003a58:	f7fc fc1a 	bl	8000290 <__aeabi_uldivmod>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	460b      	mov	r3, r1
 8003a60:	4b60      	ldr	r3, [pc, #384]	; (8003be4 <UART_SetConfig+0x4e4>)
 8003a62:	fba3 2302 	umull	r2, r3, r3, r2
 8003a66:	095b      	lsrs	r3, r3, #5
 8003a68:	011c      	lsls	r4, r3, #4
 8003a6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003a74:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003a78:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003a7c:	4642      	mov	r2, r8
 8003a7e:	464b      	mov	r3, r9
 8003a80:	1891      	adds	r1, r2, r2
 8003a82:	61b9      	str	r1, [r7, #24]
 8003a84:	415b      	adcs	r3, r3
 8003a86:	61fb      	str	r3, [r7, #28]
 8003a88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a8c:	4641      	mov	r1, r8
 8003a8e:	1851      	adds	r1, r2, r1
 8003a90:	6139      	str	r1, [r7, #16]
 8003a92:	4649      	mov	r1, r9
 8003a94:	414b      	adcs	r3, r1
 8003a96:	617b      	str	r3, [r7, #20]
 8003a98:	f04f 0200 	mov.w	r2, #0
 8003a9c:	f04f 0300 	mov.w	r3, #0
 8003aa0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003aa4:	4659      	mov	r1, fp
 8003aa6:	00cb      	lsls	r3, r1, #3
 8003aa8:	4651      	mov	r1, sl
 8003aaa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003aae:	4651      	mov	r1, sl
 8003ab0:	00ca      	lsls	r2, r1, #3
 8003ab2:	4610      	mov	r0, r2
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	4642      	mov	r2, r8
 8003aba:	189b      	adds	r3, r3, r2
 8003abc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003ac0:	464b      	mov	r3, r9
 8003ac2:	460a      	mov	r2, r1
 8003ac4:	eb42 0303 	adc.w	r3, r2, r3
 8003ac8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	67bb      	str	r3, [r7, #120]	; 0x78
 8003ad6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003ad8:	f04f 0200 	mov.w	r2, #0
 8003adc:	f04f 0300 	mov.w	r3, #0
 8003ae0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003ae4:	4649      	mov	r1, r9
 8003ae6:	008b      	lsls	r3, r1, #2
 8003ae8:	4641      	mov	r1, r8
 8003aea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003aee:	4641      	mov	r1, r8
 8003af0:	008a      	lsls	r2, r1, #2
 8003af2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003af6:	f7fc fbcb 	bl	8000290 <__aeabi_uldivmod>
 8003afa:	4602      	mov	r2, r0
 8003afc:	460b      	mov	r3, r1
 8003afe:	4b39      	ldr	r3, [pc, #228]	; (8003be4 <UART_SetConfig+0x4e4>)
 8003b00:	fba3 1302 	umull	r1, r3, r3, r2
 8003b04:	095b      	lsrs	r3, r3, #5
 8003b06:	2164      	movs	r1, #100	; 0x64
 8003b08:	fb01 f303 	mul.w	r3, r1, r3
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	011b      	lsls	r3, r3, #4
 8003b10:	3332      	adds	r3, #50	; 0x32
 8003b12:	4a34      	ldr	r2, [pc, #208]	; (8003be4 <UART_SetConfig+0x4e4>)
 8003b14:	fba2 2303 	umull	r2, r3, r2, r3
 8003b18:	095b      	lsrs	r3, r3, #5
 8003b1a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b1e:	441c      	add	r4, r3
 8003b20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b24:	2200      	movs	r2, #0
 8003b26:	673b      	str	r3, [r7, #112]	; 0x70
 8003b28:	677a      	str	r2, [r7, #116]	; 0x74
 8003b2a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003b2e:	4642      	mov	r2, r8
 8003b30:	464b      	mov	r3, r9
 8003b32:	1891      	adds	r1, r2, r2
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	415b      	adcs	r3, r3
 8003b38:	60fb      	str	r3, [r7, #12]
 8003b3a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b3e:	4641      	mov	r1, r8
 8003b40:	1851      	adds	r1, r2, r1
 8003b42:	6039      	str	r1, [r7, #0]
 8003b44:	4649      	mov	r1, r9
 8003b46:	414b      	adcs	r3, r1
 8003b48:	607b      	str	r3, [r7, #4]
 8003b4a:	f04f 0200 	mov.w	r2, #0
 8003b4e:	f04f 0300 	mov.w	r3, #0
 8003b52:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003b56:	4659      	mov	r1, fp
 8003b58:	00cb      	lsls	r3, r1, #3
 8003b5a:	4651      	mov	r1, sl
 8003b5c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b60:	4651      	mov	r1, sl
 8003b62:	00ca      	lsls	r2, r1, #3
 8003b64:	4610      	mov	r0, r2
 8003b66:	4619      	mov	r1, r3
 8003b68:	4603      	mov	r3, r0
 8003b6a:	4642      	mov	r2, r8
 8003b6c:	189b      	adds	r3, r3, r2
 8003b6e:	66bb      	str	r3, [r7, #104]	; 0x68
 8003b70:	464b      	mov	r3, r9
 8003b72:	460a      	mov	r2, r1
 8003b74:	eb42 0303 	adc.w	r3, r2, r3
 8003b78:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003b7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	663b      	str	r3, [r7, #96]	; 0x60
 8003b84:	667a      	str	r2, [r7, #100]	; 0x64
 8003b86:	f04f 0200 	mov.w	r2, #0
 8003b8a:	f04f 0300 	mov.w	r3, #0
 8003b8e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003b92:	4649      	mov	r1, r9
 8003b94:	008b      	lsls	r3, r1, #2
 8003b96:	4641      	mov	r1, r8
 8003b98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b9c:	4641      	mov	r1, r8
 8003b9e:	008a      	lsls	r2, r1, #2
 8003ba0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003ba4:	f7fc fb74 	bl	8000290 <__aeabi_uldivmod>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	460b      	mov	r3, r1
 8003bac:	4b0d      	ldr	r3, [pc, #52]	; (8003be4 <UART_SetConfig+0x4e4>)
 8003bae:	fba3 1302 	umull	r1, r3, r3, r2
 8003bb2:	095b      	lsrs	r3, r3, #5
 8003bb4:	2164      	movs	r1, #100	; 0x64
 8003bb6:	fb01 f303 	mul.w	r3, r1, r3
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	011b      	lsls	r3, r3, #4
 8003bbe:	3332      	adds	r3, #50	; 0x32
 8003bc0:	4a08      	ldr	r2, [pc, #32]	; (8003be4 <UART_SetConfig+0x4e4>)
 8003bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bc6:	095b      	lsrs	r3, r3, #5
 8003bc8:	f003 020f 	and.w	r2, r3, #15
 8003bcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4422      	add	r2, r4
 8003bd4:	609a      	str	r2, [r3, #8]
}
 8003bd6:	bf00      	nop
 8003bd8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003be2:	bf00      	nop
 8003be4:	51eb851f 	.word	0x51eb851f

08003be8 <__NVIC_SetPriority>:
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	4603      	mov	r3, r0
 8003bf0:	6039      	str	r1, [r7, #0]
 8003bf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	db0a      	blt.n	8003c12 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	b2da      	uxtb	r2, r3
 8003c00:	490c      	ldr	r1, [pc, #48]	; (8003c34 <__NVIC_SetPriority+0x4c>)
 8003c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c06:	0112      	lsls	r2, r2, #4
 8003c08:	b2d2      	uxtb	r2, r2
 8003c0a:	440b      	add	r3, r1
 8003c0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003c10:	e00a      	b.n	8003c28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	b2da      	uxtb	r2, r3
 8003c16:	4908      	ldr	r1, [pc, #32]	; (8003c38 <__NVIC_SetPriority+0x50>)
 8003c18:	79fb      	ldrb	r3, [r7, #7]
 8003c1a:	f003 030f 	and.w	r3, r3, #15
 8003c1e:	3b04      	subs	r3, #4
 8003c20:	0112      	lsls	r2, r2, #4
 8003c22:	b2d2      	uxtb	r2, r2
 8003c24:	440b      	add	r3, r1
 8003c26:	761a      	strb	r2, [r3, #24]
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr
 8003c34:	e000e100 	.word	0xe000e100
 8003c38:	e000ed00 	.word	0xe000ed00

08003c3c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003c40:	2100      	movs	r1, #0
 8003c42:	f06f 0004 	mvn.w	r0, #4
 8003c46:	f7ff ffcf 	bl	8003be8 <__NVIC_SetPriority>
#endif
}
 8003c4a:	bf00      	nop
 8003c4c:	bd80      	pop	{r7, pc}
	...

08003c50 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c56:	f3ef 8305 	mrs	r3, IPSR
 8003c5a:	603b      	str	r3, [r7, #0]
  return(result);
 8003c5c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d003      	beq.n	8003c6a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003c62:	f06f 0305 	mvn.w	r3, #5
 8003c66:	607b      	str	r3, [r7, #4]
 8003c68:	e00c      	b.n	8003c84 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003c6a:	4b0a      	ldr	r3, [pc, #40]	; (8003c94 <osKernelInitialize+0x44>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d105      	bne.n	8003c7e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8003c72:	4b08      	ldr	r3, [pc, #32]	; (8003c94 <osKernelInitialize+0x44>)
 8003c74:	2201      	movs	r2, #1
 8003c76:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	607b      	str	r3, [r7, #4]
 8003c7c:	e002      	b.n	8003c84 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8003c7e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c82:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003c84:	687b      	ldr	r3, [r7, #4]
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	370c      	adds	r7, #12
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	20000188 	.word	0x20000188

08003c98 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003c9e:	f3ef 8305 	mrs	r3, IPSR
 8003ca2:	603b      	str	r3, [r7, #0]
  return(result);
 8003ca4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d003      	beq.n	8003cb2 <osKernelStart+0x1a>
    stat = osErrorISR;
 8003caa:	f06f 0305 	mvn.w	r3, #5
 8003cae:	607b      	str	r3, [r7, #4]
 8003cb0:	e010      	b.n	8003cd4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8003cb2:	4b0b      	ldr	r3, [pc, #44]	; (8003ce0 <osKernelStart+0x48>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d109      	bne.n	8003cce <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8003cba:	f7ff ffbf 	bl	8003c3c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003cbe:	4b08      	ldr	r3, [pc, #32]	; (8003ce0 <osKernelStart+0x48>)
 8003cc0:	2202      	movs	r2, #2
 8003cc2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003cc4:	f002 f8e0 	bl	8005e88 <vTaskStartScheduler>
      stat = osOK;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	607b      	str	r3, [r7, #4]
 8003ccc:	e002      	b.n	8003cd4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003cce:	f04f 33ff 	mov.w	r3, #4294967295
 8003cd2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003cd4:	687b      	ldr	r3, [r7, #4]
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3708      	adds	r7, #8
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	bf00      	nop
 8003ce0:	20000188 	.word	0x20000188

08003ce4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	b08e      	sub	sp, #56	; 0x38
 8003ce8:	af04      	add	r7, sp, #16
 8003cea:	60f8      	str	r0, [r7, #12]
 8003cec:	60b9      	str	r1, [r7, #8]
 8003cee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003cf4:	f3ef 8305 	mrs	r3, IPSR
 8003cf8:	617b      	str	r3, [r7, #20]
  return(result);
 8003cfa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d17e      	bne.n	8003dfe <osThreadNew+0x11a>
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d07b      	beq.n	8003dfe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003d06:	2380      	movs	r3, #128	; 0x80
 8003d08:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003d0a:	2318      	movs	r3, #24
 8003d0c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8003d12:	f04f 33ff 	mov.w	r3, #4294967295
 8003d16:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d045      	beq.n	8003daa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d002      	beq.n	8003d2c <osThreadNew+0x48>
        name = attr->name;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	699b      	ldr	r3, [r3, #24]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d002      	beq.n	8003d3a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	699b      	ldr	r3, [r3, #24]
 8003d38:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d008      	beq.n	8003d52 <osThreadNew+0x6e>
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	2b38      	cmp	r3, #56	; 0x38
 8003d44:	d805      	bhi.n	8003d52 <osThreadNew+0x6e>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f003 0301 	and.w	r3, r3, #1
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d001      	beq.n	8003d56 <osThreadNew+0x72>
        return (NULL);
 8003d52:	2300      	movs	r3, #0
 8003d54:	e054      	b.n	8003e00 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	695b      	ldr	r3, [r3, #20]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d003      	beq.n	8003d66 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	695b      	ldr	r3, [r3, #20]
 8003d62:	089b      	lsrs	r3, r3, #2
 8003d64:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00e      	beq.n	8003d8c <osThreadNew+0xa8>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	2b5b      	cmp	r3, #91	; 0x5b
 8003d74:	d90a      	bls.n	8003d8c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d006      	beq.n	8003d8c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d002      	beq.n	8003d8c <osThreadNew+0xa8>
        mem = 1;
 8003d86:	2301      	movs	r3, #1
 8003d88:	61bb      	str	r3, [r7, #24]
 8003d8a:	e010      	b.n	8003dae <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d10c      	bne.n	8003dae <osThreadNew+0xca>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d108      	bne.n	8003dae <osThreadNew+0xca>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d104      	bne.n	8003dae <osThreadNew+0xca>
          mem = 0;
 8003da4:	2300      	movs	r3, #0
 8003da6:	61bb      	str	r3, [r7, #24]
 8003da8:	e001      	b.n	8003dae <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8003daa:	2300      	movs	r3, #0
 8003dac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003dae:	69bb      	ldr	r3, [r7, #24]
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d110      	bne.n	8003dd6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003dbc:	9202      	str	r2, [sp, #8]
 8003dbe:	9301      	str	r3, [sp, #4]
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	9300      	str	r3, [sp, #0]
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	6a3a      	ldr	r2, [r7, #32]
 8003dc8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003dca:	68f8      	ldr	r0, [r7, #12]
 8003dcc:	f001 fe86 	bl	8005adc <xTaskCreateStatic>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	613b      	str	r3, [r7, #16]
 8003dd4:	e013      	b.n	8003dfe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003dd6:	69bb      	ldr	r3, [r7, #24]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d110      	bne.n	8003dfe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003ddc:	6a3b      	ldr	r3, [r7, #32]
 8003dde:	b29a      	uxth	r2, r3
 8003de0:	f107 0310 	add.w	r3, r7, #16
 8003de4:	9301      	str	r3, [sp, #4]
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	9300      	str	r3, [sp, #0]
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f001 fed1 	bl	8005b96 <xTaskCreate>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d001      	beq.n	8003dfe <osThreadNew+0x11a>
            hTask = NULL;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003dfe:	693b      	ldr	r3, [r7, #16]
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	3728      	adds	r7, #40	; 0x28
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bd80      	pop	{r7, pc}

08003e08 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e10:	f3ef 8305 	mrs	r3, IPSR
 8003e14:	60bb      	str	r3, [r7, #8]
  return(result);
 8003e16:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d003      	beq.n	8003e24 <osDelay+0x1c>
    stat = osErrorISR;
 8003e1c:	f06f 0305 	mvn.w	r3, #5
 8003e20:	60fb      	str	r3, [r7, #12]
 8003e22:	e007      	b.n	8003e34 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003e24:	2300      	movs	r3, #0
 8003e26:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d002      	beq.n	8003e34 <osDelay+0x2c>
      vTaskDelay(ticks);
 8003e2e:	6878      	ldr	r0, [r7, #4]
 8003e30:	f001 fff6 	bl	8005e20 <vTaskDelay>
    }
  }

  return (stat);
 8003e34:	68fb      	ldr	r3, [r7, #12]
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3710      	adds	r7, #16
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	bd80      	pop	{r7, pc}

08003e3e <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8003e3e:	b580      	push	{r7, lr}
 8003e40:	b086      	sub	sp, #24
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8003e46:	2300      	movs	r3, #0
 8003e48:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003e4a:	f3ef 8305 	mrs	r3, IPSR
 8003e4e:	60fb      	str	r3, [r7, #12]
  return(result);
 8003e50:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d12d      	bne.n	8003eb2 <osEventFlagsNew+0x74>
    mem = -1;
 8003e56:	f04f 33ff 	mov.w	r3, #4294967295
 8003e5a:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d015      	beq.n	8003e8e <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d006      	beq.n	8003e78 <osEventFlagsNew+0x3a>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	2b1f      	cmp	r3, #31
 8003e70:	d902      	bls.n	8003e78 <osEventFlagsNew+0x3a>
        mem = 1;
 8003e72:	2301      	movs	r3, #1
 8003e74:	613b      	str	r3, [r7, #16]
 8003e76:	e00c      	b.n	8003e92 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d108      	bne.n	8003e92 <osEventFlagsNew+0x54>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d104      	bne.n	8003e92 <osEventFlagsNew+0x54>
          mem = 0;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	613b      	str	r3, [r7, #16]
 8003e8c:	e001      	b.n	8003e92 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d106      	bne.n	8003ea6 <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f000 fb7d 	bl	800459c <xEventGroupCreateStatic>
 8003ea2:	6178      	str	r0, [r7, #20]
 8003ea4:	e005      	b.n	8003eb2 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d102      	bne.n	8003eb2 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8003eac:	f000 fbad 	bl	800460a <xEventGroupCreate>
 8003eb0:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8003eb2:	697b      	ldr	r3, [r7, #20]
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3718      	adds	r7, #24
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b086      	sub	sp, #24
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d004      	beq.n	8003eda <osEventFlagsSet+0x1e>
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d003      	beq.n	8003ee2 <osEventFlagsSet+0x26>
    rflags = (uint32_t)osErrorParameter;
 8003eda:	f06f 0303 	mvn.w	r3, #3
 8003ede:	617b      	str	r3, [r7, #20]
 8003ee0:	e028      	b.n	8003f34 <osEventFlagsSet+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003ee2:	f3ef 8305 	mrs	r3, IPSR
 8003ee6:	60fb      	str	r3, [r7, #12]
  return(result);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d01d      	beq.n	8003f2a <osEventFlagsSet+0x6e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8003ef2:	f107 0308 	add.w	r3, r7, #8
 8003ef6:	461a      	mov	r2, r3
 8003ef8:	6839      	ldr	r1, [r7, #0]
 8003efa:	6938      	ldr	r0, [r7, #16]
 8003efc:	f000 fda6 	bl	8004a4c <xEventGroupSetBitsFromISR>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d103      	bne.n	8003f0e <osEventFlagsSet+0x52>
      rflags = (uint32_t)osErrorResource;
 8003f06:	f06f 0302 	mvn.w	r3, #2
 8003f0a:	617b      	str	r3, [r7, #20]
 8003f0c:	e012      	b.n	8003f34 <osEventFlagsSet+0x78>
    } else {
      rflags = flags;
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00d      	beq.n	8003f34 <osEventFlagsSet+0x78>
 8003f18:	4b09      	ldr	r3, [pc, #36]	; (8003f40 <osEventFlagsSet+0x84>)
 8003f1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f1e:	601a      	str	r2, [r3, #0]
 8003f20:	f3bf 8f4f 	dsb	sy
 8003f24:	f3bf 8f6f 	isb	sy
 8003f28:	e004      	b.n	8003f34 <osEventFlagsSet+0x78>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8003f2a:	6839      	ldr	r1, [r7, #0]
 8003f2c:	6938      	ldr	r0, [r7, #16]
 8003f2e:	f000 fcc5 	bl	80048bc <xEventGroupSetBits>
 8003f32:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8003f34:	697b      	ldr	r3, [r7, #20]
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3718      	adds	r7, #24
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	e000ed04 	.word	0xe000ed04

08003f44 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b086      	sub	sp, #24
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d004      	beq.n	8003f62 <osEventFlagsClear+0x1e>
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d003      	beq.n	8003f6a <osEventFlagsClear+0x26>
    rflags = (uint32_t)osErrorParameter;
 8003f62:	f06f 0303 	mvn.w	r3, #3
 8003f66:	617b      	str	r3, [r7, #20]
 8003f68:	e019      	b.n	8003f9e <osEventFlagsClear+0x5a>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003f6a:	f3ef 8305 	mrs	r3, IPSR
 8003f6e:	60fb      	str	r3, [r7, #12]
  return(result);
 8003f70:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00e      	beq.n	8003f94 <osEventFlagsClear+0x50>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8003f76:	6938      	ldr	r0, [r7, #16]
 8003f78:	f000 fc7c 	bl	8004874 <xEventGroupGetBitsFromISR>
 8003f7c:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8003f7e:	6839      	ldr	r1, [r7, #0]
 8003f80:	6938      	ldr	r0, [r7, #16]
 8003f82:	f000 fc63 	bl	800484c <xEventGroupClearBitsFromISR>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d108      	bne.n	8003f9e <osEventFlagsClear+0x5a>
      rflags = (uint32_t)osErrorResource;
 8003f8c:	f06f 0302 	mvn.w	r3, #2
 8003f90:	617b      	str	r3, [r7, #20]
 8003f92:	e004      	b.n	8003f9e <osEventFlagsClear+0x5a>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 8003f94:	6839      	ldr	r1, [r7, #0]
 8003f96:	6938      	ldr	r0, [r7, #16]
 8003f98:	f000 fc20 	bl	80047dc <xEventGroupClearBits>
 8003f9c:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8003f9e:	697b      	ldr	r3, [r7, #20]
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3718      	adds	r7, #24
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <osEventFlagsGet>:

uint32_t osEventFlagsGet (osEventFlagsId_t ef_id) {
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b086      	sub	sp, #24
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if (ef_id == NULL) {
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d102      	bne.n	8003fc0 <osEventFlagsGet+0x18>
    rflags = 0U;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	617b      	str	r3, [r7, #20]
 8003fbe:	e00f      	b.n	8003fe0 <osEventFlagsGet+0x38>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003fc0:	f3ef 8305 	mrs	r3, IPSR
 8003fc4:	60fb      	str	r3, [r7, #12]
  return(result);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d004      	beq.n	8003fd6 <osEventFlagsGet+0x2e>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8003fcc:	6938      	ldr	r0, [r7, #16]
 8003fce:	f000 fc51 	bl	8004874 <xEventGroupGetBitsFromISR>
 8003fd2:	6178      	str	r0, [r7, #20]
 8003fd4:	e004      	b.n	8003fe0 <osEventFlagsGet+0x38>
  }
  else {
    rflags = xEventGroupGetBits (hEventGroup);
 8003fd6:	2100      	movs	r1, #0
 8003fd8:	6938      	ldr	r0, [r7, #16]
 8003fda:	f000 fbff 	bl	80047dc <xEventGroupClearBits>
 8003fde:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8003fe0:	697b      	ldr	r3, [r7, #20]
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3718      	adds	r7, #24
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}

08003fea <osEventFlagsWait>:

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8003fea:	b580      	push	{r7, lr}
 8003fec:	b08c      	sub	sp, #48	; 0x30
 8003fee:	af02      	add	r7, sp, #8
 8003ff0:	60f8      	str	r0, [r7, #12]
 8003ff2:	60b9      	str	r1, [r7, #8]
 8003ff4:	607a      	str	r2, [r7, #4]
 8003ff6:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d004      	beq.n	800400c <osEventFlagsWait+0x22>
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d003      	beq.n	8004014 <osEventFlagsWait+0x2a>
    rflags = (uint32_t)osErrorParameter;
 800400c:	f06f 0303 	mvn.w	r3, #3
 8004010:	61fb      	str	r3, [r7, #28]
 8004012:	e04b      	b.n	80040ac <osEventFlagsWait+0xc2>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004014:	f3ef 8305 	mrs	r3, IPSR
 8004018:	617b      	str	r3, [r7, #20]
  return(result);
 800401a:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800401c:	2b00      	cmp	r3, #0
 800401e:	d003      	beq.n	8004028 <osEventFlagsWait+0x3e>
    rflags = (uint32_t)osErrorISR;
 8004020:	f06f 0305 	mvn.w	r3, #5
 8004024:	61fb      	str	r3, [r7, #28]
 8004026:	e041      	b.n	80040ac <osEventFlagsWait+0xc2>
  }
  else {
    if (options & osFlagsWaitAll) {
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	f003 0301 	and.w	r3, r3, #1
 800402e:	2b00      	cmp	r3, #0
 8004030:	d002      	beq.n	8004038 <osEventFlagsWait+0x4e>
      wait_all = pdTRUE;
 8004032:	2301      	movs	r3, #1
 8004034:	627b      	str	r3, [r7, #36]	; 0x24
 8004036:	e001      	b.n	800403c <osEventFlagsWait+0x52>
    } else {
      wait_all = pdFAIL;
 8004038:	2300      	movs	r3, #0
 800403a:	627b      	str	r3, [r7, #36]	; 0x24
    }

    if (options & osFlagsNoClear) {
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f003 0302 	and.w	r3, r3, #2
 8004042:	2b00      	cmp	r3, #0
 8004044:	d002      	beq.n	800404c <osEventFlagsWait+0x62>
      exit_clr = pdFAIL;
 8004046:	2300      	movs	r3, #0
 8004048:	623b      	str	r3, [r7, #32]
 800404a:	e001      	b.n	8004050 <osEventFlagsWait+0x66>
    } else {
      exit_clr = pdTRUE;
 800404c:	2301      	movs	r3, #1
 800404e:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	9300      	str	r3, [sp, #0]
 8004054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004056:	6a3a      	ldr	r2, [r7, #32]
 8004058:	68b9      	ldr	r1, [r7, #8]
 800405a:	69b8      	ldr	r0, [r7, #24]
 800405c:	f000 faf0 	bl	8004640 <xEventGroupWaitBits>
 8004060:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	f003 0301 	and.w	r3, r3, #1
 8004068:	2b00      	cmp	r3, #0
 800406a:	d010      	beq.n	800408e <osEventFlagsWait+0xa4>
      if ((flags & rflags) != flags) {
 800406c:	68ba      	ldr	r2, [r7, #8]
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	4013      	ands	r3, r2
 8004072:	68ba      	ldr	r2, [r7, #8]
 8004074:	429a      	cmp	r2, r3
 8004076:	d019      	beq.n	80040ac <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d003      	beq.n	8004086 <osEventFlagsWait+0x9c>
          rflags = (uint32_t)osErrorTimeout;
 800407e:	f06f 0301 	mvn.w	r3, #1
 8004082:	61fb      	str	r3, [r7, #28]
 8004084:	e012      	b.n	80040ac <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 8004086:	f06f 0302 	mvn.w	r3, #2
 800408a:	61fb      	str	r3, [r7, #28]
 800408c:	e00e      	b.n	80040ac <osEventFlagsWait+0xc2>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 800408e:	68ba      	ldr	r2, [r7, #8]
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	4013      	ands	r3, r2
 8004094:	2b00      	cmp	r3, #0
 8004096:	d109      	bne.n	80040ac <osEventFlagsWait+0xc2>
        if (timeout > 0U) {
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d003      	beq.n	80040a6 <osEventFlagsWait+0xbc>
          rflags = (uint32_t)osErrorTimeout;
 800409e:	f06f 0301 	mvn.w	r3, #1
 80040a2:	61fb      	str	r3, [r7, #28]
 80040a4:	e002      	b.n	80040ac <osEventFlagsWait+0xc2>
        } else {
          rflags = (uint32_t)osErrorResource;
 80040a6:	f06f 0302 	mvn.w	r3, #2
 80040aa:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 80040ac:	69fb      	ldr	r3, [r7, #28]
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3728      	adds	r7, #40	; 0x28
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}

080040b6 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80040b6:	b580      	push	{r7, lr}
 80040b8:	b088      	sub	sp, #32
 80040ba:	af00      	add	r7, sp, #0
 80040bc:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80040be:	2300      	movs	r3, #0
 80040c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80040c2:	f3ef 8305 	mrs	r3, IPSR
 80040c6:	60bb      	str	r3, [r7, #8]
  return(result);
 80040c8:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d174      	bne.n	80041b8 <osMutexNew+0x102>
    if (attr != NULL) {
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d003      	beq.n	80040dc <osMutexNew+0x26>
      type = attr->attr_bits;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	61bb      	str	r3, [r7, #24]
 80040da:	e001      	b.n	80040e0 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80040dc:	2300      	movs	r3, #0
 80040de:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d002      	beq.n	80040f0 <osMutexNew+0x3a>
      rmtx = 1U;
 80040ea:	2301      	movs	r3, #1
 80040ec:	617b      	str	r3, [r7, #20]
 80040ee:	e001      	b.n	80040f4 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80040f0:	2300      	movs	r3, #0
 80040f2:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80040f4:	69bb      	ldr	r3, [r7, #24]
 80040f6:	f003 0308 	and.w	r3, r3, #8
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d15c      	bne.n	80041b8 <osMutexNew+0x102>
      mem = -1;
 80040fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004102:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d015      	beq.n	8004136 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d006      	beq.n	8004120 <osMutexNew+0x6a>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	2b4f      	cmp	r3, #79	; 0x4f
 8004118:	d902      	bls.n	8004120 <osMutexNew+0x6a>
          mem = 1;
 800411a:	2301      	movs	r3, #1
 800411c:	613b      	str	r3, [r7, #16]
 800411e:	e00c      	b.n	800413a <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d108      	bne.n	800413a <osMutexNew+0x84>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d104      	bne.n	800413a <osMutexNew+0x84>
            mem = 0;
 8004130:	2300      	movs	r3, #0
 8004132:	613b      	str	r3, [r7, #16]
 8004134:	e001      	b.n	800413a <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8004136:	2300      	movs	r3, #0
 8004138:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	2b01      	cmp	r3, #1
 800413e:	d112      	bne.n	8004166 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d007      	beq.n	8004156 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	4619      	mov	r1, r3
 800414c:	2004      	movs	r0, #4
 800414e:	f000 feb4 	bl	8004eba <xQueueCreateMutexStatic>
 8004152:	61f8      	str	r0, [r7, #28]
 8004154:	e016      	b.n	8004184 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	4619      	mov	r1, r3
 800415c:	2001      	movs	r0, #1
 800415e:	f000 feac 	bl	8004eba <xQueueCreateMutexStatic>
 8004162:	61f8      	str	r0, [r7, #28]
 8004164:	e00e      	b.n	8004184 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d10b      	bne.n	8004184 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d004      	beq.n	800417c <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 8004172:	2004      	movs	r0, #4
 8004174:	f000 fe89 	bl	8004e8a <xQueueCreateMutex>
 8004178:	61f8      	str	r0, [r7, #28]
 800417a:	e003      	b.n	8004184 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800417c:	2001      	movs	r0, #1
 800417e:	f000 fe84 	bl	8004e8a <xQueueCreateMutex>
 8004182:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d00c      	beq.n	80041a4 <osMutexNew+0xee>
        if (attr != NULL) {
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d003      	beq.n	8004198 <osMutexNew+0xe2>
          name = attr->name;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	60fb      	str	r3, [r7, #12]
 8004196:	e001      	b.n	800419c <osMutexNew+0xe6>
        } else {
          name = NULL;
 8004198:	2300      	movs	r3, #0
 800419a:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800419c:	68f9      	ldr	r1, [r7, #12]
 800419e:	69f8      	ldr	r0, [r7, #28]
 80041a0:	f001 fc3e 	bl	8005a20 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d006      	beq.n	80041b8 <osMutexNew+0x102>
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d003      	beq.n	80041b8 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	f043 0301 	orr.w	r3, r3, #1
 80041b6:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80041b8:	69fb      	ldr	r3, [r7, #28]
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3720      	adds	r7, #32
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}

080041c2 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80041c2:	b580      	push	{r7, lr}
 80041c4:	b086      	sub	sp, #24
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	6078      	str	r0, [r7, #4]
 80041ca:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f023 0301 	bic.w	r3, r3, #1
 80041d2:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80041dc:	2300      	movs	r3, #0
 80041de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80041e0:	f3ef 8305 	mrs	r3, IPSR
 80041e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80041e6:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d003      	beq.n	80041f4 <osMutexAcquire+0x32>
    stat = osErrorISR;
 80041ec:	f06f 0305 	mvn.w	r3, #5
 80041f0:	617b      	str	r3, [r7, #20]
 80041f2:	e02c      	b.n	800424e <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d103      	bne.n	8004202 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 80041fa:	f06f 0303 	mvn.w	r3, #3
 80041fe:	617b      	str	r3, [r7, #20]
 8004200:	e025      	b.n	800424e <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d011      	beq.n	800422c <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8004208:	6839      	ldr	r1, [r7, #0]
 800420a:	6938      	ldr	r0, [r7, #16]
 800420c:	f000 fea4 	bl	8004f58 <xQueueTakeMutexRecursive>
 8004210:	4603      	mov	r3, r0
 8004212:	2b01      	cmp	r3, #1
 8004214:	d01b      	beq.n	800424e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d003      	beq.n	8004224 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800421c:	f06f 0301 	mvn.w	r3, #1
 8004220:	617b      	str	r3, [r7, #20]
 8004222:	e014      	b.n	800424e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004224:	f06f 0302 	mvn.w	r3, #2
 8004228:	617b      	str	r3, [r7, #20]
 800422a:	e010      	b.n	800424e <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800422c:	6839      	ldr	r1, [r7, #0]
 800422e:	6938      	ldr	r0, [r7, #16]
 8004230:	f001 f942 	bl	80054b8 <xQueueSemaphoreTake>
 8004234:	4603      	mov	r3, r0
 8004236:	2b01      	cmp	r3, #1
 8004238:	d009      	beq.n	800424e <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d003      	beq.n	8004248 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8004240:	f06f 0301 	mvn.w	r3, #1
 8004244:	617b      	str	r3, [r7, #20]
 8004246:	e002      	b.n	800424e <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8004248:	f06f 0302 	mvn.w	r3, #2
 800424c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800424e:	697b      	ldr	r3, [r7, #20]
}
 8004250:	4618      	mov	r0, r3
 8004252:	3718      	adds	r7, #24
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8004258:	b580      	push	{r7, lr}
 800425a:	b086      	sub	sp, #24
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f023 0301 	bic.w	r3, r3, #1
 8004266:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	f003 0301 	and.w	r3, r3, #1
 800426e:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8004270:	2300      	movs	r3, #0
 8004272:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004274:	f3ef 8305 	mrs	r3, IPSR
 8004278:	60bb      	str	r3, [r7, #8]
  return(result);
 800427a:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800427c:	2b00      	cmp	r3, #0
 800427e:	d003      	beq.n	8004288 <osMutexRelease+0x30>
    stat = osErrorISR;
 8004280:	f06f 0305 	mvn.w	r3, #5
 8004284:	617b      	str	r3, [r7, #20]
 8004286:	e01f      	b.n	80042c8 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d103      	bne.n	8004296 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800428e:	f06f 0303 	mvn.w	r3, #3
 8004292:	617b      	str	r3, [r7, #20]
 8004294:	e018      	b.n	80042c8 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2b00      	cmp	r3, #0
 800429a:	d009      	beq.n	80042b0 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800429c:	6938      	ldr	r0, [r7, #16]
 800429e:	f000 fe27 	bl	8004ef0 <xQueueGiveMutexRecursive>
 80042a2:	4603      	mov	r3, r0
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d00f      	beq.n	80042c8 <osMutexRelease+0x70>
        stat = osErrorResource;
 80042a8:	f06f 0302 	mvn.w	r3, #2
 80042ac:	617b      	str	r3, [r7, #20]
 80042ae:	e00b      	b.n	80042c8 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80042b0:	2300      	movs	r3, #0
 80042b2:	2200      	movs	r2, #0
 80042b4:	2100      	movs	r1, #0
 80042b6:	6938      	ldr	r0, [r7, #16]
 80042b8:	f000 fe84 	bl	8004fc4 <xQueueGenericSend>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d002      	beq.n	80042c8 <osMutexRelease+0x70>
        stat = osErrorResource;
 80042c2:	f06f 0302 	mvn.w	r3, #2
 80042c6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80042c8:	697b      	ldr	r3, [r7, #20]
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3718      	adds	r7, #24
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}

080042d2 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80042d2:	b580      	push	{r7, lr}
 80042d4:	b08a      	sub	sp, #40	; 0x28
 80042d6:	af02      	add	r7, sp, #8
 80042d8:	60f8      	str	r0, [r7, #12]
 80042da:	60b9      	str	r1, [r7, #8]
 80042dc:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 80042de:	2300      	movs	r3, #0
 80042e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80042e2:	f3ef 8305 	mrs	r3, IPSR
 80042e6:	613b      	str	r3, [r7, #16]
  return(result);
 80042e8:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d15f      	bne.n	80043ae <osMessageQueueNew+0xdc>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d05c      	beq.n	80043ae <osMessageQueueNew+0xdc>
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d059      	beq.n	80043ae <osMessageQueueNew+0xdc>
    mem = -1;
 80042fa:	f04f 33ff 	mov.w	r3, #4294967295
 80042fe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d029      	beq.n	800435a <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d012      	beq.n	8004334 <osMessageQueueNew+0x62>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	2b4f      	cmp	r3, #79	; 0x4f
 8004314:	d90e      	bls.n	8004334 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00a      	beq.n	8004334 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	695a      	ldr	r2, [r3, #20]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	68b9      	ldr	r1, [r7, #8]
 8004326:	fb01 f303 	mul.w	r3, r1, r3
 800432a:	429a      	cmp	r2, r3
 800432c:	d302      	bcc.n	8004334 <osMessageQueueNew+0x62>
        mem = 1;
 800432e:	2301      	movs	r3, #1
 8004330:	61bb      	str	r3, [r7, #24]
 8004332:	e014      	b.n	800435e <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d110      	bne.n	800435e <osMessageQueueNew+0x8c>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	68db      	ldr	r3, [r3, #12]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d10c      	bne.n	800435e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004348:	2b00      	cmp	r3, #0
 800434a:	d108      	bne.n	800435e <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	695b      	ldr	r3, [r3, #20]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d104      	bne.n	800435e <osMessageQueueNew+0x8c>
          mem = 0;
 8004354:	2300      	movs	r3, #0
 8004356:	61bb      	str	r3, [r7, #24]
 8004358:	e001      	b.n	800435e <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800435a:	2300      	movs	r3, #0
 800435c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	2b01      	cmp	r3, #1
 8004362:	d10b      	bne.n	800437c <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	691a      	ldr	r2, [r3, #16]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	2100      	movs	r1, #0
 800436e:	9100      	str	r1, [sp, #0]
 8004370:	68b9      	ldr	r1, [r7, #8]
 8004372:	68f8      	ldr	r0, [r7, #12]
 8004374:	f000 fc9a 	bl	8004cac <xQueueGenericCreateStatic>
 8004378:	61f8      	str	r0, [r7, #28]
 800437a:	e008      	b.n	800438e <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d105      	bne.n	800438e <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8004382:	2200      	movs	r2, #0
 8004384:	68b9      	ldr	r1, [r7, #8]
 8004386:	68f8      	ldr	r0, [r7, #12]
 8004388:	f000 fd08 	bl	8004d9c <xQueueGenericCreate>
 800438c:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d00c      	beq.n	80043ae <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d003      	beq.n	80043a2 <osMessageQueueNew+0xd0>
        name = attr->name;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	617b      	str	r3, [r7, #20]
 80043a0:	e001      	b.n	80043a6 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 80043a2:	2300      	movs	r3, #0
 80043a4:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 80043a6:	6979      	ldr	r1, [r7, #20]
 80043a8:	69f8      	ldr	r0, [r7, #28]
 80043aa:	f001 fb39 	bl	8005a20 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 80043ae:	69fb      	ldr	r3, [r7, #28]
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3720      	adds	r7, #32
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b088      	sub	sp, #32
 80043bc:	af00      	add	r7, sp, #0
 80043be:	60f8      	str	r0, [r7, #12]
 80043c0:	60b9      	str	r1, [r7, #8]
 80043c2:	603b      	str	r3, [r7, #0]
 80043c4:	4613      	mov	r3, r2
 80043c6:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80043cc:	2300      	movs	r3, #0
 80043ce:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80043d0:	f3ef 8305 	mrs	r3, IPSR
 80043d4:	617b      	str	r3, [r7, #20]
  return(result);
 80043d6:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d028      	beq.n	800442e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d005      	beq.n	80043ee <osMessageQueuePut+0x36>
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d002      	beq.n	80043ee <osMessageQueuePut+0x36>
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d003      	beq.n	80043f6 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80043ee:	f06f 0303 	mvn.w	r3, #3
 80043f2:	61fb      	str	r3, [r7, #28]
 80043f4:	e038      	b.n	8004468 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80043f6:	2300      	movs	r3, #0
 80043f8:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80043fa:	f107 0210 	add.w	r2, r7, #16
 80043fe:	2300      	movs	r3, #0
 8004400:	68b9      	ldr	r1, [r7, #8]
 8004402:	69b8      	ldr	r0, [r7, #24]
 8004404:	f000 fedc 	bl	80051c0 <xQueueGenericSendFromISR>
 8004408:	4603      	mov	r3, r0
 800440a:	2b01      	cmp	r3, #1
 800440c:	d003      	beq.n	8004416 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800440e:	f06f 0302 	mvn.w	r3, #2
 8004412:	61fb      	str	r3, [r7, #28]
 8004414:	e028      	b.n	8004468 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8004416:	693b      	ldr	r3, [r7, #16]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d025      	beq.n	8004468 <osMessageQueuePut+0xb0>
 800441c:	4b15      	ldr	r3, [pc, #84]	; (8004474 <osMessageQueuePut+0xbc>)
 800441e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004422:	601a      	str	r2, [r3, #0]
 8004424:	f3bf 8f4f 	dsb	sy
 8004428:	f3bf 8f6f 	isb	sy
 800442c:	e01c      	b.n	8004468 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800442e:	69bb      	ldr	r3, [r7, #24]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d002      	beq.n	800443a <osMessageQueuePut+0x82>
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d103      	bne.n	8004442 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800443a:	f06f 0303 	mvn.w	r3, #3
 800443e:	61fb      	str	r3, [r7, #28]
 8004440:	e012      	b.n	8004468 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004442:	2300      	movs	r3, #0
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	68b9      	ldr	r1, [r7, #8]
 8004448:	69b8      	ldr	r0, [r7, #24]
 800444a:	f000 fdbb 	bl	8004fc4 <xQueueGenericSend>
 800444e:	4603      	mov	r3, r0
 8004450:	2b01      	cmp	r3, #1
 8004452:	d009      	beq.n	8004468 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800445a:	f06f 0301 	mvn.w	r3, #1
 800445e:	61fb      	str	r3, [r7, #28]
 8004460:	e002      	b.n	8004468 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8004462:	f06f 0302 	mvn.w	r3, #2
 8004466:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004468:	69fb      	ldr	r3, [r7, #28]
}
 800446a:	4618      	mov	r0, r3
 800446c:	3720      	adds	r7, #32
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	e000ed04 	.word	0xe000ed04

08004478 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004478:	b580      	push	{r7, lr}
 800447a:	b088      	sub	sp, #32
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
 8004484:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800448a:	2300      	movs	r3, #0
 800448c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800448e:	f3ef 8305 	mrs	r3, IPSR
 8004492:	617b      	str	r3, [r7, #20]
  return(result);
 8004494:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004496:	2b00      	cmp	r3, #0
 8004498:	d028      	beq.n	80044ec <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800449a:	69bb      	ldr	r3, [r7, #24]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d005      	beq.n	80044ac <osMessageQueueGet+0x34>
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d002      	beq.n	80044ac <osMessageQueueGet+0x34>
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d003      	beq.n	80044b4 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 80044ac:	f06f 0303 	mvn.w	r3, #3
 80044b0:	61fb      	str	r3, [r7, #28]
 80044b2:	e037      	b.n	8004524 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 80044b4:	2300      	movs	r3, #0
 80044b6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 80044b8:	f107 0310 	add.w	r3, r7, #16
 80044bc:	461a      	mov	r2, r3
 80044be:	68b9      	ldr	r1, [r7, #8]
 80044c0:	69b8      	ldr	r0, [r7, #24]
 80044c2:	f001 f905 	bl	80056d0 <xQueueReceiveFromISR>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d003      	beq.n	80044d4 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 80044cc:	f06f 0302 	mvn.w	r3, #2
 80044d0:	61fb      	str	r3, [r7, #28]
 80044d2:	e027      	b.n	8004524 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d024      	beq.n	8004524 <osMessageQueueGet+0xac>
 80044da:	4b15      	ldr	r3, [pc, #84]	; (8004530 <osMessageQueueGet+0xb8>)
 80044dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044e0:	601a      	str	r2, [r3, #0]
 80044e2:	f3bf 8f4f 	dsb	sy
 80044e6:	f3bf 8f6f 	isb	sy
 80044ea:	e01b      	b.n	8004524 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80044ec:	69bb      	ldr	r3, [r7, #24]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d002      	beq.n	80044f8 <osMessageQueueGet+0x80>
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d103      	bne.n	8004500 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80044f8:	f06f 0303 	mvn.w	r3, #3
 80044fc:	61fb      	str	r3, [r7, #28]
 80044fe:	e011      	b.n	8004524 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004500:	683a      	ldr	r2, [r7, #0]
 8004502:	68b9      	ldr	r1, [r7, #8]
 8004504:	69b8      	ldr	r0, [r7, #24]
 8004506:	f000 fef7 	bl	80052f8 <xQueueReceive>
 800450a:	4603      	mov	r3, r0
 800450c:	2b01      	cmp	r3, #1
 800450e:	d009      	beq.n	8004524 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d003      	beq.n	800451e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8004516:	f06f 0301 	mvn.w	r3, #1
 800451a:	61fb      	str	r3, [r7, #28]
 800451c:	e002      	b.n	8004524 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800451e:	f06f 0302 	mvn.w	r3, #2
 8004522:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004524:	69fb      	ldr	r3, [r7, #28]
}
 8004526:	4618      	mov	r0, r3
 8004528:	3720      	adds	r7, #32
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	e000ed04 	.word	0xe000ed04

08004534 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004534:	b480      	push	{r7}
 8004536:	b085      	sub	sp, #20
 8004538:	af00      	add	r7, sp, #0
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	60b9      	str	r1, [r7, #8]
 800453e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	4a07      	ldr	r2, [pc, #28]	; (8004560 <vApplicationGetIdleTaskMemory+0x2c>)
 8004544:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	4a06      	ldr	r2, [pc, #24]	; (8004564 <vApplicationGetIdleTaskMemory+0x30>)
 800454a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2280      	movs	r2, #128	; 0x80
 8004550:	601a      	str	r2, [r3, #0]
}
 8004552:	bf00      	nop
 8004554:	3714      	adds	r7, #20
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	2000018c 	.word	0x2000018c
 8004564:	200001e8 	.word	0x200001e8

08004568 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004568:	b480      	push	{r7}
 800456a:	b085      	sub	sp, #20
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	4a07      	ldr	r2, [pc, #28]	; (8004594 <vApplicationGetTimerTaskMemory+0x2c>)
 8004578:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	4a06      	ldr	r2, [pc, #24]	; (8004598 <vApplicationGetTimerTaskMemory+0x30>)
 800457e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004586:	601a      	str	r2, [r3, #0]
}
 8004588:	bf00      	nop
 800458a:	3714      	adds	r7, #20
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr
 8004594:	200003e8 	.word	0x200003e8
 8004598:	20000444 	.word	0x20000444

0800459c <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 800459c:	b580      	push	{r7, lr}
 800459e:	b086      	sub	sp, #24
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d10a      	bne.n	80045c0 <xEventGroupCreateStatic+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80045aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ae:	f383 8811 	msr	BASEPRI, r3
 80045b2:	f3bf 8f6f 	isb	sy
 80045b6:	f3bf 8f4f 	dsb	sy
 80045ba:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80045bc:	bf00      	nop
 80045be:	e7fe      	b.n	80045be <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 80045c0:	2320      	movs	r3, #32
 80045c2:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	2b20      	cmp	r3, #32
 80045c8:	d00a      	beq.n	80045e0 <xEventGroupCreateStatic+0x44>
	__asm volatile
 80045ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045ce:	f383 8811 	msr	BASEPRI, r3
 80045d2:	f3bf 8f6f 	isb	sy
 80045d6:	f3bf 8f4f 	dsb	sy
 80045da:	60fb      	str	r3, [r7, #12]
}
 80045dc:	bf00      	nop
 80045de:	e7fe      	b.n	80045de <xEventGroupCreateStatic+0x42>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00a      	beq.n	8004600 <xEventGroupCreateStatic+0x64>
		{
			pxEventBits->uxEventBits = 0;
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	2200      	movs	r2, #0
 80045ee:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80045f0:	697b      	ldr	r3, [r7, #20]
 80045f2:	3304      	adds	r3, #4
 80045f4:	4618      	mov	r0, r3
 80045f6:	f000 fa3d 	bl	8004a74 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	2201      	movs	r2, #1
 80045fe:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 8004600:	697b      	ldr	r3, [r7, #20]
	}
 8004602:	4618      	mov	r0, r3
 8004604:	3718      	adds	r7, #24
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}

0800460a <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 800460a:	b580      	push	{r7, lr}
 800460c:	b082      	sub	sp, #8
 800460e:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8004610:	2020      	movs	r0, #32
 8004612:	f003 f8e1 	bl	80077d8 <pvPortMalloc>
 8004616:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00a      	beq.n	8004634 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	3304      	adds	r3, #4
 8004628:	4618      	mov	r0, r3
 800462a:	f000 fa23 	bl	8004a74 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8004634:	687b      	ldr	r3, [r7, #4]
	}
 8004636:	4618      	mov	r0, r3
 8004638:	3708      	adds	r7, #8
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
	...

08004640 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b090      	sub	sp, #64	; 0x40
 8004644:	af00      	add	r7, sp, #0
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	60b9      	str	r1, [r7, #8]
 800464a:	607a      	str	r2, [r7, #4]
 800464c:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8004652:	2300      	movs	r3, #0
 8004654:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8004656:	2300      	movs	r3, #0
 8004658:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d10a      	bne.n	8004676 <xEventGroupWaitBits+0x36>
	__asm volatile
 8004660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004664:	f383 8811 	msr	BASEPRI, r3
 8004668:	f3bf 8f6f 	isb	sy
 800466c:	f3bf 8f4f 	dsb	sy
 8004670:	623b      	str	r3, [r7, #32]
}
 8004672:	bf00      	nop
 8004674:	e7fe      	b.n	8004674 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800467c:	2b00      	cmp	r3, #0
 800467e:	d00a      	beq.n	8004696 <xEventGroupWaitBits+0x56>
	__asm volatile
 8004680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004684:	f383 8811 	msr	BASEPRI, r3
 8004688:	f3bf 8f6f 	isb	sy
 800468c:	f3bf 8f4f 	dsb	sy
 8004690:	61fb      	str	r3, [r7, #28]
}
 8004692:	bf00      	nop
 8004694:	e7fe      	b.n	8004694 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d10a      	bne.n	80046b2 <xEventGroupWaitBits+0x72>
	__asm volatile
 800469c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046a0:	f383 8811 	msr	BASEPRI, r3
 80046a4:	f3bf 8f6f 	isb	sy
 80046a8:	f3bf 8f4f 	dsb	sy
 80046ac:	61bb      	str	r3, [r7, #24]
}
 80046ae:	bf00      	nop
 80046b0:	e7fe      	b.n	80046b0 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80046b2:	f002 f8df 	bl	8006874 <xTaskGetSchedulerState>
 80046b6:	4603      	mov	r3, r0
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d102      	bne.n	80046c2 <xEventGroupWaitBits+0x82>
 80046bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d101      	bne.n	80046c6 <xEventGroupWaitBits+0x86>
 80046c2:	2301      	movs	r3, #1
 80046c4:	e000      	b.n	80046c8 <xEventGroupWaitBits+0x88>
 80046c6:	2300      	movs	r3, #0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d10a      	bne.n	80046e2 <xEventGroupWaitBits+0xa2>
	__asm volatile
 80046cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046d0:	f383 8811 	msr	BASEPRI, r3
 80046d4:	f3bf 8f6f 	isb	sy
 80046d8:	f3bf 8f4f 	dsb	sy
 80046dc:	617b      	str	r3, [r7, #20]
}
 80046de:	bf00      	nop
 80046e0:	e7fe      	b.n	80046e0 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 80046e2:	f001 fc37 	bl	8005f54 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80046e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80046ec:	683a      	ldr	r2, [r7, #0]
 80046ee:	68b9      	ldr	r1, [r7, #8]
 80046f0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80046f2:	f000 f988 	bl	8004a06 <prvTestWaitCondition>
 80046f6:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 80046f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d00e      	beq.n	800471c <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80046fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004700:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8004702:	2300      	movs	r3, #0
 8004704:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d028      	beq.n	800475e <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 800470c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	43db      	mvns	r3, r3
 8004714:	401a      	ands	r2, r3
 8004716:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004718:	601a      	str	r2, [r3, #0]
 800471a:	e020      	b.n	800475e <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 800471c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800471e:	2b00      	cmp	r3, #0
 8004720:	d104      	bne.n	800472c <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8004722:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004724:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8004726:	2301      	movs	r3, #1
 8004728:	633b      	str	r3, [r7, #48]	; 0x30
 800472a:	e018      	b.n	800475e <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d003      	beq.n	800473a <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8004732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004734:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004738:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d003      	beq.n	8004748 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8004740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004742:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004746:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8004748:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800474a:	1d18      	adds	r0, r3, #4
 800474c:	68ba      	ldr	r2, [r7, #8]
 800474e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004750:	4313      	orrs	r3, r2
 8004752:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004754:	4619      	mov	r1, r3
 8004756:	f001 fdf5 	bl	8006344 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800475a:	2300      	movs	r3, #0
 800475c:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 800475e:	f001 fc07 	bl	8005f70 <xTaskResumeAll>
 8004762:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8004764:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004766:	2b00      	cmp	r3, #0
 8004768:	d031      	beq.n	80047ce <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 800476a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800476c:	2b00      	cmp	r3, #0
 800476e:	d107      	bne.n	8004780 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8004770:	4b19      	ldr	r3, [pc, #100]	; (80047d8 <xEventGroupWaitBits+0x198>)
 8004772:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004776:	601a      	str	r2, [r3, #0]
 8004778:	f3bf 8f4f 	dsb	sy
 800477c:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8004780:	f002 f9ee 	bl	8006b60 <uxTaskResetEventItemValue>
 8004784:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8004786:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004788:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d11a      	bne.n	80047c6 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8004790:	f002 ff00 	bl	8007594 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8004794:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800479a:	683a      	ldr	r2, [r7, #0]
 800479c:	68b9      	ldr	r1, [r7, #8]
 800479e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80047a0:	f000 f931 	bl	8004a06 <prvTestWaitCondition>
 80047a4:	4603      	mov	r3, r0
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d009      	beq.n	80047be <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d006      	beq.n	80047be <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80047b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	43db      	mvns	r3, r3
 80047b8:	401a      	ands	r2, r3
 80047ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047bc:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80047be:	2301      	movs	r3, #1
 80047c0:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 80047c2:	f002 ff17 	bl	80075f4 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80047c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80047cc:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 80047ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3740      	adds	r7, #64	; 0x40
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}
 80047d8:	e000ed04 	.word	0xe000ed04

080047dc <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b086      	sub	sp, #24
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d10a      	bne.n	8004806 <xEventGroupClearBits+0x2a>
	__asm volatile
 80047f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047f4:	f383 8811 	msr	BASEPRI, r3
 80047f8:	f3bf 8f6f 	isb	sy
 80047fc:	f3bf 8f4f 	dsb	sy
 8004800:	60fb      	str	r3, [r7, #12]
}
 8004802:	bf00      	nop
 8004804:	e7fe      	b.n	8004804 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800480c:	2b00      	cmp	r3, #0
 800480e:	d00a      	beq.n	8004826 <xEventGroupClearBits+0x4a>
	__asm volatile
 8004810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004814:	f383 8811 	msr	BASEPRI, r3
 8004818:	f3bf 8f6f 	isb	sy
 800481c:	f3bf 8f4f 	dsb	sy
 8004820:	60bb      	str	r3, [r7, #8]
}
 8004822:	bf00      	nop
 8004824:	e7fe      	b.n	8004824 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8004826:	f002 feb5 	bl	8007594 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	43db      	mvns	r3, r3
 8004838:	401a      	ands	r2, r3
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 800483e:	f002 fed9 	bl	80075f4 <vPortExitCritical>

	return uxReturn;
 8004842:	693b      	ldr	r3, [r7, #16]
}
 8004844:	4618      	mov	r0, r3
 8004846:	3718      	adds	r7, #24
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 800484c:	b580      	push	{r7, lr}
 800484e:	b084      	sub	sp, #16
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8004856:	2300      	movs	r3, #0
 8004858:	683a      	ldr	r2, [r7, #0]
 800485a:	6879      	ldr	r1, [r7, #4]
 800485c:	4804      	ldr	r0, [pc, #16]	; (8004870 <xEventGroupClearBitsFromISR+0x24>)
 800485e:	f002 fd4d 	bl	80072fc <xTimerPendFunctionCallFromISR>
 8004862:	60f8      	str	r0, [r7, #12]

		return xReturn;
 8004864:	68fb      	ldr	r3, [r7, #12]
	}
 8004866:	4618      	mov	r0, r3
 8004868:	3710      	adds	r7, #16
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	080049ed 	.word	0x080049ed

08004874 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 8004874:	b480      	push	{r7}
 8004876:	b089      	sub	sp, #36	; 0x24
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004880:	f3ef 8211 	mrs	r2, BASEPRI
 8004884:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004888:	f383 8811 	msr	BASEPRI, r3
 800488c:	f3bf 8f6f 	isb	sy
 8004890:	f3bf 8f4f 	dsb	sy
 8004894:	60fa      	str	r2, [r7, #12]
 8004896:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004898:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800489a:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 800489c:	69fb      	ldr	r3, [r7, #28]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	617b      	str	r3, [r7, #20]
 80048a2:	69bb      	ldr	r3, [r7, #24]
 80048a4:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80048ac:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 80048ae:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 80048b0:	4618      	mov	r0, r3
 80048b2:	3724      	adds	r7, #36	; 0x24
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr

080048bc <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b08e      	sub	sp, #56	; 0x38
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80048c6:	2300      	movs	r3, #0
 80048c8:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 80048ce:	2300      	movs	r3, #0
 80048d0:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d10a      	bne.n	80048ee <xEventGroupSetBits+0x32>
	__asm volatile
 80048d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048dc:	f383 8811 	msr	BASEPRI, r3
 80048e0:	f3bf 8f6f 	isb	sy
 80048e4:	f3bf 8f4f 	dsb	sy
 80048e8:	613b      	str	r3, [r7, #16]
}
 80048ea:	bf00      	nop
 80048ec:	e7fe      	b.n	80048ec <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d00a      	beq.n	800490e <xEventGroupSetBits+0x52>
	__asm volatile
 80048f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048fc:	f383 8811 	msr	BASEPRI, r3
 8004900:	f3bf 8f6f 	isb	sy
 8004904:	f3bf 8f4f 	dsb	sy
 8004908:	60fb      	str	r3, [r7, #12]
}
 800490a:	bf00      	nop
 800490c:	e7fe      	b.n	800490c <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800490e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004910:	3304      	adds	r3, #4
 8004912:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004916:	3308      	adds	r3, #8
 8004918:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800491a:	f001 fb1b 	bl	8005f54 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800491e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004920:	68db      	ldr	r3, [r3, #12]
 8004922:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8004924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	431a      	orrs	r2, r3
 800492c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800492e:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8004930:	e03c      	b.n	80049ac <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 8004932:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8004938:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800493e:	2300      	movs	r3, #0
 8004940:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004948:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800494a:	69bb      	ldr	r3, [r7, #24]
 800494c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004950:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d108      	bne.n	800496e <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800495c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	69bb      	ldr	r3, [r7, #24]
 8004962:	4013      	ands	r3, r2
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00b      	beq.n	8004980 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8004968:	2301      	movs	r3, #1
 800496a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800496c:	e008      	b.n	8004980 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800496e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	69bb      	ldr	r3, [r7, #24]
 8004974:	4013      	ands	r3, r2
 8004976:	69ba      	ldr	r2, [r7, #24]
 8004978:	429a      	cmp	r2, r3
 800497a:	d101      	bne.n	8004980 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800497c:	2301      	movs	r3, #1
 800497e:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8004980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004982:	2b00      	cmp	r3, #0
 8004984:	d010      	beq.n	80049a8 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800498c:	2b00      	cmp	r3, #0
 800498e:	d003      	beq.n	8004998 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8004990:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004992:	69bb      	ldr	r3, [r7, #24]
 8004994:	4313      	orrs	r3, r2
 8004996:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8004998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80049a0:	4619      	mov	r1, r3
 80049a2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80049a4:	f001 fd9a 	bl	80064dc <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 80049a8:	69fb      	ldr	r3, [r7, #28]
 80049aa:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 80049ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80049ae:	6a3b      	ldr	r3, [r7, #32]
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d1be      	bne.n	8004932 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80049b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049ba:	43db      	mvns	r3, r3
 80049bc:	401a      	ands	r2, r3
 80049be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049c0:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80049c2:	f001 fad5 	bl	8005f70 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 80049c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049c8:	681b      	ldr	r3, [r3, #0]
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3738      	adds	r7, #56	; 0x38
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}

080049d2 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 80049d2:	b580      	push	{r7, lr}
 80049d4:	b082      	sub	sp, #8
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	6078      	str	r0, [r7, #4]
 80049da:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80049dc:	6839      	ldr	r1, [r7, #0]
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f7ff ff6c 	bl	80048bc <xEventGroupSetBits>
}
 80049e4:	bf00      	nop
 80049e6:	3708      	adds	r7, #8
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}

080049ec <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b082      	sub	sp, #8
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 80049f6:	6839      	ldr	r1, [r7, #0]
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	f7ff feef 	bl	80047dc <xEventGroupClearBits>
}
 80049fe:	bf00      	nop
 8004a00:	3708      	adds	r7, #8
 8004a02:	46bd      	mov	sp, r7
 8004a04:	bd80      	pop	{r7, pc}

08004a06 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8004a06:	b480      	push	{r7}
 8004a08:	b087      	sub	sp, #28
 8004a0a:	af00      	add	r7, sp, #0
 8004a0c:	60f8      	str	r0, [r7, #12]
 8004a0e:	60b9      	str	r1, [r7, #8]
 8004a10:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8004a12:	2300      	movs	r3, #0
 8004a14:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d107      	bne.n	8004a2c <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8004a1c:	68fa      	ldr	r2, [r7, #12]
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	4013      	ands	r3, r2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00a      	beq.n	8004a3c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8004a26:	2301      	movs	r3, #1
 8004a28:	617b      	str	r3, [r7, #20]
 8004a2a:	e007      	b.n	8004a3c <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8004a2c:	68fa      	ldr	r2, [r7, #12]
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	4013      	ands	r3, r2
 8004a32:	68ba      	ldr	r2, [r7, #8]
 8004a34:	429a      	cmp	r2, r3
 8004a36:	d101      	bne.n	8004a3c <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8004a3c:	697b      	ldr	r3, [r7, #20]
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	371c      	adds	r7, #28
 8004a42:	46bd      	mov	sp, r7
 8004a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a48:	4770      	bx	lr
	...

08004a4c <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b086      	sub	sp, #24
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	60f8      	str	r0, [r7, #12]
 8004a54:	60b9      	str	r1, [r7, #8]
 8004a56:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	68ba      	ldr	r2, [r7, #8]
 8004a5c:	68f9      	ldr	r1, [r7, #12]
 8004a5e:	4804      	ldr	r0, [pc, #16]	; (8004a70 <xEventGroupSetBitsFromISR+0x24>)
 8004a60:	f002 fc4c 	bl	80072fc <xTimerPendFunctionCallFromISR>
 8004a64:	6178      	str	r0, [r7, #20]

		return xReturn;
 8004a66:	697b      	ldr	r3, [r7, #20]
	}
 8004a68:	4618      	mov	r0, r3
 8004a6a:	3718      	adds	r7, #24
 8004a6c:	46bd      	mov	sp, r7
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	080049d3 	.word	0x080049d3

08004a74 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f103 0208 	add.w	r2, r3, #8
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	f04f 32ff 	mov.w	r2, #4294967295
 8004a8c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f103 0208 	add.w	r2, r3, #8
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f103 0208 	add.w	r2, r3, #8
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b083      	sub	sp, #12
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004ac2:	bf00      	nop
 8004ac4:	370c      	adds	r7, #12
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr

08004ace <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004ace:	b480      	push	{r7}
 8004ad0:	b085      	sub	sp, #20
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
 8004ad6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	689a      	ldr	r2, [r3, #8]
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	683a      	ldr	r2, [r7, #0]
 8004af2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	683a      	ldr	r2, [r7, #0]
 8004af8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	1c5a      	adds	r2, r3, #1
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	601a      	str	r2, [r3, #0]
}
 8004b0a:	bf00      	nop
 8004b0c:	3714      	adds	r7, #20
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr

08004b16 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004b16:	b480      	push	{r7}
 8004b18:	b085      	sub	sp, #20
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	6078      	str	r0, [r7, #4]
 8004b1e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b2c:	d103      	bne.n	8004b36 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	60fb      	str	r3, [r7, #12]
 8004b34:	e00c      	b.n	8004b50 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	3308      	adds	r3, #8
 8004b3a:	60fb      	str	r3, [r7, #12]
 8004b3c:	e002      	b.n	8004b44 <vListInsert+0x2e>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	60fb      	str	r3, [r7, #12]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68ba      	ldr	r2, [r7, #8]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d2f6      	bcs.n	8004b3e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	685a      	ldr	r2, [r3, #4]
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	683a      	ldr	r2, [r7, #0]
 8004b5e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	683a      	ldr	r2, [r7, #0]
 8004b6a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	687a      	ldr	r2, [r7, #4]
 8004b70:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	1c5a      	adds	r2, r3, #1
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	601a      	str	r2, [r3, #0]
}
 8004b7c:	bf00      	nop
 8004b7e:	3714      	adds	r7, #20
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr

08004b88 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b085      	sub	sp, #20
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	691b      	ldr	r3, [r3, #16]
 8004b94:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	685b      	ldr	r3, [r3, #4]
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	6892      	ldr	r2, [r2, #8]
 8004b9e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	687a      	ldr	r2, [r7, #4]
 8004ba6:	6852      	ldr	r2, [r2, #4]
 8004ba8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d103      	bne.n	8004bbc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	689a      	ldr	r2, [r3, #8]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	1e5a      	subs	r2, r3, #1
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
}
 8004bd0:	4618      	mov	r0, r3
 8004bd2:	3714      	adds	r7, #20
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr

08004bdc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d10a      	bne.n	8004c06 <xQueueGenericReset+0x2a>
	__asm volatile
 8004bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bf4:	f383 8811 	msr	BASEPRI, r3
 8004bf8:	f3bf 8f6f 	isb	sy
 8004bfc:	f3bf 8f4f 	dsb	sy
 8004c00:	60bb      	str	r3, [r7, #8]
}
 8004c02:	bf00      	nop
 8004c04:	e7fe      	b.n	8004c04 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004c06:	f002 fcc5 	bl	8007594 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c12:	68f9      	ldr	r1, [r7, #12]
 8004c14:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004c16:	fb01 f303 	mul.w	r3, r1, r3
 8004c1a:	441a      	add	r2, r3
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2200      	movs	r2, #0
 8004c24:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681a      	ldr	r2, [r3, #0]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c36:	3b01      	subs	r3, #1
 8004c38:	68f9      	ldr	r1, [r7, #12]
 8004c3a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004c3c:	fb01 f303 	mul.w	r3, r1, r3
 8004c40:	441a      	add	r2, r3
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	22ff      	movs	r2, #255	; 0xff
 8004c4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	22ff      	movs	r2, #255	; 0xff
 8004c52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d114      	bne.n	8004c86 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	691b      	ldr	r3, [r3, #16]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d01a      	beq.n	8004c9a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	3310      	adds	r3, #16
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f001 fbd3 	bl	8006414 <xTaskRemoveFromEventList>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d012      	beq.n	8004c9a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004c74:	4b0c      	ldr	r3, [pc, #48]	; (8004ca8 <xQueueGenericReset+0xcc>)
 8004c76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c7a:	601a      	str	r2, [r3, #0]
 8004c7c:	f3bf 8f4f 	dsb	sy
 8004c80:	f3bf 8f6f 	isb	sy
 8004c84:	e009      	b.n	8004c9a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	3310      	adds	r3, #16
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f7ff fef2 	bl	8004a74 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	3324      	adds	r3, #36	; 0x24
 8004c94:	4618      	mov	r0, r3
 8004c96:	f7ff feed 	bl	8004a74 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004c9a:	f002 fcab 	bl	80075f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004c9e:	2301      	movs	r3, #1
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3710      	adds	r7, #16
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	e000ed04 	.word	0xe000ed04

08004cac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b08e      	sub	sp, #56	; 0x38
 8004cb0:	af02      	add	r7, sp, #8
 8004cb2:	60f8      	str	r0, [r7, #12]
 8004cb4:	60b9      	str	r1, [r7, #8]
 8004cb6:	607a      	str	r2, [r7, #4]
 8004cb8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d10a      	bne.n	8004cd6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cc4:	f383 8811 	msr	BASEPRI, r3
 8004cc8:	f3bf 8f6f 	isb	sy
 8004ccc:	f3bf 8f4f 	dsb	sy
 8004cd0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004cd2:	bf00      	nop
 8004cd4:	e7fe      	b.n	8004cd4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d10a      	bne.n	8004cf2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004cdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce0:	f383 8811 	msr	BASEPRI, r3
 8004ce4:	f3bf 8f6f 	isb	sy
 8004ce8:	f3bf 8f4f 	dsb	sy
 8004cec:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004cee:	bf00      	nop
 8004cf0:	e7fe      	b.n	8004cf0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d002      	beq.n	8004cfe <xQueueGenericCreateStatic+0x52>
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d001      	beq.n	8004d02 <xQueueGenericCreateStatic+0x56>
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e000      	b.n	8004d04 <xQueueGenericCreateStatic+0x58>
 8004d02:	2300      	movs	r3, #0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d10a      	bne.n	8004d1e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d0c:	f383 8811 	msr	BASEPRI, r3
 8004d10:	f3bf 8f6f 	isb	sy
 8004d14:	f3bf 8f4f 	dsb	sy
 8004d18:	623b      	str	r3, [r7, #32]
}
 8004d1a:	bf00      	nop
 8004d1c:	e7fe      	b.n	8004d1c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d102      	bne.n	8004d2a <xQueueGenericCreateStatic+0x7e>
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d101      	bne.n	8004d2e <xQueueGenericCreateStatic+0x82>
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e000      	b.n	8004d30 <xQueueGenericCreateStatic+0x84>
 8004d2e:	2300      	movs	r3, #0
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d10a      	bne.n	8004d4a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d38:	f383 8811 	msr	BASEPRI, r3
 8004d3c:	f3bf 8f6f 	isb	sy
 8004d40:	f3bf 8f4f 	dsb	sy
 8004d44:	61fb      	str	r3, [r7, #28]
}
 8004d46:	bf00      	nop
 8004d48:	e7fe      	b.n	8004d48 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004d4a:	2350      	movs	r3, #80	; 0x50
 8004d4c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	2b50      	cmp	r3, #80	; 0x50
 8004d52:	d00a      	beq.n	8004d6a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d58:	f383 8811 	msr	BASEPRI, r3
 8004d5c:	f3bf 8f6f 	isb	sy
 8004d60:	f3bf 8f4f 	dsb	sy
 8004d64:	61bb      	str	r3, [r7, #24]
}
 8004d66:	bf00      	nop
 8004d68:	e7fe      	b.n	8004d68 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004d6a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d00d      	beq.n	8004d92 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d78:	2201      	movs	r2, #1
 8004d7a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004d7e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d84:	9300      	str	r3, [sp, #0]
 8004d86:	4613      	mov	r3, r2
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	68b9      	ldr	r1, [r7, #8]
 8004d8c:	68f8      	ldr	r0, [r7, #12]
 8004d8e:	f000 f83f 	bl	8004e10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3730      	adds	r7, #48	; 0x30
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b08a      	sub	sp, #40	; 0x28
 8004da0:	af02      	add	r7, sp, #8
 8004da2:	60f8      	str	r0, [r7, #12]
 8004da4:	60b9      	str	r1, [r7, #8]
 8004da6:	4613      	mov	r3, r2
 8004da8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d10a      	bne.n	8004dc6 <xQueueGenericCreate+0x2a>
	__asm volatile
 8004db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004db4:	f383 8811 	msr	BASEPRI, r3
 8004db8:	f3bf 8f6f 	isb	sy
 8004dbc:	f3bf 8f4f 	dsb	sy
 8004dc0:	613b      	str	r3, [r7, #16]
}
 8004dc2:	bf00      	nop
 8004dc4:	e7fe      	b.n	8004dc4 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	68ba      	ldr	r2, [r7, #8]
 8004dca:	fb02 f303 	mul.w	r3, r2, r3
 8004dce:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004dd0:	69fb      	ldr	r3, [r7, #28]
 8004dd2:	3350      	adds	r3, #80	; 0x50
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f002 fcff 	bl	80077d8 <pvPortMalloc>
 8004dda:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d011      	beq.n	8004e06 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004de2:	69bb      	ldr	r3, [r7, #24]
 8004de4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	3350      	adds	r3, #80	; 0x50
 8004dea:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004df4:	79fa      	ldrb	r2, [r7, #7]
 8004df6:	69bb      	ldr	r3, [r7, #24]
 8004df8:	9300      	str	r3, [sp, #0]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	697a      	ldr	r2, [r7, #20]
 8004dfe:	68b9      	ldr	r1, [r7, #8]
 8004e00:	68f8      	ldr	r0, [r7, #12]
 8004e02:	f000 f805 	bl	8004e10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004e06:	69bb      	ldr	r3, [r7, #24]
	}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3720      	adds	r7, #32
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}

08004e10 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	60f8      	str	r0, [r7, #12]
 8004e18:	60b9      	str	r1, [r7, #8]
 8004e1a:	607a      	str	r2, [r7, #4]
 8004e1c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d103      	bne.n	8004e2c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	69ba      	ldr	r2, [r7, #24]
 8004e28:	601a      	str	r2, [r3, #0]
 8004e2a:	e002      	b.n	8004e32 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004e32:	69bb      	ldr	r3, [r7, #24]
 8004e34:	68fa      	ldr	r2, [r7, #12]
 8004e36:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004e38:	69bb      	ldr	r3, [r7, #24]
 8004e3a:	68ba      	ldr	r2, [r7, #8]
 8004e3c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004e3e:	2101      	movs	r1, #1
 8004e40:	69b8      	ldr	r0, [r7, #24]
 8004e42:	f7ff fecb 	bl	8004bdc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	78fa      	ldrb	r2, [r7, #3]
 8004e4a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004e4e:	bf00      	nop
 8004e50:	3710      	adds	r7, #16
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b082      	sub	sp, #8
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d00e      	beq.n	8004e82 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8004e76:	2300      	movs	r3, #0
 8004e78:	2200      	movs	r2, #0
 8004e7a:	2100      	movs	r1, #0
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f000 f8a1 	bl	8004fc4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004e82:	bf00      	nop
 8004e84:	3708      	adds	r7, #8
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b086      	sub	sp, #24
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	4603      	mov	r3, r0
 8004e92:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004e94:	2301      	movs	r3, #1
 8004e96:	617b      	str	r3, [r7, #20]
 8004e98:	2300      	movs	r3, #0
 8004e9a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004e9c:	79fb      	ldrb	r3, [r7, #7]
 8004e9e:	461a      	mov	r2, r3
 8004ea0:	6939      	ldr	r1, [r7, #16]
 8004ea2:	6978      	ldr	r0, [r7, #20]
 8004ea4:	f7ff ff7a 	bl	8004d9c <xQueueGenericCreate>
 8004ea8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004eaa:	68f8      	ldr	r0, [r7, #12]
 8004eac:	f7ff ffd3 	bl	8004e56 <prvInitialiseMutex>

		return xNewQueue;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
	}
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	3718      	adds	r7, #24
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bd80      	pop	{r7, pc}

08004eba <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8004eba:	b580      	push	{r7, lr}
 8004ebc:	b088      	sub	sp, #32
 8004ebe:	af02      	add	r7, sp, #8
 8004ec0:	4603      	mov	r3, r0
 8004ec2:	6039      	str	r1, [r7, #0]
 8004ec4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	617b      	str	r3, [r7, #20]
 8004eca:	2300      	movs	r3, #0
 8004ecc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8004ece:	79fb      	ldrb	r3, [r7, #7]
 8004ed0:	9300      	str	r3, [sp, #0]
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	6939      	ldr	r1, [r7, #16]
 8004ed8:	6978      	ldr	r0, [r7, #20]
 8004eda:	f7ff fee7 	bl	8004cac <xQueueGenericCreateStatic>
 8004ede:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8004ee0:	68f8      	ldr	r0, [r7, #12]
 8004ee2:	f7ff ffb8 	bl	8004e56 <prvInitialiseMutex>

		return xNewQueue;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
	}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3718      	adds	r7, #24
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}

08004ef0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8004ef0:	b590      	push	{r4, r7, lr}
 8004ef2:	b087      	sub	sp, #28
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d10a      	bne.n	8004f18 <xQueueGiveMutexRecursive+0x28>
	__asm volatile
 8004f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f06:	f383 8811 	msr	BASEPRI, r3
 8004f0a:	f3bf 8f6f 	isb	sy
 8004f0e:	f3bf 8f4f 	dsb	sy
 8004f12:	60fb      	str	r3, [r7, #12]
}
 8004f14:	bf00      	nop
 8004f16:	e7fe      	b.n	8004f16 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	689c      	ldr	r4, [r3, #8]
 8004f1c:	f001 fc9a 	bl	8006854 <xTaskGetCurrentTaskHandle>
 8004f20:	4603      	mov	r3, r0
 8004f22:	429c      	cmp	r4, r3
 8004f24:	d111      	bne.n	8004f4a <xQueueGiveMutexRecursive+0x5a>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	1e5a      	subs	r2, r3, #1
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	68db      	ldr	r3, [r3, #12]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d105      	bne.n	8004f44 <xQueueGiveMutexRecursive+0x54>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8004f38:	2300      	movs	r3, #0
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	6938      	ldr	r0, [r7, #16]
 8004f40:	f000 f840 	bl	8004fc4 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8004f44:	2301      	movs	r3, #1
 8004f46:	617b      	str	r3, [r7, #20]
 8004f48:	e001      	b.n	8004f4e <xQueueGiveMutexRecursive+0x5e>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8004f4e:	697b      	ldr	r3, [r7, #20]
	}
 8004f50:	4618      	mov	r0, r3
 8004f52:	371c      	adds	r7, #28
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd90      	pop	{r4, r7, pc}

08004f58 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8004f58:	b590      	push	{r4, r7, lr}
 8004f5a:	b087      	sub	sp, #28
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d10a      	bne.n	8004f82 <xQueueTakeMutexRecursive+0x2a>
	__asm volatile
 8004f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f70:	f383 8811 	msr	BASEPRI, r3
 8004f74:	f3bf 8f6f 	isb	sy
 8004f78:	f3bf 8f4f 	dsb	sy
 8004f7c:	60fb      	str	r3, [r7, #12]
}
 8004f7e:	bf00      	nop
 8004f80:	e7fe      	b.n	8004f80 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8004f82:	693b      	ldr	r3, [r7, #16]
 8004f84:	689c      	ldr	r4, [r3, #8]
 8004f86:	f001 fc65 	bl	8006854 <xTaskGetCurrentTaskHandle>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	429c      	cmp	r4, r3
 8004f8e:	d107      	bne.n	8004fa0 <xQueueTakeMutexRecursive+0x48>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	1c5a      	adds	r2, r3, #1
 8004f96:	693b      	ldr	r3, [r7, #16]
 8004f98:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	617b      	str	r3, [r7, #20]
 8004f9e:	e00c      	b.n	8004fba <xQueueTakeMutexRecursive+0x62>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8004fa0:	6839      	ldr	r1, [r7, #0]
 8004fa2:	6938      	ldr	r0, [r7, #16]
 8004fa4:	f000 fa88 	bl	80054b8 <xQueueSemaphoreTake>
 8004fa8:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d004      	beq.n	8004fba <xQueueTakeMutexRecursive+0x62>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	1c5a      	adds	r2, r3, #1
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8004fba:	697b      	ldr	r3, [r7, #20]
	}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	371c      	adds	r7, #28
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd90      	pop	{r4, r7, pc}

08004fc4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b08e      	sub	sp, #56	; 0x38
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	60f8      	str	r0, [r7, #12]
 8004fcc:	60b9      	str	r1, [r7, #8]
 8004fce:	607a      	str	r2, [r7, #4]
 8004fd0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8004fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d10a      	bne.n	8004ff6 <xQueueGenericSend+0x32>
	__asm volatile
 8004fe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fe4:	f383 8811 	msr	BASEPRI, r3
 8004fe8:	f3bf 8f6f 	isb	sy
 8004fec:	f3bf 8f4f 	dsb	sy
 8004ff0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004ff2:	bf00      	nop
 8004ff4:	e7fe      	b.n	8004ff4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d103      	bne.n	8005004 <xQueueGenericSend+0x40>
 8004ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005000:	2b00      	cmp	r3, #0
 8005002:	d101      	bne.n	8005008 <xQueueGenericSend+0x44>
 8005004:	2301      	movs	r3, #1
 8005006:	e000      	b.n	800500a <xQueueGenericSend+0x46>
 8005008:	2300      	movs	r3, #0
 800500a:	2b00      	cmp	r3, #0
 800500c:	d10a      	bne.n	8005024 <xQueueGenericSend+0x60>
	__asm volatile
 800500e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005012:	f383 8811 	msr	BASEPRI, r3
 8005016:	f3bf 8f6f 	isb	sy
 800501a:	f3bf 8f4f 	dsb	sy
 800501e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005020:	bf00      	nop
 8005022:	e7fe      	b.n	8005022 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	2b02      	cmp	r3, #2
 8005028:	d103      	bne.n	8005032 <xQueueGenericSend+0x6e>
 800502a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800502c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800502e:	2b01      	cmp	r3, #1
 8005030:	d101      	bne.n	8005036 <xQueueGenericSend+0x72>
 8005032:	2301      	movs	r3, #1
 8005034:	e000      	b.n	8005038 <xQueueGenericSend+0x74>
 8005036:	2300      	movs	r3, #0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d10a      	bne.n	8005052 <xQueueGenericSend+0x8e>
	__asm volatile
 800503c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005040:	f383 8811 	msr	BASEPRI, r3
 8005044:	f3bf 8f6f 	isb	sy
 8005048:	f3bf 8f4f 	dsb	sy
 800504c:	623b      	str	r3, [r7, #32]
}
 800504e:	bf00      	nop
 8005050:	e7fe      	b.n	8005050 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005052:	f001 fc0f 	bl	8006874 <xTaskGetSchedulerState>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d102      	bne.n	8005062 <xQueueGenericSend+0x9e>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d101      	bne.n	8005066 <xQueueGenericSend+0xa2>
 8005062:	2301      	movs	r3, #1
 8005064:	e000      	b.n	8005068 <xQueueGenericSend+0xa4>
 8005066:	2300      	movs	r3, #0
 8005068:	2b00      	cmp	r3, #0
 800506a:	d10a      	bne.n	8005082 <xQueueGenericSend+0xbe>
	__asm volatile
 800506c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005070:	f383 8811 	msr	BASEPRI, r3
 8005074:	f3bf 8f6f 	isb	sy
 8005078:	f3bf 8f4f 	dsb	sy
 800507c:	61fb      	str	r3, [r7, #28]
}
 800507e:	bf00      	nop
 8005080:	e7fe      	b.n	8005080 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005082:	f002 fa87 	bl	8007594 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005088:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800508a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800508c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800508e:	429a      	cmp	r2, r3
 8005090:	d302      	bcc.n	8005098 <xQueueGenericSend+0xd4>
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	2b02      	cmp	r3, #2
 8005096:	d129      	bne.n	80050ec <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005098:	683a      	ldr	r2, [r7, #0]
 800509a:	68b9      	ldr	r1, [r7, #8]
 800509c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800509e:	f000 fbaf 	bl	8005800 <prvCopyDataToQueue>
 80050a2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80050a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d010      	beq.n	80050ce <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ae:	3324      	adds	r3, #36	; 0x24
 80050b0:	4618      	mov	r0, r3
 80050b2:	f001 f9af 	bl	8006414 <xTaskRemoveFromEventList>
 80050b6:	4603      	mov	r3, r0
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d013      	beq.n	80050e4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80050bc:	4b3f      	ldr	r3, [pc, #252]	; (80051bc <xQueueGenericSend+0x1f8>)
 80050be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050c2:	601a      	str	r2, [r3, #0]
 80050c4:	f3bf 8f4f 	dsb	sy
 80050c8:	f3bf 8f6f 	isb	sy
 80050cc:	e00a      	b.n	80050e4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80050ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d007      	beq.n	80050e4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80050d4:	4b39      	ldr	r3, [pc, #228]	; (80051bc <xQueueGenericSend+0x1f8>)
 80050d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050da:	601a      	str	r2, [r3, #0]
 80050dc:	f3bf 8f4f 	dsb	sy
 80050e0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80050e4:	f002 fa86 	bl	80075f4 <vPortExitCritical>
				return pdPASS;
 80050e8:	2301      	movs	r3, #1
 80050ea:	e063      	b.n	80051b4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d103      	bne.n	80050fa <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80050f2:	f002 fa7f 	bl	80075f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80050f6:	2300      	movs	r3, #0
 80050f8:	e05c      	b.n	80051b4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80050fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d106      	bne.n	800510e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005100:	f107 0314 	add.w	r3, r7, #20
 8005104:	4618      	mov	r0, r3
 8005106:	f001 fa4b 	bl	80065a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800510a:	2301      	movs	r3, #1
 800510c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800510e:	f002 fa71 	bl	80075f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005112:	f000 ff1f 	bl	8005f54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005116:	f002 fa3d 	bl	8007594 <vPortEnterCritical>
 800511a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800511c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005120:	b25b      	sxtb	r3, r3
 8005122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005126:	d103      	bne.n	8005130 <xQueueGenericSend+0x16c>
 8005128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800512a:	2200      	movs	r2, #0
 800512c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005132:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005136:	b25b      	sxtb	r3, r3
 8005138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800513c:	d103      	bne.n	8005146 <xQueueGenericSend+0x182>
 800513e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005140:	2200      	movs	r2, #0
 8005142:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005146:	f002 fa55 	bl	80075f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800514a:	1d3a      	adds	r2, r7, #4
 800514c:	f107 0314 	add.w	r3, r7, #20
 8005150:	4611      	mov	r1, r2
 8005152:	4618      	mov	r0, r3
 8005154:	f001 fa3a 	bl	80065cc <xTaskCheckForTimeOut>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d124      	bne.n	80051a8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800515e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005160:	f000 fc46 	bl	80059f0 <prvIsQueueFull>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d018      	beq.n	800519c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800516a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800516c:	3310      	adds	r3, #16
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	4611      	mov	r1, r2
 8005172:	4618      	mov	r0, r3
 8005174:	f001 f8c2 	bl	80062fc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005178:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800517a:	f000 fbd1 	bl	8005920 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800517e:	f000 fef7 	bl	8005f70 <xTaskResumeAll>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	f47f af7c 	bne.w	8005082 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800518a:	4b0c      	ldr	r3, [pc, #48]	; (80051bc <xQueueGenericSend+0x1f8>)
 800518c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005190:	601a      	str	r2, [r3, #0]
 8005192:	f3bf 8f4f 	dsb	sy
 8005196:	f3bf 8f6f 	isb	sy
 800519a:	e772      	b.n	8005082 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800519c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800519e:	f000 fbbf 	bl	8005920 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80051a2:	f000 fee5 	bl	8005f70 <xTaskResumeAll>
 80051a6:	e76c      	b.n	8005082 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80051a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80051aa:	f000 fbb9 	bl	8005920 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80051ae:	f000 fedf 	bl	8005f70 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80051b2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3738      	adds	r7, #56	; 0x38
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	e000ed04 	.word	0xe000ed04

080051c0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80051c0:	b580      	push	{r7, lr}
 80051c2:	b090      	sub	sp, #64	; 0x40
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	60b9      	str	r1, [r7, #8]
 80051ca:	607a      	str	r2, [r7, #4]
 80051cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80051d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d10a      	bne.n	80051ee <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80051d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051dc:	f383 8811 	msr	BASEPRI, r3
 80051e0:	f3bf 8f6f 	isb	sy
 80051e4:	f3bf 8f4f 	dsb	sy
 80051e8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80051ea:	bf00      	nop
 80051ec:	e7fe      	b.n	80051ec <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d103      	bne.n	80051fc <xQueueGenericSendFromISR+0x3c>
 80051f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d101      	bne.n	8005200 <xQueueGenericSendFromISR+0x40>
 80051fc:	2301      	movs	r3, #1
 80051fe:	e000      	b.n	8005202 <xQueueGenericSendFromISR+0x42>
 8005200:	2300      	movs	r3, #0
 8005202:	2b00      	cmp	r3, #0
 8005204:	d10a      	bne.n	800521c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8005206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800520a:	f383 8811 	msr	BASEPRI, r3
 800520e:	f3bf 8f6f 	isb	sy
 8005212:	f3bf 8f4f 	dsb	sy
 8005216:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005218:	bf00      	nop
 800521a:	e7fe      	b.n	800521a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	2b02      	cmp	r3, #2
 8005220:	d103      	bne.n	800522a <xQueueGenericSendFromISR+0x6a>
 8005222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005224:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005226:	2b01      	cmp	r3, #1
 8005228:	d101      	bne.n	800522e <xQueueGenericSendFromISR+0x6e>
 800522a:	2301      	movs	r3, #1
 800522c:	e000      	b.n	8005230 <xQueueGenericSendFromISR+0x70>
 800522e:	2300      	movs	r3, #0
 8005230:	2b00      	cmp	r3, #0
 8005232:	d10a      	bne.n	800524a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005238:	f383 8811 	msr	BASEPRI, r3
 800523c:	f3bf 8f6f 	isb	sy
 8005240:	f3bf 8f4f 	dsb	sy
 8005244:	623b      	str	r3, [r7, #32]
}
 8005246:	bf00      	nop
 8005248:	e7fe      	b.n	8005248 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800524a:	f002 fa85 	bl	8007758 <vPortValidateInterruptPriority>
	__asm volatile
 800524e:	f3ef 8211 	mrs	r2, BASEPRI
 8005252:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005256:	f383 8811 	msr	BASEPRI, r3
 800525a:	f3bf 8f6f 	isb	sy
 800525e:	f3bf 8f4f 	dsb	sy
 8005262:	61fa      	str	r2, [r7, #28]
 8005264:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8005266:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005268:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800526a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800526c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800526e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005272:	429a      	cmp	r2, r3
 8005274:	d302      	bcc.n	800527c <xQueueGenericSendFromISR+0xbc>
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	2b02      	cmp	r3, #2
 800527a:	d12f      	bne.n	80052dc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800527c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800527e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005282:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800528a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800528c:	683a      	ldr	r2, [r7, #0]
 800528e:	68b9      	ldr	r1, [r7, #8]
 8005290:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005292:	f000 fab5 	bl	8005800 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005296:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800529a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800529e:	d112      	bne.n	80052c6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80052a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d016      	beq.n	80052d6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80052a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052aa:	3324      	adds	r3, #36	; 0x24
 80052ac:	4618      	mov	r0, r3
 80052ae:	f001 f8b1 	bl	8006414 <xTaskRemoveFromEventList>
 80052b2:	4603      	mov	r3, r0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d00e      	beq.n	80052d6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00b      	beq.n	80052d6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2201      	movs	r2, #1
 80052c2:	601a      	str	r2, [r3, #0]
 80052c4:	e007      	b.n	80052d6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80052c6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80052ca:	3301      	adds	r3, #1
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	b25a      	sxtb	r2, r3
 80052d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80052d6:	2301      	movs	r3, #1
 80052d8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80052da:	e001      	b.n	80052e0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80052dc:	2300      	movs	r3, #0
 80052de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80052e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052e2:	617b      	str	r3, [r7, #20]
	__asm volatile
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	f383 8811 	msr	BASEPRI, r3
}
 80052ea:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80052ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3740      	adds	r7, #64	; 0x40
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}
	...

080052f8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b08c      	sub	sp, #48	; 0x30
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	60f8      	str	r0, [r7, #12]
 8005300:	60b9      	str	r1, [r7, #8]
 8005302:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005304:	2300      	movs	r3, #0
 8005306:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800530c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800530e:	2b00      	cmp	r3, #0
 8005310:	d10a      	bne.n	8005328 <xQueueReceive+0x30>
	__asm volatile
 8005312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005316:	f383 8811 	msr	BASEPRI, r3
 800531a:	f3bf 8f6f 	isb	sy
 800531e:	f3bf 8f4f 	dsb	sy
 8005322:	623b      	str	r3, [r7, #32]
}
 8005324:	bf00      	nop
 8005326:	e7fe      	b.n	8005326 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d103      	bne.n	8005336 <xQueueReceive+0x3e>
 800532e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005332:	2b00      	cmp	r3, #0
 8005334:	d101      	bne.n	800533a <xQueueReceive+0x42>
 8005336:	2301      	movs	r3, #1
 8005338:	e000      	b.n	800533c <xQueueReceive+0x44>
 800533a:	2300      	movs	r3, #0
 800533c:	2b00      	cmp	r3, #0
 800533e:	d10a      	bne.n	8005356 <xQueueReceive+0x5e>
	__asm volatile
 8005340:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005344:	f383 8811 	msr	BASEPRI, r3
 8005348:	f3bf 8f6f 	isb	sy
 800534c:	f3bf 8f4f 	dsb	sy
 8005350:	61fb      	str	r3, [r7, #28]
}
 8005352:	bf00      	nop
 8005354:	e7fe      	b.n	8005354 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005356:	f001 fa8d 	bl	8006874 <xTaskGetSchedulerState>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d102      	bne.n	8005366 <xQueueReceive+0x6e>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d101      	bne.n	800536a <xQueueReceive+0x72>
 8005366:	2301      	movs	r3, #1
 8005368:	e000      	b.n	800536c <xQueueReceive+0x74>
 800536a:	2300      	movs	r3, #0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d10a      	bne.n	8005386 <xQueueReceive+0x8e>
	__asm volatile
 8005370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005374:	f383 8811 	msr	BASEPRI, r3
 8005378:	f3bf 8f6f 	isb	sy
 800537c:	f3bf 8f4f 	dsb	sy
 8005380:	61bb      	str	r3, [r7, #24]
}
 8005382:	bf00      	nop
 8005384:	e7fe      	b.n	8005384 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005386:	f002 f905 	bl	8007594 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800538a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800538c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800538e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005392:	2b00      	cmp	r3, #0
 8005394:	d01f      	beq.n	80053d6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005396:	68b9      	ldr	r1, [r7, #8]
 8005398:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800539a:	f000 fa9b 	bl	80058d4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800539e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a0:	1e5a      	subs	r2, r3, #1
 80053a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053a4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80053a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00f      	beq.n	80053ce <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80053ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053b0:	3310      	adds	r3, #16
 80053b2:	4618      	mov	r0, r3
 80053b4:	f001 f82e 	bl	8006414 <xTaskRemoveFromEventList>
 80053b8:	4603      	mov	r3, r0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d007      	beq.n	80053ce <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80053be:	4b3d      	ldr	r3, [pc, #244]	; (80054b4 <xQueueReceive+0x1bc>)
 80053c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053c4:	601a      	str	r2, [r3, #0]
 80053c6:	f3bf 8f4f 	dsb	sy
 80053ca:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80053ce:	f002 f911 	bl	80075f4 <vPortExitCritical>
				return pdPASS;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e069      	b.n	80054aa <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d103      	bne.n	80053e4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80053dc:	f002 f90a 	bl	80075f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80053e0:	2300      	movs	r3, #0
 80053e2:	e062      	b.n	80054aa <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80053e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d106      	bne.n	80053f8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80053ea:	f107 0310 	add.w	r3, r7, #16
 80053ee:	4618      	mov	r0, r3
 80053f0:	f001 f8d6 	bl	80065a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80053f4:	2301      	movs	r3, #1
 80053f6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80053f8:	f002 f8fc 	bl	80075f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80053fc:	f000 fdaa 	bl	8005f54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005400:	f002 f8c8 	bl	8007594 <vPortEnterCritical>
 8005404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005406:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800540a:	b25b      	sxtb	r3, r3
 800540c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005410:	d103      	bne.n	800541a <xQueueReceive+0x122>
 8005412:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005414:	2200      	movs	r2, #0
 8005416:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800541a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800541c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005420:	b25b      	sxtb	r3, r3
 8005422:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005426:	d103      	bne.n	8005430 <xQueueReceive+0x138>
 8005428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800542a:	2200      	movs	r2, #0
 800542c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005430:	f002 f8e0 	bl	80075f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005434:	1d3a      	adds	r2, r7, #4
 8005436:	f107 0310 	add.w	r3, r7, #16
 800543a:	4611      	mov	r1, r2
 800543c:	4618      	mov	r0, r3
 800543e:	f001 f8c5 	bl	80065cc <xTaskCheckForTimeOut>
 8005442:	4603      	mov	r3, r0
 8005444:	2b00      	cmp	r3, #0
 8005446:	d123      	bne.n	8005490 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005448:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800544a:	f000 fabb 	bl	80059c4 <prvIsQueueEmpty>
 800544e:	4603      	mov	r3, r0
 8005450:	2b00      	cmp	r3, #0
 8005452:	d017      	beq.n	8005484 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005456:	3324      	adds	r3, #36	; 0x24
 8005458:	687a      	ldr	r2, [r7, #4]
 800545a:	4611      	mov	r1, r2
 800545c:	4618      	mov	r0, r3
 800545e:	f000 ff4d 	bl	80062fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005462:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005464:	f000 fa5c 	bl	8005920 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005468:	f000 fd82 	bl	8005f70 <xTaskResumeAll>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d189      	bne.n	8005386 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005472:	4b10      	ldr	r3, [pc, #64]	; (80054b4 <xQueueReceive+0x1bc>)
 8005474:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005478:	601a      	str	r2, [r3, #0]
 800547a:	f3bf 8f4f 	dsb	sy
 800547e:	f3bf 8f6f 	isb	sy
 8005482:	e780      	b.n	8005386 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005484:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005486:	f000 fa4b 	bl	8005920 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800548a:	f000 fd71 	bl	8005f70 <xTaskResumeAll>
 800548e:	e77a      	b.n	8005386 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005490:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005492:	f000 fa45 	bl	8005920 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005496:	f000 fd6b 	bl	8005f70 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800549a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800549c:	f000 fa92 	bl	80059c4 <prvIsQueueEmpty>
 80054a0:	4603      	mov	r3, r0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f43f af6f 	beq.w	8005386 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80054a8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3730      	adds	r7, #48	; 0x30
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	e000ed04 	.word	0xe000ed04

080054b8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b08e      	sub	sp, #56	; 0x38
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80054c2:	2300      	movs	r3, #0
 80054c4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80054ca:	2300      	movs	r3, #0
 80054cc:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80054ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d10a      	bne.n	80054ea <xQueueSemaphoreTake+0x32>
	__asm volatile
 80054d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d8:	f383 8811 	msr	BASEPRI, r3
 80054dc:	f3bf 8f6f 	isb	sy
 80054e0:	f3bf 8f4f 	dsb	sy
 80054e4:	623b      	str	r3, [r7, #32]
}
 80054e6:	bf00      	nop
 80054e8:	e7fe      	b.n	80054e8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80054ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d00a      	beq.n	8005508 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80054f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f6:	f383 8811 	msr	BASEPRI, r3
 80054fa:	f3bf 8f6f 	isb	sy
 80054fe:	f3bf 8f4f 	dsb	sy
 8005502:	61fb      	str	r3, [r7, #28]
}
 8005504:	bf00      	nop
 8005506:	e7fe      	b.n	8005506 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005508:	f001 f9b4 	bl	8006874 <xTaskGetSchedulerState>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d102      	bne.n	8005518 <xQueueSemaphoreTake+0x60>
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d101      	bne.n	800551c <xQueueSemaphoreTake+0x64>
 8005518:	2301      	movs	r3, #1
 800551a:	e000      	b.n	800551e <xQueueSemaphoreTake+0x66>
 800551c:	2300      	movs	r3, #0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d10a      	bne.n	8005538 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8005522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005526:	f383 8811 	msr	BASEPRI, r3
 800552a:	f3bf 8f6f 	isb	sy
 800552e:	f3bf 8f4f 	dsb	sy
 8005532:	61bb      	str	r3, [r7, #24]
}
 8005534:	bf00      	nop
 8005536:	e7fe      	b.n	8005536 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005538:	f002 f82c 	bl	8007594 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800553c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800553e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005540:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005544:	2b00      	cmp	r3, #0
 8005546:	d024      	beq.n	8005592 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800554a:	1e5a      	subs	r2, r3, #1
 800554c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800554e:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d104      	bne.n	8005562 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005558:	f001 fb1a 	bl	8006b90 <pvTaskIncrementMutexHeldCount>
 800555c:	4602      	mov	r2, r0
 800555e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005560:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005564:	691b      	ldr	r3, [r3, #16]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d00f      	beq.n	800558a <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800556a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800556c:	3310      	adds	r3, #16
 800556e:	4618      	mov	r0, r3
 8005570:	f000 ff50 	bl	8006414 <xTaskRemoveFromEventList>
 8005574:	4603      	mov	r3, r0
 8005576:	2b00      	cmp	r3, #0
 8005578:	d007      	beq.n	800558a <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800557a:	4b54      	ldr	r3, [pc, #336]	; (80056cc <xQueueSemaphoreTake+0x214>)
 800557c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005580:	601a      	str	r2, [r3, #0]
 8005582:	f3bf 8f4f 	dsb	sy
 8005586:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800558a:	f002 f833 	bl	80075f4 <vPortExitCritical>
				return pdPASS;
 800558e:	2301      	movs	r3, #1
 8005590:	e097      	b.n	80056c2 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d111      	bne.n	80055bc <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00a      	beq.n	80055b4 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800559e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a2:	f383 8811 	msr	BASEPRI, r3
 80055a6:	f3bf 8f6f 	isb	sy
 80055aa:	f3bf 8f4f 	dsb	sy
 80055ae:	617b      	str	r3, [r7, #20]
}
 80055b0:	bf00      	nop
 80055b2:	e7fe      	b.n	80055b2 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80055b4:	f002 f81e 	bl	80075f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80055b8:	2300      	movs	r3, #0
 80055ba:	e082      	b.n	80056c2 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80055bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d106      	bne.n	80055d0 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80055c2:	f107 030c 	add.w	r3, r7, #12
 80055c6:	4618      	mov	r0, r3
 80055c8:	f000 ffea 	bl	80065a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80055cc:	2301      	movs	r3, #1
 80055ce:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80055d0:	f002 f810 	bl	80075f4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80055d4:	f000 fcbe 	bl	8005f54 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80055d8:	f001 ffdc 	bl	8007594 <vPortEnterCritical>
 80055dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80055e2:	b25b      	sxtb	r3, r3
 80055e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055e8:	d103      	bne.n	80055f2 <xQueueSemaphoreTake+0x13a>
 80055ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055ec:	2200      	movs	r2, #0
 80055ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80055f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80055f8:	b25b      	sxtb	r3, r3
 80055fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055fe:	d103      	bne.n	8005608 <xQueueSemaphoreTake+0x150>
 8005600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005602:	2200      	movs	r2, #0
 8005604:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005608:	f001 fff4 	bl	80075f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800560c:	463a      	mov	r2, r7
 800560e:	f107 030c 	add.w	r3, r7, #12
 8005612:	4611      	mov	r1, r2
 8005614:	4618      	mov	r0, r3
 8005616:	f000 ffd9 	bl	80065cc <xTaskCheckForTimeOut>
 800561a:	4603      	mov	r3, r0
 800561c:	2b00      	cmp	r3, #0
 800561e:	d132      	bne.n	8005686 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005620:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005622:	f000 f9cf 	bl	80059c4 <prvIsQueueEmpty>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	d026      	beq.n	800567a <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800562c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d109      	bne.n	8005648 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8005634:	f001 ffae 	bl	8007594 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	4618      	mov	r0, r3
 800563e:	f001 f937 	bl	80068b0 <xTaskPriorityInherit>
 8005642:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8005644:	f001 ffd6 	bl	80075f4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800564a:	3324      	adds	r3, #36	; 0x24
 800564c:	683a      	ldr	r2, [r7, #0]
 800564e:	4611      	mov	r1, r2
 8005650:	4618      	mov	r0, r3
 8005652:	f000 fe53 	bl	80062fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005656:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005658:	f000 f962 	bl	8005920 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800565c:	f000 fc88 	bl	8005f70 <xTaskResumeAll>
 8005660:	4603      	mov	r3, r0
 8005662:	2b00      	cmp	r3, #0
 8005664:	f47f af68 	bne.w	8005538 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8005668:	4b18      	ldr	r3, [pc, #96]	; (80056cc <xQueueSemaphoreTake+0x214>)
 800566a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800566e:	601a      	str	r2, [r3, #0]
 8005670:	f3bf 8f4f 	dsb	sy
 8005674:	f3bf 8f6f 	isb	sy
 8005678:	e75e      	b.n	8005538 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800567a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800567c:	f000 f950 	bl	8005920 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005680:	f000 fc76 	bl	8005f70 <xTaskResumeAll>
 8005684:	e758      	b.n	8005538 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005686:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005688:	f000 f94a 	bl	8005920 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800568c:	f000 fc70 	bl	8005f70 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005690:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005692:	f000 f997 	bl	80059c4 <prvIsQueueEmpty>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	f43f af4d 	beq.w	8005538 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800569e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d00d      	beq.n	80056c0 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80056a4:	f001 ff76 	bl	8007594 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80056a8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80056aa:	f000 f891 	bl	80057d0 <prvGetDisinheritPriorityAfterTimeout>
 80056ae:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80056b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80056b6:	4618      	mov	r0, r3
 80056b8:	f001 f9d0 	bl	8006a5c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80056bc:	f001 ff9a 	bl	80075f4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80056c0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3738      	adds	r7, #56	; 0x38
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	bf00      	nop
 80056cc:	e000ed04 	.word	0xe000ed04

080056d0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b08e      	sub	sp, #56	; 0x38
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	60f8      	str	r0, [r7, #12]
 80056d8:	60b9      	str	r1, [r7, #8]
 80056da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80056e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d10a      	bne.n	80056fc <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80056e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056ea:	f383 8811 	msr	BASEPRI, r3
 80056ee:	f3bf 8f6f 	isb	sy
 80056f2:	f3bf 8f4f 	dsb	sy
 80056f6:	623b      	str	r3, [r7, #32]
}
 80056f8:	bf00      	nop
 80056fa:	e7fe      	b.n	80056fa <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d103      	bne.n	800570a <xQueueReceiveFromISR+0x3a>
 8005702:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005706:	2b00      	cmp	r3, #0
 8005708:	d101      	bne.n	800570e <xQueueReceiveFromISR+0x3e>
 800570a:	2301      	movs	r3, #1
 800570c:	e000      	b.n	8005710 <xQueueReceiveFromISR+0x40>
 800570e:	2300      	movs	r3, #0
 8005710:	2b00      	cmp	r3, #0
 8005712:	d10a      	bne.n	800572a <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8005714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005718:	f383 8811 	msr	BASEPRI, r3
 800571c:	f3bf 8f6f 	isb	sy
 8005720:	f3bf 8f4f 	dsb	sy
 8005724:	61fb      	str	r3, [r7, #28]
}
 8005726:	bf00      	nop
 8005728:	e7fe      	b.n	8005728 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800572a:	f002 f815 	bl	8007758 <vPortValidateInterruptPriority>
	__asm volatile
 800572e:	f3ef 8211 	mrs	r2, BASEPRI
 8005732:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005736:	f383 8811 	msr	BASEPRI, r3
 800573a:	f3bf 8f6f 	isb	sy
 800573e:	f3bf 8f4f 	dsb	sy
 8005742:	61ba      	str	r2, [r7, #24]
 8005744:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005746:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005748:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800574a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800574c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800574e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005750:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005752:	2b00      	cmp	r3, #0
 8005754:	d02f      	beq.n	80057b6 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005758:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800575c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005760:	68b9      	ldr	r1, [r7, #8]
 8005762:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005764:	f000 f8b6 	bl	80058d4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005768:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800576a:	1e5a      	subs	r2, r3, #1
 800576c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800576e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005770:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005778:	d112      	bne.n	80057a0 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800577a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800577c:	691b      	ldr	r3, [r3, #16]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d016      	beq.n	80057b0 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005782:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005784:	3310      	adds	r3, #16
 8005786:	4618      	mov	r0, r3
 8005788:	f000 fe44 	bl	8006414 <xTaskRemoveFromEventList>
 800578c:	4603      	mov	r3, r0
 800578e:	2b00      	cmp	r3, #0
 8005790:	d00e      	beq.n	80057b0 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d00b      	beq.n	80057b0 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2201      	movs	r2, #1
 800579c:	601a      	str	r2, [r3, #0]
 800579e:	e007      	b.n	80057b0 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80057a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80057a4:	3301      	adds	r3, #1
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	b25a      	sxtb	r2, r3
 80057aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80057b0:	2301      	movs	r3, #1
 80057b2:	637b      	str	r3, [r7, #52]	; 0x34
 80057b4:	e001      	b.n	80057ba <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80057b6:	2300      	movs	r3, #0
 80057b8:	637b      	str	r3, [r7, #52]	; 0x34
 80057ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057bc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	f383 8811 	msr	BASEPRI, r3
}
 80057c4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80057c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	3738      	adds	r7, #56	; 0x38
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80057d0:	b480      	push	{r7}
 80057d2:	b085      	sub	sp, #20
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d006      	beq.n	80057ee <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80057ea:	60fb      	str	r3, [r7, #12]
 80057ec:	e001      	b.n	80057f2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80057ee:	2300      	movs	r3, #0
 80057f0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80057f2:	68fb      	ldr	r3, [r7, #12]
	}
 80057f4:	4618      	mov	r0, r3
 80057f6:	3714      	adds	r7, #20
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b086      	sub	sp, #24
 8005804:	af00      	add	r7, sp, #0
 8005806:	60f8      	str	r0, [r7, #12]
 8005808:	60b9      	str	r1, [r7, #8]
 800580a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800580c:	2300      	movs	r3, #0
 800580e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005814:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800581a:	2b00      	cmp	r3, #0
 800581c:	d10d      	bne.n	800583a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d14d      	bne.n	80058c2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	689b      	ldr	r3, [r3, #8]
 800582a:	4618      	mov	r0, r3
 800582c:	f001 f8a8 	bl	8006980 <xTaskPriorityDisinherit>
 8005830:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2200      	movs	r2, #0
 8005836:	609a      	str	r2, [r3, #8]
 8005838:	e043      	b.n	80058c2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d119      	bne.n	8005874 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6858      	ldr	r0, [r3, #4]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005848:	461a      	mov	r2, r3
 800584a:	68b9      	ldr	r1, [r7, #8]
 800584c:	f002 f9d8 	bl	8007c00 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	685a      	ldr	r2, [r3, #4]
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005858:	441a      	add	r2, r3
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	685a      	ldr	r2, [r3, #4]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	429a      	cmp	r2, r3
 8005868:	d32b      	bcc.n	80058c2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681a      	ldr	r2, [r3, #0]
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	605a      	str	r2, [r3, #4]
 8005872:	e026      	b.n	80058c2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	68d8      	ldr	r0, [r3, #12]
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800587c:	461a      	mov	r2, r3
 800587e:	68b9      	ldr	r1, [r7, #8]
 8005880:	f002 f9be 	bl	8007c00 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	68da      	ldr	r2, [r3, #12]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800588c:	425b      	negs	r3, r3
 800588e:	441a      	add	r2, r3
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	68da      	ldr	r2, [r3, #12]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	429a      	cmp	r2, r3
 800589e:	d207      	bcs.n	80058b0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	689a      	ldr	r2, [r3, #8]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058a8:	425b      	negs	r3, r3
 80058aa:	441a      	add	r2, r3
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2b02      	cmp	r3, #2
 80058b4:	d105      	bne.n	80058c2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d002      	beq.n	80058c2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	3b01      	subs	r3, #1
 80058c0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	1c5a      	adds	r2, r3, #1
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80058ca:	697b      	ldr	r3, [r7, #20]
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3718      	adds	r7, #24
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
 80058dc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d018      	beq.n	8005918 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	68da      	ldr	r2, [r3, #12]
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ee:	441a      	add	r2, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	68da      	ldr	r2, [r3, #12]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d303      	bcc.n	8005908 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	68d9      	ldr	r1, [r3, #12]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005910:	461a      	mov	r2, r3
 8005912:	6838      	ldr	r0, [r7, #0]
 8005914:	f002 f974 	bl	8007c00 <memcpy>
	}
}
 8005918:	bf00      	nop
 800591a:	3708      	adds	r7, #8
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}

08005920 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005928:	f001 fe34 	bl	8007594 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005932:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005934:	e011      	b.n	800595a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800593a:	2b00      	cmp	r3, #0
 800593c:	d012      	beq.n	8005964 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	3324      	adds	r3, #36	; 0x24
 8005942:	4618      	mov	r0, r3
 8005944:	f000 fd66 	bl	8006414 <xTaskRemoveFromEventList>
 8005948:	4603      	mov	r3, r0
 800594a:	2b00      	cmp	r3, #0
 800594c:	d001      	beq.n	8005952 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800594e:	f000 fe9f 	bl	8006690 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005952:	7bfb      	ldrb	r3, [r7, #15]
 8005954:	3b01      	subs	r3, #1
 8005956:	b2db      	uxtb	r3, r3
 8005958:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800595a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800595e:	2b00      	cmp	r3, #0
 8005960:	dce9      	bgt.n	8005936 <prvUnlockQueue+0x16>
 8005962:	e000      	b.n	8005966 <prvUnlockQueue+0x46>
					break;
 8005964:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	22ff      	movs	r2, #255	; 0xff
 800596a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800596e:	f001 fe41 	bl	80075f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005972:	f001 fe0f 	bl	8007594 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800597c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800597e:	e011      	b.n	80059a4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	691b      	ldr	r3, [r3, #16]
 8005984:	2b00      	cmp	r3, #0
 8005986:	d012      	beq.n	80059ae <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	3310      	adds	r3, #16
 800598c:	4618      	mov	r0, r3
 800598e:	f000 fd41 	bl	8006414 <xTaskRemoveFromEventList>
 8005992:	4603      	mov	r3, r0
 8005994:	2b00      	cmp	r3, #0
 8005996:	d001      	beq.n	800599c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005998:	f000 fe7a 	bl	8006690 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800599c:	7bbb      	ldrb	r3, [r7, #14]
 800599e:	3b01      	subs	r3, #1
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80059a4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	dce9      	bgt.n	8005980 <prvUnlockQueue+0x60>
 80059ac:	e000      	b.n	80059b0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80059ae:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	22ff      	movs	r2, #255	; 0xff
 80059b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80059b8:	f001 fe1c 	bl	80075f4 <vPortExitCritical>
}
 80059bc:	bf00      	nop
 80059be:	3710      	adds	r7, #16
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b084      	sub	sp, #16
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80059cc:	f001 fde2 	bl	8007594 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d102      	bne.n	80059de <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80059d8:	2301      	movs	r3, #1
 80059da:	60fb      	str	r3, [r7, #12]
 80059dc:	e001      	b.n	80059e2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80059de:	2300      	movs	r3, #0
 80059e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80059e2:	f001 fe07 	bl	80075f4 <vPortExitCritical>

	return xReturn;
 80059e6:	68fb      	ldr	r3, [r7, #12]
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3710      	adds	r7, #16
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b084      	sub	sp, #16
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80059f8:	f001 fdcc 	bl	8007594 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d102      	bne.n	8005a0e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	60fb      	str	r3, [r7, #12]
 8005a0c:	e001      	b.n	8005a12 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005a12:	f001 fdef 	bl	80075f4 <vPortExitCritical>

	return xReturn;
 8005a16:	68fb      	ldr	r3, [r7, #12]
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	3710      	adds	r7, #16
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}

08005a20 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005a20:	b480      	push	{r7}
 8005a22:	b085      	sub	sp, #20
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
 8005a28:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	60fb      	str	r3, [r7, #12]
 8005a2e:	e014      	b.n	8005a5a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005a30:	4a0f      	ldr	r2, [pc, #60]	; (8005a70 <vQueueAddToRegistry+0x50>)
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d10b      	bne.n	8005a54 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005a3c:	490c      	ldr	r1, [pc, #48]	; (8005a70 <vQueueAddToRegistry+0x50>)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	683a      	ldr	r2, [r7, #0]
 8005a42:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005a46:	4a0a      	ldr	r2, [pc, #40]	; (8005a70 <vQueueAddToRegistry+0x50>)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	00db      	lsls	r3, r3, #3
 8005a4c:	4413      	add	r3, r2
 8005a4e:	687a      	ldr	r2, [r7, #4]
 8005a50:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005a52:	e006      	b.n	8005a62 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	3301      	adds	r3, #1
 8005a58:	60fb      	str	r3, [r7, #12]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2b07      	cmp	r3, #7
 8005a5e:	d9e7      	bls.n	8005a30 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005a60:	bf00      	nop
 8005a62:	bf00      	nop
 8005a64:	3714      	adds	r7, #20
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr
 8005a6e:	bf00      	nop
 8005a70:	20000844 	.word	0x20000844

08005a74 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b086      	sub	sp, #24
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	60f8      	str	r0, [r7, #12]
 8005a7c:	60b9      	str	r1, [r7, #8]
 8005a7e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005a84:	f001 fd86 	bl	8007594 <vPortEnterCritical>
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005a8e:	b25b      	sxtb	r3, r3
 8005a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a94:	d103      	bne.n	8005a9e <vQueueWaitForMessageRestricted+0x2a>
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005aa4:	b25b      	sxtb	r3, r3
 8005aa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aaa:	d103      	bne.n	8005ab4 <vQueueWaitForMessageRestricted+0x40>
 8005aac:	697b      	ldr	r3, [r7, #20]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ab4:	f001 fd9e 	bl	80075f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d106      	bne.n	8005ace <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	3324      	adds	r3, #36	; 0x24
 8005ac4:	687a      	ldr	r2, [r7, #4]
 8005ac6:	68b9      	ldr	r1, [r7, #8]
 8005ac8:	4618      	mov	r0, r3
 8005aca:	f000 fc77 	bl	80063bc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005ace:	6978      	ldr	r0, [r7, #20]
 8005ad0:	f7ff ff26 	bl	8005920 <prvUnlockQueue>
	}
 8005ad4:	bf00      	nop
 8005ad6:	3718      	adds	r7, #24
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}

08005adc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b08e      	sub	sp, #56	; 0x38
 8005ae0:	af04      	add	r7, sp, #16
 8005ae2:	60f8      	str	r0, [r7, #12]
 8005ae4:	60b9      	str	r1, [r7, #8]
 8005ae6:	607a      	str	r2, [r7, #4]
 8005ae8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005aea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d10a      	bne.n	8005b06 <xTaskCreateStatic+0x2a>
	__asm volatile
 8005af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005af4:	f383 8811 	msr	BASEPRI, r3
 8005af8:	f3bf 8f6f 	isb	sy
 8005afc:	f3bf 8f4f 	dsb	sy
 8005b00:	623b      	str	r3, [r7, #32]
}
 8005b02:	bf00      	nop
 8005b04:	e7fe      	b.n	8005b04 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005b06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d10a      	bne.n	8005b22 <xTaskCreateStatic+0x46>
	__asm volatile
 8005b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b10:	f383 8811 	msr	BASEPRI, r3
 8005b14:	f3bf 8f6f 	isb	sy
 8005b18:	f3bf 8f4f 	dsb	sy
 8005b1c:	61fb      	str	r3, [r7, #28]
}
 8005b1e:	bf00      	nop
 8005b20:	e7fe      	b.n	8005b20 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005b22:	235c      	movs	r3, #92	; 0x5c
 8005b24:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	2b5c      	cmp	r3, #92	; 0x5c
 8005b2a:	d00a      	beq.n	8005b42 <xTaskCreateStatic+0x66>
	__asm volatile
 8005b2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b30:	f383 8811 	msr	BASEPRI, r3
 8005b34:	f3bf 8f6f 	isb	sy
 8005b38:	f3bf 8f4f 	dsb	sy
 8005b3c:	61bb      	str	r3, [r7, #24]
}
 8005b3e:	bf00      	nop
 8005b40:	e7fe      	b.n	8005b40 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005b42:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005b44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d01e      	beq.n	8005b88 <xTaskCreateStatic+0xac>
 8005b4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d01b      	beq.n	8005b88 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005b50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b52:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005b58:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b5c:	2202      	movs	r2, #2
 8005b5e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005b62:	2300      	movs	r3, #0
 8005b64:	9303      	str	r3, [sp, #12]
 8005b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b68:	9302      	str	r3, [sp, #8]
 8005b6a:	f107 0314 	add.w	r3, r7, #20
 8005b6e:	9301      	str	r3, [sp, #4]
 8005b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b72:	9300      	str	r3, [sp, #0]
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	687a      	ldr	r2, [r7, #4]
 8005b78:	68b9      	ldr	r1, [r7, #8]
 8005b7a:	68f8      	ldr	r0, [r7, #12]
 8005b7c:	f000 f850 	bl	8005c20 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005b80:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005b82:	f000 f8dd 	bl	8005d40 <prvAddNewTaskToReadyList>
 8005b86:	e001      	b.n	8005b8c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005b8c:	697b      	ldr	r3, [r7, #20]
	}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	3728      	adds	r7, #40	; 0x28
 8005b92:	46bd      	mov	sp, r7
 8005b94:	bd80      	pop	{r7, pc}

08005b96 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005b96:	b580      	push	{r7, lr}
 8005b98:	b08c      	sub	sp, #48	; 0x30
 8005b9a:	af04      	add	r7, sp, #16
 8005b9c:	60f8      	str	r0, [r7, #12]
 8005b9e:	60b9      	str	r1, [r7, #8]
 8005ba0:	603b      	str	r3, [r7, #0]
 8005ba2:	4613      	mov	r3, r2
 8005ba4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005ba6:	88fb      	ldrh	r3, [r7, #6]
 8005ba8:	009b      	lsls	r3, r3, #2
 8005baa:	4618      	mov	r0, r3
 8005bac:	f001 fe14 	bl	80077d8 <pvPortMalloc>
 8005bb0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d00e      	beq.n	8005bd6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005bb8:	205c      	movs	r0, #92	; 0x5c
 8005bba:	f001 fe0d 	bl	80077d8 <pvPortMalloc>
 8005bbe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d003      	beq.n	8005bce <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005bc6:	69fb      	ldr	r3, [r7, #28]
 8005bc8:	697a      	ldr	r2, [r7, #20]
 8005bca:	631a      	str	r2, [r3, #48]	; 0x30
 8005bcc:	e005      	b.n	8005bda <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005bce:	6978      	ldr	r0, [r7, #20]
 8005bd0:	f001 fece 	bl	8007970 <vPortFree>
 8005bd4:	e001      	b.n	8005bda <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005bda:	69fb      	ldr	r3, [r7, #28]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d017      	beq.n	8005c10 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	2200      	movs	r2, #0
 8005be4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005be8:	88fa      	ldrh	r2, [r7, #6]
 8005bea:	2300      	movs	r3, #0
 8005bec:	9303      	str	r3, [sp, #12]
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	9302      	str	r3, [sp, #8]
 8005bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bf4:	9301      	str	r3, [sp, #4]
 8005bf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bf8:	9300      	str	r3, [sp, #0]
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	68b9      	ldr	r1, [r7, #8]
 8005bfe:	68f8      	ldr	r0, [r7, #12]
 8005c00:	f000 f80e 	bl	8005c20 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c04:	69f8      	ldr	r0, [r7, #28]
 8005c06:	f000 f89b 	bl	8005d40 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	61bb      	str	r3, [r7, #24]
 8005c0e:	e002      	b.n	8005c16 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005c10:	f04f 33ff 	mov.w	r3, #4294967295
 8005c14:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005c16:	69bb      	ldr	r3, [r7, #24]
	}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3720      	adds	r7, #32
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}

08005c20 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b088      	sub	sp, #32
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	60f8      	str	r0, [r7, #12]
 8005c28:	60b9      	str	r1, [r7, #8]
 8005c2a:	607a      	str	r2, [r7, #4]
 8005c2c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c30:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	009b      	lsls	r3, r3, #2
 8005c36:	461a      	mov	r2, r3
 8005c38:	21a5      	movs	r1, #165	; 0xa5
 8005c3a:	f001 ffef 	bl	8007c1c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005c48:	3b01      	subs	r3, #1
 8005c4a:	009b      	lsls	r3, r3, #2
 8005c4c:	4413      	add	r3, r2
 8005c4e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	f023 0307 	bic.w	r3, r3, #7
 8005c56:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005c58:	69bb      	ldr	r3, [r7, #24]
 8005c5a:	f003 0307 	and.w	r3, r3, #7
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00a      	beq.n	8005c78 <prvInitialiseNewTask+0x58>
	__asm volatile
 8005c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c66:	f383 8811 	msr	BASEPRI, r3
 8005c6a:	f3bf 8f6f 	isb	sy
 8005c6e:	f3bf 8f4f 	dsb	sy
 8005c72:	617b      	str	r3, [r7, #20]
}
 8005c74:	bf00      	nop
 8005c76:	e7fe      	b.n	8005c76 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d01f      	beq.n	8005cbe <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005c7e:	2300      	movs	r3, #0
 8005c80:	61fb      	str	r3, [r7, #28]
 8005c82:	e012      	b.n	8005caa <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005c84:	68ba      	ldr	r2, [r7, #8]
 8005c86:	69fb      	ldr	r3, [r7, #28]
 8005c88:	4413      	add	r3, r2
 8005c8a:	7819      	ldrb	r1, [r3, #0]
 8005c8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c8e:	69fb      	ldr	r3, [r7, #28]
 8005c90:	4413      	add	r3, r2
 8005c92:	3334      	adds	r3, #52	; 0x34
 8005c94:	460a      	mov	r2, r1
 8005c96:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005c98:	68ba      	ldr	r2, [r7, #8]
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	4413      	add	r3, r2
 8005c9e:	781b      	ldrb	r3, [r3, #0]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d006      	beq.n	8005cb2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ca4:	69fb      	ldr	r3, [r7, #28]
 8005ca6:	3301      	adds	r3, #1
 8005ca8:	61fb      	str	r3, [r7, #28]
 8005caa:	69fb      	ldr	r3, [r7, #28]
 8005cac:	2b0f      	cmp	r3, #15
 8005cae:	d9e9      	bls.n	8005c84 <prvInitialiseNewTask+0x64>
 8005cb0:	e000      	b.n	8005cb4 <prvInitialiseNewTask+0x94>
			{
				break;
 8005cb2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005cbc:	e003      	b.n	8005cc6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cc8:	2b37      	cmp	r3, #55	; 0x37
 8005cca:	d901      	bls.n	8005cd0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005ccc:	2337      	movs	r3, #55	; 0x37
 8005cce:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005cd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cd2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005cd4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cd8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005cda:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cde:	2200      	movs	r2, #0
 8005ce0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ce4:	3304      	adds	r3, #4
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f7fe fee4 	bl	8004ab4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cee:	3318      	adds	r3, #24
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f7fe fedf 	bl	8004ab4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cf8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005cfa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cfe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d04:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005d06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d0a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005d0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d0e:	2200      	movs	r2, #0
 8005d10:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005d12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005d1a:	683a      	ldr	r2, [r7, #0]
 8005d1c:	68f9      	ldr	r1, [r7, #12]
 8005d1e:	69b8      	ldr	r0, [r7, #24]
 8005d20:	f001 fb0c 	bl	800733c <pxPortInitialiseStack>
 8005d24:	4602      	mov	r2, r0
 8005d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d28:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d002      	beq.n	8005d36 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d36:	bf00      	nop
 8005d38:	3720      	adds	r7, #32
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}
	...

08005d40 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b082      	sub	sp, #8
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005d48:	f001 fc24 	bl	8007594 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005d4c:	4b2d      	ldr	r3, [pc, #180]	; (8005e04 <prvAddNewTaskToReadyList+0xc4>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	3301      	adds	r3, #1
 8005d52:	4a2c      	ldr	r2, [pc, #176]	; (8005e04 <prvAddNewTaskToReadyList+0xc4>)
 8005d54:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005d56:	4b2c      	ldr	r3, [pc, #176]	; (8005e08 <prvAddNewTaskToReadyList+0xc8>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d109      	bne.n	8005d72 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005d5e:	4a2a      	ldr	r2, [pc, #168]	; (8005e08 <prvAddNewTaskToReadyList+0xc8>)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005d64:	4b27      	ldr	r3, [pc, #156]	; (8005e04 <prvAddNewTaskToReadyList+0xc4>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d110      	bne.n	8005d8e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005d6c:	f000 fcb4 	bl	80066d8 <prvInitialiseTaskLists>
 8005d70:	e00d      	b.n	8005d8e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005d72:	4b26      	ldr	r3, [pc, #152]	; (8005e0c <prvAddNewTaskToReadyList+0xcc>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d109      	bne.n	8005d8e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005d7a:	4b23      	ldr	r3, [pc, #140]	; (8005e08 <prvAddNewTaskToReadyList+0xc8>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d802      	bhi.n	8005d8e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005d88:	4a1f      	ldr	r2, [pc, #124]	; (8005e08 <prvAddNewTaskToReadyList+0xc8>)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005d8e:	4b20      	ldr	r3, [pc, #128]	; (8005e10 <prvAddNewTaskToReadyList+0xd0>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	3301      	adds	r3, #1
 8005d94:	4a1e      	ldr	r2, [pc, #120]	; (8005e10 <prvAddNewTaskToReadyList+0xd0>)
 8005d96:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005d98:	4b1d      	ldr	r3, [pc, #116]	; (8005e10 <prvAddNewTaskToReadyList+0xd0>)
 8005d9a:	681a      	ldr	r2, [r3, #0]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005da4:	4b1b      	ldr	r3, [pc, #108]	; (8005e14 <prvAddNewTaskToReadyList+0xd4>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d903      	bls.n	8005db4 <prvAddNewTaskToReadyList+0x74>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db0:	4a18      	ldr	r2, [pc, #96]	; (8005e14 <prvAddNewTaskToReadyList+0xd4>)
 8005db2:	6013      	str	r3, [r2, #0]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005db8:	4613      	mov	r3, r2
 8005dba:	009b      	lsls	r3, r3, #2
 8005dbc:	4413      	add	r3, r2
 8005dbe:	009b      	lsls	r3, r3, #2
 8005dc0:	4a15      	ldr	r2, [pc, #84]	; (8005e18 <prvAddNewTaskToReadyList+0xd8>)
 8005dc2:	441a      	add	r2, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	3304      	adds	r3, #4
 8005dc8:	4619      	mov	r1, r3
 8005dca:	4610      	mov	r0, r2
 8005dcc:	f7fe fe7f 	bl	8004ace <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005dd0:	f001 fc10 	bl	80075f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005dd4:	4b0d      	ldr	r3, [pc, #52]	; (8005e0c <prvAddNewTaskToReadyList+0xcc>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d00e      	beq.n	8005dfa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005ddc:	4b0a      	ldr	r3, [pc, #40]	; (8005e08 <prvAddNewTaskToReadyList+0xc8>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005de6:	429a      	cmp	r2, r3
 8005de8:	d207      	bcs.n	8005dfa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005dea:	4b0c      	ldr	r3, [pc, #48]	; (8005e1c <prvAddNewTaskToReadyList+0xdc>)
 8005dec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005df0:	601a      	str	r2, [r3, #0]
 8005df2:	f3bf 8f4f 	dsb	sy
 8005df6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005dfa:	bf00      	nop
 8005dfc:	3708      	adds	r7, #8
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
 8005e02:	bf00      	nop
 8005e04:	20000d58 	.word	0x20000d58
 8005e08:	20000884 	.word	0x20000884
 8005e0c:	20000d64 	.word	0x20000d64
 8005e10:	20000d74 	.word	0x20000d74
 8005e14:	20000d60 	.word	0x20000d60
 8005e18:	20000888 	.word	0x20000888
 8005e1c:	e000ed04 	.word	0xe000ed04

08005e20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b084      	sub	sp, #16
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d017      	beq.n	8005e62 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005e32:	4b13      	ldr	r3, [pc, #76]	; (8005e80 <vTaskDelay+0x60>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d00a      	beq.n	8005e50 <vTaskDelay+0x30>
	__asm volatile
 8005e3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e3e:	f383 8811 	msr	BASEPRI, r3
 8005e42:	f3bf 8f6f 	isb	sy
 8005e46:	f3bf 8f4f 	dsb	sy
 8005e4a:	60bb      	str	r3, [r7, #8]
}
 8005e4c:	bf00      	nop
 8005e4e:	e7fe      	b.n	8005e4e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005e50:	f000 f880 	bl	8005f54 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005e54:	2100      	movs	r1, #0
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f000 feae 	bl	8006bb8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005e5c:	f000 f888 	bl	8005f70 <xTaskResumeAll>
 8005e60:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d107      	bne.n	8005e78 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005e68:	4b06      	ldr	r3, [pc, #24]	; (8005e84 <vTaskDelay+0x64>)
 8005e6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e6e:	601a      	str	r2, [r3, #0]
 8005e70:	f3bf 8f4f 	dsb	sy
 8005e74:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005e78:	bf00      	nop
 8005e7a:	3710      	adds	r7, #16
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}
 8005e80:	20000d80 	.word	0x20000d80
 8005e84:	e000ed04 	.word	0xe000ed04

08005e88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b08a      	sub	sp, #40	; 0x28
 8005e8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005e92:	2300      	movs	r3, #0
 8005e94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005e96:	463a      	mov	r2, r7
 8005e98:	1d39      	adds	r1, r7, #4
 8005e9a:	f107 0308 	add.w	r3, r7, #8
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f7fe fb48 	bl	8004534 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005ea4:	6839      	ldr	r1, [r7, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	68ba      	ldr	r2, [r7, #8]
 8005eaa:	9202      	str	r2, [sp, #8]
 8005eac:	9301      	str	r3, [sp, #4]
 8005eae:	2300      	movs	r3, #0
 8005eb0:	9300      	str	r3, [sp, #0]
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	460a      	mov	r2, r1
 8005eb6:	4921      	ldr	r1, [pc, #132]	; (8005f3c <vTaskStartScheduler+0xb4>)
 8005eb8:	4821      	ldr	r0, [pc, #132]	; (8005f40 <vTaskStartScheduler+0xb8>)
 8005eba:	f7ff fe0f 	bl	8005adc <xTaskCreateStatic>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	4a20      	ldr	r2, [pc, #128]	; (8005f44 <vTaskStartScheduler+0xbc>)
 8005ec2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005ec4:	4b1f      	ldr	r3, [pc, #124]	; (8005f44 <vTaskStartScheduler+0xbc>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d002      	beq.n	8005ed2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	617b      	str	r3, [r7, #20]
 8005ed0:	e001      	b.n	8005ed6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d102      	bne.n	8005ee2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005edc:	f000 fec0 	bl	8006c60 <xTimerCreateTimerTask>
 8005ee0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d116      	bne.n	8005f16 <vTaskStartScheduler+0x8e>
	__asm volatile
 8005ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005eec:	f383 8811 	msr	BASEPRI, r3
 8005ef0:	f3bf 8f6f 	isb	sy
 8005ef4:	f3bf 8f4f 	dsb	sy
 8005ef8:	613b      	str	r3, [r7, #16]
}
 8005efa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005efc:	4b12      	ldr	r3, [pc, #72]	; (8005f48 <vTaskStartScheduler+0xc0>)
 8005efe:	f04f 32ff 	mov.w	r2, #4294967295
 8005f02:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005f04:	4b11      	ldr	r3, [pc, #68]	; (8005f4c <vTaskStartScheduler+0xc4>)
 8005f06:	2201      	movs	r2, #1
 8005f08:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005f0a:	4b11      	ldr	r3, [pc, #68]	; (8005f50 <vTaskStartScheduler+0xc8>)
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005f10:	f001 fa9e 	bl	8007450 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005f14:	e00e      	b.n	8005f34 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f1c:	d10a      	bne.n	8005f34 <vTaskStartScheduler+0xac>
	__asm volatile
 8005f1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f22:	f383 8811 	msr	BASEPRI, r3
 8005f26:	f3bf 8f6f 	isb	sy
 8005f2a:	f3bf 8f4f 	dsb	sy
 8005f2e:	60fb      	str	r3, [r7, #12]
}
 8005f30:	bf00      	nop
 8005f32:	e7fe      	b.n	8005f32 <vTaskStartScheduler+0xaa>
}
 8005f34:	bf00      	nop
 8005f36:	3718      	adds	r7, #24
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}
 8005f3c:	08008874 	.word	0x08008874
 8005f40:	080066a9 	.word	0x080066a9
 8005f44:	20000d7c 	.word	0x20000d7c
 8005f48:	20000d78 	.word	0x20000d78
 8005f4c:	20000d64 	.word	0x20000d64
 8005f50:	20000d5c 	.word	0x20000d5c

08005f54 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005f54:	b480      	push	{r7}
 8005f56:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005f58:	4b04      	ldr	r3, [pc, #16]	; (8005f6c <vTaskSuspendAll+0x18>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	3301      	adds	r3, #1
 8005f5e:	4a03      	ldr	r2, [pc, #12]	; (8005f6c <vTaskSuspendAll+0x18>)
 8005f60:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005f62:	bf00      	nop
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr
 8005f6c:	20000d80 	.word	0x20000d80

08005f70 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b084      	sub	sp, #16
 8005f74:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005f76:	2300      	movs	r3, #0
 8005f78:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005f7e:	4b42      	ldr	r3, [pc, #264]	; (8006088 <xTaskResumeAll+0x118>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d10a      	bne.n	8005f9c <xTaskResumeAll+0x2c>
	__asm volatile
 8005f86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f8a:	f383 8811 	msr	BASEPRI, r3
 8005f8e:	f3bf 8f6f 	isb	sy
 8005f92:	f3bf 8f4f 	dsb	sy
 8005f96:	603b      	str	r3, [r7, #0]
}
 8005f98:	bf00      	nop
 8005f9a:	e7fe      	b.n	8005f9a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005f9c:	f001 fafa 	bl	8007594 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005fa0:	4b39      	ldr	r3, [pc, #228]	; (8006088 <xTaskResumeAll+0x118>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	3b01      	subs	r3, #1
 8005fa6:	4a38      	ldr	r2, [pc, #224]	; (8006088 <xTaskResumeAll+0x118>)
 8005fa8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005faa:	4b37      	ldr	r3, [pc, #220]	; (8006088 <xTaskResumeAll+0x118>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d162      	bne.n	8006078 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005fb2:	4b36      	ldr	r3, [pc, #216]	; (800608c <xTaskResumeAll+0x11c>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d05e      	beq.n	8006078 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005fba:	e02f      	b.n	800601c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fbc:	4b34      	ldr	r3, [pc, #208]	; (8006090 <xTaskResumeAll+0x120>)
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	68db      	ldr	r3, [r3, #12]
 8005fc2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	3318      	adds	r3, #24
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f7fe fddd 	bl	8004b88 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	3304      	adds	r3, #4
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f7fe fdd8 	bl	8004b88 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fdc:	4b2d      	ldr	r3, [pc, #180]	; (8006094 <xTaskResumeAll+0x124>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	429a      	cmp	r2, r3
 8005fe2:	d903      	bls.n	8005fec <xTaskResumeAll+0x7c>
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fe8:	4a2a      	ldr	r2, [pc, #168]	; (8006094 <xTaskResumeAll+0x124>)
 8005fea:	6013      	str	r3, [r2, #0]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	4413      	add	r3, r2
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	4a27      	ldr	r2, [pc, #156]	; (8006098 <xTaskResumeAll+0x128>)
 8005ffa:	441a      	add	r2, r3
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	3304      	adds	r3, #4
 8006000:	4619      	mov	r1, r3
 8006002:	4610      	mov	r0, r2
 8006004:	f7fe fd63 	bl	8004ace <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800600c:	4b23      	ldr	r3, [pc, #140]	; (800609c <xTaskResumeAll+0x12c>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006012:	429a      	cmp	r2, r3
 8006014:	d302      	bcc.n	800601c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8006016:	4b22      	ldr	r3, [pc, #136]	; (80060a0 <xTaskResumeAll+0x130>)
 8006018:	2201      	movs	r2, #1
 800601a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800601c:	4b1c      	ldr	r3, [pc, #112]	; (8006090 <xTaskResumeAll+0x120>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d1cb      	bne.n	8005fbc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d001      	beq.n	800602e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800602a:	f000 fbf3 	bl	8006814 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800602e:	4b1d      	ldr	r3, [pc, #116]	; (80060a4 <xTaskResumeAll+0x134>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d010      	beq.n	800605c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800603a:	f000 f847 	bl	80060cc <xTaskIncrementTick>
 800603e:	4603      	mov	r3, r0
 8006040:	2b00      	cmp	r3, #0
 8006042:	d002      	beq.n	800604a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006044:	4b16      	ldr	r3, [pc, #88]	; (80060a0 <xTaskResumeAll+0x130>)
 8006046:	2201      	movs	r2, #1
 8006048:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	3b01      	subs	r3, #1
 800604e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d1f1      	bne.n	800603a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8006056:	4b13      	ldr	r3, [pc, #76]	; (80060a4 <xTaskResumeAll+0x134>)
 8006058:	2200      	movs	r2, #0
 800605a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800605c:	4b10      	ldr	r3, [pc, #64]	; (80060a0 <xTaskResumeAll+0x130>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d009      	beq.n	8006078 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006064:	2301      	movs	r3, #1
 8006066:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006068:	4b0f      	ldr	r3, [pc, #60]	; (80060a8 <xTaskResumeAll+0x138>)
 800606a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800606e:	601a      	str	r2, [r3, #0]
 8006070:	f3bf 8f4f 	dsb	sy
 8006074:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006078:	f001 fabc 	bl	80075f4 <vPortExitCritical>

	return xAlreadyYielded;
 800607c:	68bb      	ldr	r3, [r7, #8]
}
 800607e:	4618      	mov	r0, r3
 8006080:	3710      	adds	r7, #16
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}
 8006086:	bf00      	nop
 8006088:	20000d80 	.word	0x20000d80
 800608c:	20000d58 	.word	0x20000d58
 8006090:	20000d18 	.word	0x20000d18
 8006094:	20000d60 	.word	0x20000d60
 8006098:	20000888 	.word	0x20000888
 800609c:	20000884 	.word	0x20000884
 80060a0:	20000d6c 	.word	0x20000d6c
 80060a4:	20000d68 	.word	0x20000d68
 80060a8:	e000ed04 	.word	0xe000ed04

080060ac <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80060b2:	4b05      	ldr	r3, [pc, #20]	; (80060c8 <xTaskGetTickCount+0x1c>)
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80060b8:	687b      	ldr	r3, [r7, #4]
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	370c      	adds	r7, #12
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr
 80060c6:	bf00      	nop
 80060c8:	20000d5c 	.word	0x20000d5c

080060cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b086      	sub	sp, #24
 80060d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80060d2:	2300      	movs	r3, #0
 80060d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060d6:	4b4f      	ldr	r3, [pc, #316]	; (8006214 <xTaskIncrementTick+0x148>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	f040 808f 	bne.w	80061fe <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80060e0:	4b4d      	ldr	r3, [pc, #308]	; (8006218 <xTaskIncrementTick+0x14c>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	3301      	adds	r3, #1
 80060e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80060e8:	4a4b      	ldr	r2, [pc, #300]	; (8006218 <xTaskIncrementTick+0x14c>)
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d120      	bne.n	8006136 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80060f4:	4b49      	ldr	r3, [pc, #292]	; (800621c <xTaskIncrementTick+0x150>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d00a      	beq.n	8006114 <xTaskIncrementTick+0x48>
	__asm volatile
 80060fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006102:	f383 8811 	msr	BASEPRI, r3
 8006106:	f3bf 8f6f 	isb	sy
 800610a:	f3bf 8f4f 	dsb	sy
 800610e:	603b      	str	r3, [r7, #0]
}
 8006110:	bf00      	nop
 8006112:	e7fe      	b.n	8006112 <xTaskIncrementTick+0x46>
 8006114:	4b41      	ldr	r3, [pc, #260]	; (800621c <xTaskIncrementTick+0x150>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	60fb      	str	r3, [r7, #12]
 800611a:	4b41      	ldr	r3, [pc, #260]	; (8006220 <xTaskIncrementTick+0x154>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a3f      	ldr	r2, [pc, #252]	; (800621c <xTaskIncrementTick+0x150>)
 8006120:	6013      	str	r3, [r2, #0]
 8006122:	4a3f      	ldr	r2, [pc, #252]	; (8006220 <xTaskIncrementTick+0x154>)
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6013      	str	r3, [r2, #0]
 8006128:	4b3e      	ldr	r3, [pc, #248]	; (8006224 <xTaskIncrementTick+0x158>)
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	3301      	adds	r3, #1
 800612e:	4a3d      	ldr	r2, [pc, #244]	; (8006224 <xTaskIncrementTick+0x158>)
 8006130:	6013      	str	r3, [r2, #0]
 8006132:	f000 fb6f 	bl	8006814 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006136:	4b3c      	ldr	r3, [pc, #240]	; (8006228 <xTaskIncrementTick+0x15c>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	693a      	ldr	r2, [r7, #16]
 800613c:	429a      	cmp	r2, r3
 800613e:	d349      	bcc.n	80061d4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006140:	4b36      	ldr	r3, [pc, #216]	; (800621c <xTaskIncrementTick+0x150>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d104      	bne.n	8006154 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800614a:	4b37      	ldr	r3, [pc, #220]	; (8006228 <xTaskIncrementTick+0x15c>)
 800614c:	f04f 32ff 	mov.w	r2, #4294967295
 8006150:	601a      	str	r2, [r3, #0]
					break;
 8006152:	e03f      	b.n	80061d4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006154:	4b31      	ldr	r3, [pc, #196]	; (800621c <xTaskIncrementTick+0x150>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	68db      	ldr	r3, [r3, #12]
 800615a:	68db      	ldr	r3, [r3, #12]
 800615c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006164:	693a      	ldr	r2, [r7, #16]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	429a      	cmp	r2, r3
 800616a:	d203      	bcs.n	8006174 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800616c:	4a2e      	ldr	r2, [pc, #184]	; (8006228 <xTaskIncrementTick+0x15c>)
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006172:	e02f      	b.n	80061d4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	3304      	adds	r3, #4
 8006178:	4618      	mov	r0, r3
 800617a:	f7fe fd05 	bl	8004b88 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800617e:	68bb      	ldr	r3, [r7, #8]
 8006180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006182:	2b00      	cmp	r3, #0
 8006184:	d004      	beq.n	8006190 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	3318      	adds	r3, #24
 800618a:	4618      	mov	r0, r3
 800618c:	f7fe fcfc 	bl	8004b88 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006194:	4b25      	ldr	r3, [pc, #148]	; (800622c <xTaskIncrementTick+0x160>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	429a      	cmp	r2, r3
 800619a:	d903      	bls.n	80061a4 <xTaskIncrementTick+0xd8>
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061a0:	4a22      	ldr	r2, [pc, #136]	; (800622c <xTaskIncrementTick+0x160>)
 80061a2:	6013      	str	r3, [r2, #0]
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061a8:	4613      	mov	r3, r2
 80061aa:	009b      	lsls	r3, r3, #2
 80061ac:	4413      	add	r3, r2
 80061ae:	009b      	lsls	r3, r3, #2
 80061b0:	4a1f      	ldr	r2, [pc, #124]	; (8006230 <xTaskIncrementTick+0x164>)
 80061b2:	441a      	add	r2, r3
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	3304      	adds	r3, #4
 80061b8:	4619      	mov	r1, r3
 80061ba:	4610      	mov	r0, r2
 80061bc:	f7fe fc87 	bl	8004ace <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061c4:	4b1b      	ldr	r3, [pc, #108]	; (8006234 <xTaskIncrementTick+0x168>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ca:	429a      	cmp	r2, r3
 80061cc:	d3b8      	bcc.n	8006140 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80061ce:	2301      	movs	r3, #1
 80061d0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80061d2:	e7b5      	b.n	8006140 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80061d4:	4b17      	ldr	r3, [pc, #92]	; (8006234 <xTaskIncrementTick+0x168>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061da:	4915      	ldr	r1, [pc, #84]	; (8006230 <xTaskIncrementTick+0x164>)
 80061dc:	4613      	mov	r3, r2
 80061de:	009b      	lsls	r3, r3, #2
 80061e0:	4413      	add	r3, r2
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	440b      	add	r3, r1
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d901      	bls.n	80061f0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80061ec:	2301      	movs	r3, #1
 80061ee:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80061f0:	4b11      	ldr	r3, [pc, #68]	; (8006238 <xTaskIncrementTick+0x16c>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d007      	beq.n	8006208 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80061f8:	2301      	movs	r3, #1
 80061fa:	617b      	str	r3, [r7, #20]
 80061fc:	e004      	b.n	8006208 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80061fe:	4b0f      	ldr	r3, [pc, #60]	; (800623c <xTaskIncrementTick+0x170>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	3301      	adds	r3, #1
 8006204:	4a0d      	ldr	r2, [pc, #52]	; (800623c <xTaskIncrementTick+0x170>)
 8006206:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006208:	697b      	ldr	r3, [r7, #20]
}
 800620a:	4618      	mov	r0, r3
 800620c:	3718      	adds	r7, #24
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
 8006212:	bf00      	nop
 8006214:	20000d80 	.word	0x20000d80
 8006218:	20000d5c 	.word	0x20000d5c
 800621c:	20000d10 	.word	0x20000d10
 8006220:	20000d14 	.word	0x20000d14
 8006224:	20000d70 	.word	0x20000d70
 8006228:	20000d78 	.word	0x20000d78
 800622c:	20000d60 	.word	0x20000d60
 8006230:	20000888 	.word	0x20000888
 8006234:	20000884 	.word	0x20000884
 8006238:	20000d6c 	.word	0x20000d6c
 800623c:	20000d68 	.word	0x20000d68

08006240 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006240:	b480      	push	{r7}
 8006242:	b085      	sub	sp, #20
 8006244:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006246:	4b28      	ldr	r3, [pc, #160]	; (80062e8 <vTaskSwitchContext+0xa8>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d003      	beq.n	8006256 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800624e:	4b27      	ldr	r3, [pc, #156]	; (80062ec <vTaskSwitchContext+0xac>)
 8006250:	2201      	movs	r2, #1
 8006252:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006254:	e041      	b.n	80062da <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8006256:	4b25      	ldr	r3, [pc, #148]	; (80062ec <vTaskSwitchContext+0xac>)
 8006258:	2200      	movs	r2, #0
 800625a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800625c:	4b24      	ldr	r3, [pc, #144]	; (80062f0 <vTaskSwitchContext+0xb0>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	60fb      	str	r3, [r7, #12]
 8006262:	e010      	b.n	8006286 <vTaskSwitchContext+0x46>
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d10a      	bne.n	8006280 <vTaskSwitchContext+0x40>
	__asm volatile
 800626a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800626e:	f383 8811 	msr	BASEPRI, r3
 8006272:	f3bf 8f6f 	isb	sy
 8006276:	f3bf 8f4f 	dsb	sy
 800627a:	607b      	str	r3, [r7, #4]
}
 800627c:	bf00      	nop
 800627e:	e7fe      	b.n	800627e <vTaskSwitchContext+0x3e>
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	3b01      	subs	r3, #1
 8006284:	60fb      	str	r3, [r7, #12]
 8006286:	491b      	ldr	r1, [pc, #108]	; (80062f4 <vTaskSwitchContext+0xb4>)
 8006288:	68fa      	ldr	r2, [r7, #12]
 800628a:	4613      	mov	r3, r2
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	4413      	add	r3, r2
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	440b      	add	r3, r1
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d0e4      	beq.n	8006264 <vTaskSwitchContext+0x24>
 800629a:	68fa      	ldr	r2, [r7, #12]
 800629c:	4613      	mov	r3, r2
 800629e:	009b      	lsls	r3, r3, #2
 80062a0:	4413      	add	r3, r2
 80062a2:	009b      	lsls	r3, r3, #2
 80062a4:	4a13      	ldr	r2, [pc, #76]	; (80062f4 <vTaskSwitchContext+0xb4>)
 80062a6:	4413      	add	r3, r2
 80062a8:	60bb      	str	r3, [r7, #8]
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	685a      	ldr	r2, [r3, #4]
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	605a      	str	r2, [r3, #4]
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	685a      	ldr	r2, [r3, #4]
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	3308      	adds	r3, #8
 80062bc:	429a      	cmp	r2, r3
 80062be:	d104      	bne.n	80062ca <vTaskSwitchContext+0x8a>
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	685a      	ldr	r2, [r3, #4]
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	605a      	str	r2, [r3, #4]
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	68db      	ldr	r3, [r3, #12]
 80062d0:	4a09      	ldr	r2, [pc, #36]	; (80062f8 <vTaskSwitchContext+0xb8>)
 80062d2:	6013      	str	r3, [r2, #0]
 80062d4:	4a06      	ldr	r2, [pc, #24]	; (80062f0 <vTaskSwitchContext+0xb0>)
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	6013      	str	r3, [r2, #0]
}
 80062da:	bf00      	nop
 80062dc:	3714      	adds	r7, #20
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr
 80062e6:	bf00      	nop
 80062e8:	20000d80 	.word	0x20000d80
 80062ec:	20000d6c 	.word	0x20000d6c
 80062f0:	20000d60 	.word	0x20000d60
 80062f4:	20000888 	.word	0x20000888
 80062f8:	20000884 	.word	0x20000884

080062fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b084      	sub	sp, #16
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
 8006304:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d10a      	bne.n	8006322 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800630c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006310:	f383 8811 	msr	BASEPRI, r3
 8006314:	f3bf 8f6f 	isb	sy
 8006318:	f3bf 8f4f 	dsb	sy
 800631c:	60fb      	str	r3, [r7, #12]
}
 800631e:	bf00      	nop
 8006320:	e7fe      	b.n	8006320 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006322:	4b07      	ldr	r3, [pc, #28]	; (8006340 <vTaskPlaceOnEventList+0x44>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	3318      	adds	r3, #24
 8006328:	4619      	mov	r1, r3
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f7fe fbf3 	bl	8004b16 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006330:	2101      	movs	r1, #1
 8006332:	6838      	ldr	r0, [r7, #0]
 8006334:	f000 fc40 	bl	8006bb8 <prvAddCurrentTaskToDelayedList>
}
 8006338:	bf00      	nop
 800633a:	3710      	adds	r7, #16
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}
 8006340:	20000884 	.word	0x20000884

08006344 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b086      	sub	sp, #24
 8006348:	af00      	add	r7, sp, #0
 800634a:	60f8      	str	r0, [r7, #12]
 800634c:	60b9      	str	r1, [r7, #8]
 800634e:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d10a      	bne.n	800636c <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 8006356:	f04f 0350 	mov.w	r3, #80	; 0x50
 800635a:	f383 8811 	msr	BASEPRI, r3
 800635e:	f3bf 8f6f 	isb	sy
 8006362:	f3bf 8f4f 	dsb	sy
 8006366:	617b      	str	r3, [r7, #20]
}
 8006368:	bf00      	nop
 800636a:	e7fe      	b.n	800636a <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 800636c:	4b11      	ldr	r3, [pc, #68]	; (80063b4 <vTaskPlaceOnUnorderedEventList+0x70>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d10a      	bne.n	800638a <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 8006374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006378:	f383 8811 	msr	BASEPRI, r3
 800637c:	f3bf 8f6f 	isb	sy
 8006380:	f3bf 8f4f 	dsb	sy
 8006384:	613b      	str	r3, [r7, #16]
}
 8006386:	bf00      	nop
 8006388:	e7fe      	b.n	8006388 <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 800638a:	4b0b      	ldr	r3, [pc, #44]	; (80063b8 <vTaskPlaceOnUnorderedEventList+0x74>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	68ba      	ldr	r2, [r7, #8]
 8006390:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006394:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006396:	4b08      	ldr	r3, [pc, #32]	; (80063b8 <vTaskPlaceOnUnorderedEventList+0x74>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	3318      	adds	r3, #24
 800639c:	4619      	mov	r1, r3
 800639e:	68f8      	ldr	r0, [r7, #12]
 80063a0:	f7fe fb95 	bl	8004ace <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80063a4:	2101      	movs	r1, #1
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f000 fc06 	bl	8006bb8 <prvAddCurrentTaskToDelayedList>
}
 80063ac:	bf00      	nop
 80063ae:	3718      	adds	r7, #24
 80063b0:	46bd      	mov	sp, r7
 80063b2:	bd80      	pop	{r7, pc}
 80063b4:	20000d80 	.word	0x20000d80
 80063b8:	20000884 	.word	0x20000884

080063bc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b086      	sub	sp, #24
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	60f8      	str	r0, [r7, #12]
 80063c4:	60b9      	str	r1, [r7, #8]
 80063c6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d10a      	bne.n	80063e4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80063ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063d2:	f383 8811 	msr	BASEPRI, r3
 80063d6:	f3bf 8f6f 	isb	sy
 80063da:	f3bf 8f4f 	dsb	sy
 80063de:	617b      	str	r3, [r7, #20]
}
 80063e0:	bf00      	nop
 80063e2:	e7fe      	b.n	80063e2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80063e4:	4b0a      	ldr	r3, [pc, #40]	; (8006410 <vTaskPlaceOnEventListRestricted+0x54>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	3318      	adds	r3, #24
 80063ea:	4619      	mov	r1, r3
 80063ec:	68f8      	ldr	r0, [r7, #12]
 80063ee:	f7fe fb6e 	bl	8004ace <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d002      	beq.n	80063fe <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80063f8:	f04f 33ff 	mov.w	r3, #4294967295
 80063fc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80063fe:	6879      	ldr	r1, [r7, #4]
 8006400:	68b8      	ldr	r0, [r7, #8]
 8006402:	f000 fbd9 	bl	8006bb8 <prvAddCurrentTaskToDelayedList>
	}
 8006406:	bf00      	nop
 8006408:	3718      	adds	r7, #24
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	20000884 	.word	0x20000884

08006414 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b086      	sub	sp, #24
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	68db      	ldr	r3, [r3, #12]
 8006422:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d10a      	bne.n	8006440 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800642a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800642e:	f383 8811 	msr	BASEPRI, r3
 8006432:	f3bf 8f6f 	isb	sy
 8006436:	f3bf 8f4f 	dsb	sy
 800643a:	60fb      	str	r3, [r7, #12]
}
 800643c:	bf00      	nop
 800643e:	e7fe      	b.n	800643e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	3318      	adds	r3, #24
 8006444:	4618      	mov	r0, r3
 8006446:	f7fe fb9f 	bl	8004b88 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800644a:	4b1e      	ldr	r3, [pc, #120]	; (80064c4 <xTaskRemoveFromEventList+0xb0>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d11d      	bne.n	800648e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	3304      	adds	r3, #4
 8006456:	4618      	mov	r0, r3
 8006458:	f7fe fb96 	bl	8004b88 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006460:	4b19      	ldr	r3, [pc, #100]	; (80064c8 <xTaskRemoveFromEventList+0xb4>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	429a      	cmp	r2, r3
 8006466:	d903      	bls.n	8006470 <xTaskRemoveFromEventList+0x5c>
 8006468:	693b      	ldr	r3, [r7, #16]
 800646a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800646c:	4a16      	ldr	r2, [pc, #88]	; (80064c8 <xTaskRemoveFromEventList+0xb4>)
 800646e:	6013      	str	r3, [r2, #0]
 8006470:	693b      	ldr	r3, [r7, #16]
 8006472:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006474:	4613      	mov	r3, r2
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	4413      	add	r3, r2
 800647a:	009b      	lsls	r3, r3, #2
 800647c:	4a13      	ldr	r2, [pc, #76]	; (80064cc <xTaskRemoveFromEventList+0xb8>)
 800647e:	441a      	add	r2, r3
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	3304      	adds	r3, #4
 8006484:	4619      	mov	r1, r3
 8006486:	4610      	mov	r0, r2
 8006488:	f7fe fb21 	bl	8004ace <vListInsertEnd>
 800648c:	e005      	b.n	800649a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	3318      	adds	r3, #24
 8006492:	4619      	mov	r1, r3
 8006494:	480e      	ldr	r0, [pc, #56]	; (80064d0 <xTaskRemoveFromEventList+0xbc>)
 8006496:	f7fe fb1a 	bl	8004ace <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800649e:	4b0d      	ldr	r3, [pc, #52]	; (80064d4 <xTaskRemoveFromEventList+0xc0>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064a4:	429a      	cmp	r2, r3
 80064a6:	d905      	bls.n	80064b4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80064a8:	2301      	movs	r3, #1
 80064aa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80064ac:	4b0a      	ldr	r3, [pc, #40]	; (80064d8 <xTaskRemoveFromEventList+0xc4>)
 80064ae:	2201      	movs	r2, #1
 80064b0:	601a      	str	r2, [r3, #0]
 80064b2:	e001      	b.n	80064b8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80064b4:	2300      	movs	r3, #0
 80064b6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80064b8:	697b      	ldr	r3, [r7, #20]
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3718      	adds	r7, #24
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	bf00      	nop
 80064c4:	20000d80 	.word	0x20000d80
 80064c8:	20000d60 	.word	0x20000d60
 80064cc:	20000888 	.word	0x20000888
 80064d0:	20000d18 	.word	0x20000d18
 80064d4:	20000884 	.word	0x20000884
 80064d8:	20000d6c 	.word	0x20000d6c

080064dc <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b086      	sub	sp, #24
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
 80064e4:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80064e6:	4b29      	ldr	r3, [pc, #164]	; (800658c <vTaskRemoveFromUnorderedEventList+0xb0>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d10a      	bne.n	8006504 <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 80064ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064f2:	f383 8811 	msr	BASEPRI, r3
 80064f6:	f3bf 8f6f 	isb	sy
 80064fa:	f3bf 8f4f 	dsb	sy
 80064fe:	613b      	str	r3, [r7, #16]
}
 8006500:	bf00      	nop
 8006502:	e7fe      	b.n	8006502 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d10a      	bne.n	8006530 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 800651a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800651e:	f383 8811 	msr	BASEPRI, r3
 8006522:	f3bf 8f6f 	isb	sy
 8006526:	f3bf 8f4f 	dsb	sy
 800652a:	60fb      	str	r3, [r7, #12]
}
 800652c:	bf00      	nop
 800652e:	e7fe      	b.n	800652e <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f7fe fb29 	bl	8004b88 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	3304      	adds	r3, #4
 800653a:	4618      	mov	r0, r3
 800653c:	f7fe fb24 	bl	8004b88 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006544:	4b12      	ldr	r3, [pc, #72]	; (8006590 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	429a      	cmp	r2, r3
 800654a:	d903      	bls.n	8006554 <vTaskRemoveFromUnorderedEventList+0x78>
 800654c:	697b      	ldr	r3, [r7, #20]
 800654e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006550:	4a0f      	ldr	r2, [pc, #60]	; (8006590 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8006552:	6013      	str	r3, [r2, #0]
 8006554:	697b      	ldr	r3, [r7, #20]
 8006556:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006558:	4613      	mov	r3, r2
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	4413      	add	r3, r2
 800655e:	009b      	lsls	r3, r3, #2
 8006560:	4a0c      	ldr	r2, [pc, #48]	; (8006594 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8006562:	441a      	add	r2, r3
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	3304      	adds	r3, #4
 8006568:	4619      	mov	r1, r3
 800656a:	4610      	mov	r0, r2
 800656c:	f7fe faaf 	bl	8004ace <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006574:	4b08      	ldr	r3, [pc, #32]	; (8006598 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800657a:	429a      	cmp	r2, r3
 800657c:	d902      	bls.n	8006584 <vTaskRemoveFromUnorderedEventList+0xa8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 800657e:	4b07      	ldr	r3, [pc, #28]	; (800659c <vTaskRemoveFromUnorderedEventList+0xc0>)
 8006580:	2201      	movs	r2, #1
 8006582:	601a      	str	r2, [r3, #0]
	}
}
 8006584:	bf00      	nop
 8006586:	3718      	adds	r7, #24
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}
 800658c:	20000d80 	.word	0x20000d80
 8006590:	20000d60 	.word	0x20000d60
 8006594:	20000888 	.word	0x20000888
 8006598:	20000884 	.word	0x20000884
 800659c:	20000d6c 	.word	0x20000d6c

080065a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80065a8:	4b06      	ldr	r3, [pc, #24]	; (80065c4 <vTaskInternalSetTimeOutState+0x24>)
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80065b0:	4b05      	ldr	r3, [pc, #20]	; (80065c8 <vTaskInternalSetTimeOutState+0x28>)
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	605a      	str	r2, [r3, #4]
}
 80065b8:	bf00      	nop
 80065ba:	370c      	adds	r7, #12
 80065bc:	46bd      	mov	sp, r7
 80065be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c2:	4770      	bx	lr
 80065c4:	20000d70 	.word	0x20000d70
 80065c8:	20000d5c 	.word	0x20000d5c

080065cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b088      	sub	sp, #32
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d10a      	bne.n	80065f2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80065dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065e0:	f383 8811 	msr	BASEPRI, r3
 80065e4:	f3bf 8f6f 	isb	sy
 80065e8:	f3bf 8f4f 	dsb	sy
 80065ec:	613b      	str	r3, [r7, #16]
}
 80065ee:	bf00      	nop
 80065f0:	e7fe      	b.n	80065f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d10a      	bne.n	800660e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80065f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065fc:	f383 8811 	msr	BASEPRI, r3
 8006600:	f3bf 8f6f 	isb	sy
 8006604:	f3bf 8f4f 	dsb	sy
 8006608:	60fb      	str	r3, [r7, #12]
}
 800660a:	bf00      	nop
 800660c:	e7fe      	b.n	800660c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800660e:	f000 ffc1 	bl	8007594 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006612:	4b1d      	ldr	r3, [pc, #116]	; (8006688 <xTaskCheckForTimeOut+0xbc>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	69ba      	ldr	r2, [r7, #24]
 800661e:	1ad3      	subs	r3, r2, r3
 8006620:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800662a:	d102      	bne.n	8006632 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800662c:	2300      	movs	r3, #0
 800662e:	61fb      	str	r3, [r7, #28]
 8006630:	e023      	b.n	800667a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	4b15      	ldr	r3, [pc, #84]	; (800668c <xTaskCheckForTimeOut+0xc0>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	429a      	cmp	r2, r3
 800663c:	d007      	beq.n	800664e <xTaskCheckForTimeOut+0x82>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	69ba      	ldr	r2, [r7, #24]
 8006644:	429a      	cmp	r2, r3
 8006646:	d302      	bcc.n	800664e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006648:	2301      	movs	r3, #1
 800664a:	61fb      	str	r3, [r7, #28]
 800664c:	e015      	b.n	800667a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	697a      	ldr	r2, [r7, #20]
 8006654:	429a      	cmp	r2, r3
 8006656:	d20b      	bcs.n	8006670 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	1ad2      	subs	r2, r2, r3
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f7ff ff9b 	bl	80065a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800666a:	2300      	movs	r3, #0
 800666c:	61fb      	str	r3, [r7, #28]
 800666e:	e004      	b.n	800667a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006670:	683b      	ldr	r3, [r7, #0]
 8006672:	2200      	movs	r2, #0
 8006674:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006676:	2301      	movs	r3, #1
 8006678:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800667a:	f000 ffbb 	bl	80075f4 <vPortExitCritical>

	return xReturn;
 800667e:	69fb      	ldr	r3, [r7, #28]
}
 8006680:	4618      	mov	r0, r3
 8006682:	3720      	adds	r7, #32
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}
 8006688:	20000d5c 	.word	0x20000d5c
 800668c:	20000d70 	.word	0x20000d70

08006690 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006690:	b480      	push	{r7}
 8006692:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006694:	4b03      	ldr	r3, [pc, #12]	; (80066a4 <vTaskMissedYield+0x14>)
 8006696:	2201      	movs	r2, #1
 8006698:	601a      	str	r2, [r3, #0]
}
 800669a:	bf00      	nop
 800669c:	46bd      	mov	sp, r7
 800669e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a2:	4770      	bx	lr
 80066a4:	20000d6c 	.word	0x20000d6c

080066a8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b082      	sub	sp, #8
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80066b0:	f000 f852 	bl	8006758 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80066b4:	4b06      	ldr	r3, [pc, #24]	; (80066d0 <prvIdleTask+0x28>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d9f9      	bls.n	80066b0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80066bc:	4b05      	ldr	r3, [pc, #20]	; (80066d4 <prvIdleTask+0x2c>)
 80066be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066c2:	601a      	str	r2, [r3, #0]
 80066c4:	f3bf 8f4f 	dsb	sy
 80066c8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80066cc:	e7f0      	b.n	80066b0 <prvIdleTask+0x8>
 80066ce:	bf00      	nop
 80066d0:	20000888 	.word	0x20000888
 80066d4:	e000ed04 	.word	0xe000ed04

080066d8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b082      	sub	sp, #8
 80066dc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80066de:	2300      	movs	r3, #0
 80066e0:	607b      	str	r3, [r7, #4]
 80066e2:	e00c      	b.n	80066fe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80066e4:	687a      	ldr	r2, [r7, #4]
 80066e6:	4613      	mov	r3, r2
 80066e8:	009b      	lsls	r3, r3, #2
 80066ea:	4413      	add	r3, r2
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	4a12      	ldr	r2, [pc, #72]	; (8006738 <prvInitialiseTaskLists+0x60>)
 80066f0:	4413      	add	r3, r2
 80066f2:	4618      	mov	r0, r3
 80066f4:	f7fe f9be 	bl	8004a74 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	3301      	adds	r3, #1
 80066fc:	607b      	str	r3, [r7, #4]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2b37      	cmp	r3, #55	; 0x37
 8006702:	d9ef      	bls.n	80066e4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006704:	480d      	ldr	r0, [pc, #52]	; (800673c <prvInitialiseTaskLists+0x64>)
 8006706:	f7fe f9b5 	bl	8004a74 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800670a:	480d      	ldr	r0, [pc, #52]	; (8006740 <prvInitialiseTaskLists+0x68>)
 800670c:	f7fe f9b2 	bl	8004a74 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006710:	480c      	ldr	r0, [pc, #48]	; (8006744 <prvInitialiseTaskLists+0x6c>)
 8006712:	f7fe f9af 	bl	8004a74 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006716:	480c      	ldr	r0, [pc, #48]	; (8006748 <prvInitialiseTaskLists+0x70>)
 8006718:	f7fe f9ac 	bl	8004a74 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800671c:	480b      	ldr	r0, [pc, #44]	; (800674c <prvInitialiseTaskLists+0x74>)
 800671e:	f7fe f9a9 	bl	8004a74 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006722:	4b0b      	ldr	r3, [pc, #44]	; (8006750 <prvInitialiseTaskLists+0x78>)
 8006724:	4a05      	ldr	r2, [pc, #20]	; (800673c <prvInitialiseTaskLists+0x64>)
 8006726:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006728:	4b0a      	ldr	r3, [pc, #40]	; (8006754 <prvInitialiseTaskLists+0x7c>)
 800672a:	4a05      	ldr	r2, [pc, #20]	; (8006740 <prvInitialiseTaskLists+0x68>)
 800672c:	601a      	str	r2, [r3, #0]
}
 800672e:	bf00      	nop
 8006730:	3708      	adds	r7, #8
 8006732:	46bd      	mov	sp, r7
 8006734:	bd80      	pop	{r7, pc}
 8006736:	bf00      	nop
 8006738:	20000888 	.word	0x20000888
 800673c:	20000ce8 	.word	0x20000ce8
 8006740:	20000cfc 	.word	0x20000cfc
 8006744:	20000d18 	.word	0x20000d18
 8006748:	20000d2c 	.word	0x20000d2c
 800674c:	20000d44 	.word	0x20000d44
 8006750:	20000d10 	.word	0x20000d10
 8006754:	20000d14 	.word	0x20000d14

08006758 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b082      	sub	sp, #8
 800675c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800675e:	e019      	b.n	8006794 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006760:	f000 ff18 	bl	8007594 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006764:	4b10      	ldr	r3, [pc, #64]	; (80067a8 <prvCheckTasksWaitingTermination+0x50>)
 8006766:	68db      	ldr	r3, [r3, #12]
 8006768:	68db      	ldr	r3, [r3, #12]
 800676a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	3304      	adds	r3, #4
 8006770:	4618      	mov	r0, r3
 8006772:	f7fe fa09 	bl	8004b88 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006776:	4b0d      	ldr	r3, [pc, #52]	; (80067ac <prvCheckTasksWaitingTermination+0x54>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	3b01      	subs	r3, #1
 800677c:	4a0b      	ldr	r2, [pc, #44]	; (80067ac <prvCheckTasksWaitingTermination+0x54>)
 800677e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006780:	4b0b      	ldr	r3, [pc, #44]	; (80067b0 <prvCheckTasksWaitingTermination+0x58>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	3b01      	subs	r3, #1
 8006786:	4a0a      	ldr	r2, [pc, #40]	; (80067b0 <prvCheckTasksWaitingTermination+0x58>)
 8006788:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800678a:	f000 ff33 	bl	80075f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f000 f810 	bl	80067b4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006794:	4b06      	ldr	r3, [pc, #24]	; (80067b0 <prvCheckTasksWaitingTermination+0x58>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d1e1      	bne.n	8006760 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800679c:	bf00      	nop
 800679e:	bf00      	nop
 80067a0:	3708      	adds	r7, #8
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}
 80067a6:	bf00      	nop
 80067a8:	20000d2c 	.word	0x20000d2c
 80067ac:	20000d58 	.word	0x20000d58
 80067b0:	20000d40 	.word	0x20000d40

080067b4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b084      	sub	sp, #16
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d108      	bne.n	80067d8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067ca:	4618      	mov	r0, r3
 80067cc:	f001 f8d0 	bl	8007970 <vPortFree>
				vPortFree( pxTCB );
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f001 f8cd 	bl	8007970 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80067d6:	e018      	b.n	800680a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80067de:	2b01      	cmp	r3, #1
 80067e0:	d103      	bne.n	80067ea <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f001 f8c4 	bl	8007970 <vPortFree>
	}
 80067e8:	e00f      	b.n	800680a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80067f0:	2b02      	cmp	r3, #2
 80067f2:	d00a      	beq.n	800680a <prvDeleteTCB+0x56>
	__asm volatile
 80067f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067f8:	f383 8811 	msr	BASEPRI, r3
 80067fc:	f3bf 8f6f 	isb	sy
 8006800:	f3bf 8f4f 	dsb	sy
 8006804:	60fb      	str	r3, [r7, #12]
}
 8006806:	bf00      	nop
 8006808:	e7fe      	b.n	8006808 <prvDeleteTCB+0x54>
	}
 800680a:	bf00      	nop
 800680c:	3710      	adds	r7, #16
 800680e:	46bd      	mov	sp, r7
 8006810:	bd80      	pop	{r7, pc}
	...

08006814 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006814:	b480      	push	{r7}
 8006816:	b083      	sub	sp, #12
 8006818:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800681a:	4b0c      	ldr	r3, [pc, #48]	; (800684c <prvResetNextTaskUnblockTime+0x38>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d104      	bne.n	800682e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006824:	4b0a      	ldr	r3, [pc, #40]	; (8006850 <prvResetNextTaskUnblockTime+0x3c>)
 8006826:	f04f 32ff 	mov.w	r2, #4294967295
 800682a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800682c:	e008      	b.n	8006840 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800682e:	4b07      	ldr	r3, [pc, #28]	; (800684c <prvResetNextTaskUnblockTime+0x38>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	68db      	ldr	r3, [r3, #12]
 8006834:	68db      	ldr	r3, [r3, #12]
 8006836:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	4a04      	ldr	r2, [pc, #16]	; (8006850 <prvResetNextTaskUnblockTime+0x3c>)
 800683e:	6013      	str	r3, [r2, #0]
}
 8006840:	bf00      	nop
 8006842:	370c      	adds	r7, #12
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr
 800684c:	20000d10 	.word	0x20000d10
 8006850:	20000d78 	.word	0x20000d78

08006854 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8006854:	b480      	push	{r7}
 8006856:	b083      	sub	sp, #12
 8006858:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800685a:	4b05      	ldr	r3, [pc, #20]	; (8006870 <xTaskGetCurrentTaskHandle+0x1c>)
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8006860:	687b      	ldr	r3, [r7, #4]
	}
 8006862:	4618      	mov	r0, r3
 8006864:	370c      	adds	r7, #12
 8006866:	46bd      	mov	sp, r7
 8006868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686c:	4770      	bx	lr
 800686e:	bf00      	nop
 8006870:	20000884 	.word	0x20000884

08006874 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800687a:	4b0b      	ldr	r3, [pc, #44]	; (80068a8 <xTaskGetSchedulerState+0x34>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d102      	bne.n	8006888 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006882:	2301      	movs	r3, #1
 8006884:	607b      	str	r3, [r7, #4]
 8006886:	e008      	b.n	800689a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006888:	4b08      	ldr	r3, [pc, #32]	; (80068ac <xTaskGetSchedulerState+0x38>)
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	2b00      	cmp	r3, #0
 800688e:	d102      	bne.n	8006896 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006890:	2302      	movs	r3, #2
 8006892:	607b      	str	r3, [r7, #4]
 8006894:	e001      	b.n	800689a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006896:	2300      	movs	r3, #0
 8006898:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800689a:	687b      	ldr	r3, [r7, #4]
	}
 800689c:	4618      	mov	r0, r3
 800689e:	370c      	adds	r7, #12
 80068a0:	46bd      	mov	sp, r7
 80068a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a6:	4770      	bx	lr
 80068a8:	20000d64 	.word	0x20000d64
 80068ac:	20000d80 	.word	0x20000d80

080068b0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b084      	sub	sp, #16
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80068bc:	2300      	movs	r3, #0
 80068be:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d051      	beq.n	800696a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068ca:	4b2a      	ldr	r3, [pc, #168]	; (8006974 <xTaskPriorityInherit+0xc4>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d241      	bcs.n	8006958 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	699b      	ldr	r3, [r3, #24]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	db06      	blt.n	80068ea <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068dc:	4b25      	ldr	r3, [pc, #148]	; (8006974 <xTaskPriorityInherit+0xc4>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068e2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	6959      	ldr	r1, [r3, #20]
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80068f2:	4613      	mov	r3, r2
 80068f4:	009b      	lsls	r3, r3, #2
 80068f6:	4413      	add	r3, r2
 80068f8:	009b      	lsls	r3, r3, #2
 80068fa:	4a1f      	ldr	r2, [pc, #124]	; (8006978 <xTaskPriorityInherit+0xc8>)
 80068fc:	4413      	add	r3, r2
 80068fe:	4299      	cmp	r1, r3
 8006900:	d122      	bne.n	8006948 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	3304      	adds	r3, #4
 8006906:	4618      	mov	r0, r3
 8006908:	f7fe f93e 	bl	8004b88 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800690c:	4b19      	ldr	r3, [pc, #100]	; (8006974 <xTaskPriorityInherit+0xc4>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800691a:	4b18      	ldr	r3, [pc, #96]	; (800697c <xTaskPriorityInherit+0xcc>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	429a      	cmp	r2, r3
 8006920:	d903      	bls.n	800692a <xTaskPriorityInherit+0x7a>
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006926:	4a15      	ldr	r2, [pc, #84]	; (800697c <xTaskPriorityInherit+0xcc>)
 8006928:	6013      	str	r3, [r2, #0]
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800692e:	4613      	mov	r3, r2
 8006930:	009b      	lsls	r3, r3, #2
 8006932:	4413      	add	r3, r2
 8006934:	009b      	lsls	r3, r3, #2
 8006936:	4a10      	ldr	r2, [pc, #64]	; (8006978 <xTaskPriorityInherit+0xc8>)
 8006938:	441a      	add	r2, r3
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	3304      	adds	r3, #4
 800693e:	4619      	mov	r1, r3
 8006940:	4610      	mov	r0, r2
 8006942:	f7fe f8c4 	bl	8004ace <vListInsertEnd>
 8006946:	e004      	b.n	8006952 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006948:	4b0a      	ldr	r3, [pc, #40]	; (8006974 <xTaskPriorityInherit+0xc4>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006952:	2301      	movs	r3, #1
 8006954:	60fb      	str	r3, [r7, #12]
 8006956:	e008      	b.n	800696a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800695c:	4b05      	ldr	r3, [pc, #20]	; (8006974 <xTaskPriorityInherit+0xc4>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006962:	429a      	cmp	r2, r3
 8006964:	d201      	bcs.n	800696a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006966:	2301      	movs	r3, #1
 8006968:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800696a:	68fb      	ldr	r3, [r7, #12]
	}
 800696c:	4618      	mov	r0, r3
 800696e:	3710      	adds	r7, #16
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}
 8006974:	20000884 	.word	0x20000884
 8006978:	20000888 	.word	0x20000888
 800697c:	20000d60 	.word	0x20000d60

08006980 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006980:	b580      	push	{r7, lr}
 8006982:	b086      	sub	sp, #24
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800698c:	2300      	movs	r3, #0
 800698e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d056      	beq.n	8006a44 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006996:	4b2e      	ldr	r3, [pc, #184]	; (8006a50 <xTaskPriorityDisinherit+0xd0>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	693a      	ldr	r2, [r7, #16]
 800699c:	429a      	cmp	r2, r3
 800699e:	d00a      	beq.n	80069b6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80069a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069a4:	f383 8811 	msr	BASEPRI, r3
 80069a8:	f3bf 8f6f 	isb	sy
 80069ac:	f3bf 8f4f 	dsb	sy
 80069b0:	60fb      	str	r3, [r7, #12]
}
 80069b2:	bf00      	nop
 80069b4:	e7fe      	b.n	80069b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d10a      	bne.n	80069d4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80069be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069c2:	f383 8811 	msr	BASEPRI, r3
 80069c6:	f3bf 8f6f 	isb	sy
 80069ca:	f3bf 8f4f 	dsb	sy
 80069ce:	60bb      	str	r3, [r7, #8]
}
 80069d0:	bf00      	nop
 80069d2:	e7fe      	b.n	80069d2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069d8:	1e5a      	subs	r2, r3, #1
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069e6:	429a      	cmp	r2, r3
 80069e8:	d02c      	beq.n	8006a44 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d128      	bne.n	8006a44 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	3304      	adds	r3, #4
 80069f6:	4618      	mov	r0, r3
 80069f8:	f7fe f8c6 	bl	8004b88 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a08:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a14:	4b0f      	ldr	r3, [pc, #60]	; (8006a54 <xTaskPriorityDisinherit+0xd4>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	429a      	cmp	r2, r3
 8006a1a:	d903      	bls.n	8006a24 <xTaskPriorityDisinherit+0xa4>
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a20:	4a0c      	ldr	r2, [pc, #48]	; (8006a54 <xTaskPriorityDisinherit+0xd4>)
 8006a22:	6013      	str	r3, [r2, #0]
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a28:	4613      	mov	r3, r2
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	4413      	add	r3, r2
 8006a2e:	009b      	lsls	r3, r3, #2
 8006a30:	4a09      	ldr	r2, [pc, #36]	; (8006a58 <xTaskPriorityDisinherit+0xd8>)
 8006a32:	441a      	add	r2, r3
 8006a34:	693b      	ldr	r3, [r7, #16]
 8006a36:	3304      	adds	r3, #4
 8006a38:	4619      	mov	r1, r3
 8006a3a:	4610      	mov	r0, r2
 8006a3c:	f7fe f847 	bl	8004ace <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006a40:	2301      	movs	r3, #1
 8006a42:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006a44:	697b      	ldr	r3, [r7, #20]
	}
 8006a46:	4618      	mov	r0, r3
 8006a48:	3718      	adds	r7, #24
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}
 8006a4e:	bf00      	nop
 8006a50:	20000884 	.word	0x20000884
 8006a54:	20000d60 	.word	0x20000d60
 8006a58:	20000888 	.word	0x20000888

08006a5c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b088      	sub	sp, #32
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
 8006a64:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d06a      	beq.n	8006b4a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006a74:	69bb      	ldr	r3, [r7, #24]
 8006a76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d10a      	bne.n	8006a92 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8006a7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a80:	f383 8811 	msr	BASEPRI, r3
 8006a84:	f3bf 8f6f 	isb	sy
 8006a88:	f3bf 8f4f 	dsb	sy
 8006a8c:	60fb      	str	r3, [r7, #12]
}
 8006a8e:	bf00      	nop
 8006a90:	e7fe      	b.n	8006a90 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8006a92:	69bb      	ldr	r3, [r7, #24]
 8006a94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a96:	683a      	ldr	r2, [r7, #0]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d902      	bls.n	8006aa2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	61fb      	str	r3, [r7, #28]
 8006aa0:	e002      	b.n	8006aa8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8006aa2:	69bb      	ldr	r3, [r7, #24]
 8006aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006aa6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8006aa8:	69bb      	ldr	r3, [r7, #24]
 8006aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006aac:	69fa      	ldr	r2, [r7, #28]
 8006aae:	429a      	cmp	r2, r3
 8006ab0:	d04b      	beq.n	8006b4a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8006ab2:	69bb      	ldr	r3, [r7, #24]
 8006ab4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ab6:	697a      	ldr	r2, [r7, #20]
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d146      	bne.n	8006b4a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8006abc:	4b25      	ldr	r3, [pc, #148]	; (8006b54 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	69ba      	ldr	r2, [r7, #24]
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d10a      	bne.n	8006adc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8006ac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aca:	f383 8811 	msr	BASEPRI, r3
 8006ace:	f3bf 8f6f 	isb	sy
 8006ad2:	f3bf 8f4f 	dsb	sy
 8006ad6:	60bb      	str	r3, [r7, #8]
}
 8006ad8:	bf00      	nop
 8006ada:	e7fe      	b.n	8006ada <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ae0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8006ae2:	69bb      	ldr	r3, [r7, #24]
 8006ae4:	69fa      	ldr	r2, [r7, #28]
 8006ae6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006ae8:	69bb      	ldr	r3, [r7, #24]
 8006aea:	699b      	ldr	r3, [r3, #24]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	db04      	blt.n	8006afa <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006af0:	69fb      	ldr	r3, [r7, #28]
 8006af2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006af6:	69bb      	ldr	r3, [r7, #24]
 8006af8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8006afa:	69bb      	ldr	r3, [r7, #24]
 8006afc:	6959      	ldr	r1, [r3, #20]
 8006afe:	693a      	ldr	r2, [r7, #16]
 8006b00:	4613      	mov	r3, r2
 8006b02:	009b      	lsls	r3, r3, #2
 8006b04:	4413      	add	r3, r2
 8006b06:	009b      	lsls	r3, r3, #2
 8006b08:	4a13      	ldr	r2, [pc, #76]	; (8006b58 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006b0a:	4413      	add	r3, r2
 8006b0c:	4299      	cmp	r1, r3
 8006b0e:	d11c      	bne.n	8006b4a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006b10:	69bb      	ldr	r3, [r7, #24]
 8006b12:	3304      	adds	r3, #4
 8006b14:	4618      	mov	r0, r3
 8006b16:	f7fe f837 	bl	8004b88 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006b1a:	69bb      	ldr	r3, [r7, #24]
 8006b1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b1e:	4b0f      	ldr	r3, [pc, #60]	; (8006b5c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	429a      	cmp	r2, r3
 8006b24:	d903      	bls.n	8006b2e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8006b26:	69bb      	ldr	r3, [r7, #24]
 8006b28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b2a:	4a0c      	ldr	r2, [pc, #48]	; (8006b5c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006b2c:	6013      	str	r3, [r2, #0]
 8006b2e:	69bb      	ldr	r3, [r7, #24]
 8006b30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b32:	4613      	mov	r3, r2
 8006b34:	009b      	lsls	r3, r3, #2
 8006b36:	4413      	add	r3, r2
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	4a07      	ldr	r2, [pc, #28]	; (8006b58 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8006b3c:	441a      	add	r2, r3
 8006b3e:	69bb      	ldr	r3, [r7, #24]
 8006b40:	3304      	adds	r3, #4
 8006b42:	4619      	mov	r1, r3
 8006b44:	4610      	mov	r0, r2
 8006b46:	f7fd ffc2 	bl	8004ace <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006b4a:	bf00      	nop
 8006b4c:	3720      	adds	r7, #32
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd80      	pop	{r7, pc}
 8006b52:	bf00      	nop
 8006b54:	20000884 	.word	0x20000884
 8006b58:	20000888 	.word	0x20000888
 8006b5c:	20000d60 	.word	0x20000d60

08006b60 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8006b60:	b480      	push	{r7}
 8006b62:	b083      	sub	sp, #12
 8006b64:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8006b66:	4b09      	ldr	r3, [pc, #36]	; (8006b8c <uxTaskResetEventItemValue+0x2c>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	699b      	ldr	r3, [r3, #24]
 8006b6c:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b6e:	4b07      	ldr	r3, [pc, #28]	; (8006b8c <uxTaskResetEventItemValue+0x2c>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b74:	4b05      	ldr	r3, [pc, #20]	; (8006b8c <uxTaskResetEventItemValue+0x2c>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 8006b7c:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8006b7e:	687b      	ldr	r3, [r7, #4]
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	370c      	adds	r7, #12
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr
 8006b8c:	20000884 	.word	0x20000884

08006b90 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8006b90:	b480      	push	{r7}
 8006b92:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006b94:	4b07      	ldr	r3, [pc, #28]	; (8006bb4 <pvTaskIncrementMutexHeldCount+0x24>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d004      	beq.n	8006ba6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006b9c:	4b05      	ldr	r3, [pc, #20]	; (8006bb4 <pvTaskIncrementMutexHeldCount+0x24>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006ba2:	3201      	adds	r2, #1
 8006ba4:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8006ba6:	4b03      	ldr	r3, [pc, #12]	; (8006bb4 <pvTaskIncrementMutexHeldCount+0x24>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
	}
 8006baa:	4618      	mov	r0, r3
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr
 8006bb4:	20000884 	.word	0x20000884

08006bb8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b084      	sub	sp, #16
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006bc2:	4b21      	ldr	r3, [pc, #132]	; (8006c48 <prvAddCurrentTaskToDelayedList+0x90>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006bc8:	4b20      	ldr	r3, [pc, #128]	; (8006c4c <prvAddCurrentTaskToDelayedList+0x94>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	3304      	adds	r3, #4
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f7fd ffda 	bl	8004b88 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bda:	d10a      	bne.n	8006bf2 <prvAddCurrentTaskToDelayedList+0x3a>
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d007      	beq.n	8006bf2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006be2:	4b1a      	ldr	r3, [pc, #104]	; (8006c4c <prvAddCurrentTaskToDelayedList+0x94>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	3304      	adds	r3, #4
 8006be8:	4619      	mov	r1, r3
 8006bea:	4819      	ldr	r0, [pc, #100]	; (8006c50 <prvAddCurrentTaskToDelayedList+0x98>)
 8006bec:	f7fd ff6f 	bl	8004ace <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006bf0:	e026      	b.n	8006c40 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006bf2:	68fa      	ldr	r2, [r7, #12]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	4413      	add	r3, r2
 8006bf8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006bfa:	4b14      	ldr	r3, [pc, #80]	; (8006c4c <prvAddCurrentTaskToDelayedList+0x94>)
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	68ba      	ldr	r2, [r7, #8]
 8006c00:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006c02:	68ba      	ldr	r2, [r7, #8]
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d209      	bcs.n	8006c1e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c0a:	4b12      	ldr	r3, [pc, #72]	; (8006c54 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006c0c:	681a      	ldr	r2, [r3, #0]
 8006c0e:	4b0f      	ldr	r3, [pc, #60]	; (8006c4c <prvAddCurrentTaskToDelayedList+0x94>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	3304      	adds	r3, #4
 8006c14:	4619      	mov	r1, r3
 8006c16:	4610      	mov	r0, r2
 8006c18:	f7fd ff7d 	bl	8004b16 <vListInsert>
}
 8006c1c:	e010      	b.n	8006c40 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c1e:	4b0e      	ldr	r3, [pc, #56]	; (8006c58 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	4b0a      	ldr	r3, [pc, #40]	; (8006c4c <prvAddCurrentTaskToDelayedList+0x94>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	3304      	adds	r3, #4
 8006c28:	4619      	mov	r1, r3
 8006c2a:	4610      	mov	r0, r2
 8006c2c:	f7fd ff73 	bl	8004b16 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006c30:	4b0a      	ldr	r3, [pc, #40]	; (8006c5c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	68ba      	ldr	r2, [r7, #8]
 8006c36:	429a      	cmp	r2, r3
 8006c38:	d202      	bcs.n	8006c40 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006c3a:	4a08      	ldr	r2, [pc, #32]	; (8006c5c <prvAddCurrentTaskToDelayedList+0xa4>)
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	6013      	str	r3, [r2, #0]
}
 8006c40:	bf00      	nop
 8006c42:	3710      	adds	r7, #16
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	20000d5c 	.word	0x20000d5c
 8006c4c:	20000884 	.word	0x20000884
 8006c50:	20000d44 	.word	0x20000d44
 8006c54:	20000d14 	.word	0x20000d14
 8006c58:	20000d10 	.word	0x20000d10
 8006c5c:	20000d78 	.word	0x20000d78

08006c60 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b08a      	sub	sp, #40	; 0x28
 8006c64:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006c66:	2300      	movs	r3, #0
 8006c68:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006c6a:	f000 fb07 	bl	800727c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006c6e:	4b1c      	ldr	r3, [pc, #112]	; (8006ce0 <xTimerCreateTimerTask+0x80>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d021      	beq.n	8006cba <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006c76:	2300      	movs	r3, #0
 8006c78:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006c7e:	1d3a      	adds	r2, r7, #4
 8006c80:	f107 0108 	add.w	r1, r7, #8
 8006c84:	f107 030c 	add.w	r3, r7, #12
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f7fd fc6d 	bl	8004568 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006c8e:	6879      	ldr	r1, [r7, #4]
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	68fa      	ldr	r2, [r7, #12]
 8006c94:	9202      	str	r2, [sp, #8]
 8006c96:	9301      	str	r3, [sp, #4]
 8006c98:	2302      	movs	r3, #2
 8006c9a:	9300      	str	r3, [sp, #0]
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	460a      	mov	r2, r1
 8006ca0:	4910      	ldr	r1, [pc, #64]	; (8006ce4 <xTimerCreateTimerTask+0x84>)
 8006ca2:	4811      	ldr	r0, [pc, #68]	; (8006ce8 <xTimerCreateTimerTask+0x88>)
 8006ca4:	f7fe ff1a 	bl	8005adc <xTaskCreateStatic>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	4a10      	ldr	r2, [pc, #64]	; (8006cec <xTimerCreateTimerTask+0x8c>)
 8006cac:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006cae:	4b0f      	ldr	r3, [pc, #60]	; (8006cec <xTimerCreateTimerTask+0x8c>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d001      	beq.n	8006cba <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d10a      	bne.n	8006cd6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cc4:	f383 8811 	msr	BASEPRI, r3
 8006cc8:	f3bf 8f6f 	isb	sy
 8006ccc:	f3bf 8f4f 	dsb	sy
 8006cd0:	613b      	str	r3, [r7, #16]
}
 8006cd2:	bf00      	nop
 8006cd4:	e7fe      	b.n	8006cd4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006cd6:	697b      	ldr	r3, [r7, #20]
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3718      	adds	r7, #24
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}
 8006ce0:	20000db4 	.word	0x20000db4
 8006ce4:	0800887c 	.word	0x0800887c
 8006ce8:	08006e25 	.word	0x08006e25
 8006cec:	20000db8 	.word	0x20000db8

08006cf0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b08a      	sub	sp, #40	; 0x28
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	60f8      	str	r0, [r7, #12]
 8006cf8:	60b9      	str	r1, [r7, #8]
 8006cfa:	607a      	str	r2, [r7, #4]
 8006cfc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d10a      	bne.n	8006d1e <xTimerGenericCommand+0x2e>
	__asm volatile
 8006d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d0c:	f383 8811 	msr	BASEPRI, r3
 8006d10:	f3bf 8f6f 	isb	sy
 8006d14:	f3bf 8f4f 	dsb	sy
 8006d18:	623b      	str	r3, [r7, #32]
}
 8006d1a:	bf00      	nop
 8006d1c:	e7fe      	b.n	8006d1c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006d1e:	4b1a      	ldr	r3, [pc, #104]	; (8006d88 <xTimerGenericCommand+0x98>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d02a      	beq.n	8006d7c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	2b05      	cmp	r3, #5
 8006d36:	dc18      	bgt.n	8006d6a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006d38:	f7ff fd9c 	bl	8006874 <xTaskGetSchedulerState>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	2b02      	cmp	r3, #2
 8006d40:	d109      	bne.n	8006d56 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006d42:	4b11      	ldr	r3, [pc, #68]	; (8006d88 <xTimerGenericCommand+0x98>)
 8006d44:	6818      	ldr	r0, [r3, #0]
 8006d46:	f107 0110 	add.w	r1, r7, #16
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d4e:	f7fe f939 	bl	8004fc4 <xQueueGenericSend>
 8006d52:	6278      	str	r0, [r7, #36]	; 0x24
 8006d54:	e012      	b.n	8006d7c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006d56:	4b0c      	ldr	r3, [pc, #48]	; (8006d88 <xTimerGenericCommand+0x98>)
 8006d58:	6818      	ldr	r0, [r3, #0]
 8006d5a:	f107 0110 	add.w	r1, r7, #16
 8006d5e:	2300      	movs	r3, #0
 8006d60:	2200      	movs	r2, #0
 8006d62:	f7fe f92f 	bl	8004fc4 <xQueueGenericSend>
 8006d66:	6278      	str	r0, [r7, #36]	; 0x24
 8006d68:	e008      	b.n	8006d7c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006d6a:	4b07      	ldr	r3, [pc, #28]	; (8006d88 <xTimerGenericCommand+0x98>)
 8006d6c:	6818      	ldr	r0, [r3, #0]
 8006d6e:	f107 0110 	add.w	r1, r7, #16
 8006d72:	2300      	movs	r3, #0
 8006d74:	683a      	ldr	r2, [r7, #0]
 8006d76:	f7fe fa23 	bl	80051c0 <xQueueGenericSendFromISR>
 8006d7a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006d7e:	4618      	mov	r0, r3
 8006d80:	3728      	adds	r7, #40	; 0x28
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	bf00      	nop
 8006d88:	20000db4 	.word	0x20000db4

08006d8c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b088      	sub	sp, #32
 8006d90:	af02      	add	r7, sp, #8
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d96:	4b22      	ldr	r3, [pc, #136]	; (8006e20 <prvProcessExpiredTimer+0x94>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	68db      	ldr	r3, [r3, #12]
 8006d9c:	68db      	ldr	r3, [r3, #12]
 8006d9e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	3304      	adds	r3, #4
 8006da4:	4618      	mov	r0, r3
 8006da6:	f7fd feef 	bl	8004b88 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006db0:	f003 0304 	and.w	r3, r3, #4
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d022      	beq.n	8006dfe <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006db8:	697b      	ldr	r3, [r7, #20]
 8006dba:	699a      	ldr	r2, [r3, #24]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	18d1      	adds	r1, r2, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	683a      	ldr	r2, [r7, #0]
 8006dc4:	6978      	ldr	r0, [r7, #20]
 8006dc6:	f000 f8d1 	bl	8006f6c <prvInsertTimerInActiveList>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d01f      	beq.n	8006e10 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	9300      	str	r3, [sp, #0]
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	687a      	ldr	r2, [r7, #4]
 8006dd8:	2100      	movs	r1, #0
 8006dda:	6978      	ldr	r0, [r7, #20]
 8006ddc:	f7ff ff88 	bl	8006cf0 <xTimerGenericCommand>
 8006de0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d113      	bne.n	8006e10 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8006de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dec:	f383 8811 	msr	BASEPRI, r3
 8006df0:	f3bf 8f6f 	isb	sy
 8006df4:	f3bf 8f4f 	dsb	sy
 8006df8:	60fb      	str	r3, [r7, #12]
}
 8006dfa:	bf00      	nop
 8006dfc:	e7fe      	b.n	8006dfc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e04:	f023 0301 	bic.w	r3, r3, #1
 8006e08:	b2da      	uxtb	r2, r3
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	6a1b      	ldr	r3, [r3, #32]
 8006e14:	6978      	ldr	r0, [r7, #20]
 8006e16:	4798      	blx	r3
}
 8006e18:	bf00      	nop
 8006e1a:	3718      	adds	r7, #24
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	bd80      	pop	{r7, pc}
 8006e20:	20000dac 	.word	0x20000dac

08006e24 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b084      	sub	sp, #16
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006e2c:	f107 0308 	add.w	r3, r7, #8
 8006e30:	4618      	mov	r0, r3
 8006e32:	f000 f857 	bl	8006ee4 <prvGetNextExpireTime>
 8006e36:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	4619      	mov	r1, r3
 8006e3c:	68f8      	ldr	r0, [r7, #12]
 8006e3e:	f000 f803 	bl	8006e48 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006e42:	f000 f8d5 	bl	8006ff0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006e46:	e7f1      	b.n	8006e2c <prvTimerTask+0x8>

08006e48 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
 8006e50:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006e52:	f7ff f87f 	bl	8005f54 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006e56:	f107 0308 	add.w	r3, r7, #8
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	f000 f866 	bl	8006f2c <prvSampleTimeNow>
 8006e60:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d130      	bne.n	8006eca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d10a      	bne.n	8006e84 <prvProcessTimerOrBlockTask+0x3c>
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d806      	bhi.n	8006e84 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006e76:	f7ff f87b 	bl	8005f70 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006e7a:	68f9      	ldr	r1, [r7, #12]
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f7ff ff85 	bl	8006d8c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006e82:	e024      	b.n	8006ece <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d008      	beq.n	8006e9c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006e8a:	4b13      	ldr	r3, [pc, #76]	; (8006ed8 <prvProcessTimerOrBlockTask+0x90>)
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d101      	bne.n	8006e98 <prvProcessTimerOrBlockTask+0x50>
 8006e94:	2301      	movs	r3, #1
 8006e96:	e000      	b.n	8006e9a <prvProcessTimerOrBlockTask+0x52>
 8006e98:	2300      	movs	r3, #0
 8006e9a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006e9c:	4b0f      	ldr	r3, [pc, #60]	; (8006edc <prvProcessTimerOrBlockTask+0x94>)
 8006e9e:	6818      	ldr	r0, [r3, #0]
 8006ea0:	687a      	ldr	r2, [r7, #4]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	1ad3      	subs	r3, r2, r3
 8006ea6:	683a      	ldr	r2, [r7, #0]
 8006ea8:	4619      	mov	r1, r3
 8006eaa:	f7fe fde3 	bl	8005a74 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006eae:	f7ff f85f 	bl	8005f70 <xTaskResumeAll>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d10a      	bne.n	8006ece <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006eb8:	4b09      	ldr	r3, [pc, #36]	; (8006ee0 <prvProcessTimerOrBlockTask+0x98>)
 8006eba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ebe:	601a      	str	r2, [r3, #0]
 8006ec0:	f3bf 8f4f 	dsb	sy
 8006ec4:	f3bf 8f6f 	isb	sy
}
 8006ec8:	e001      	b.n	8006ece <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006eca:	f7ff f851 	bl	8005f70 <xTaskResumeAll>
}
 8006ece:	bf00      	nop
 8006ed0:	3710      	adds	r7, #16
 8006ed2:	46bd      	mov	sp, r7
 8006ed4:	bd80      	pop	{r7, pc}
 8006ed6:	bf00      	nop
 8006ed8:	20000db0 	.word	0x20000db0
 8006edc:	20000db4 	.word	0x20000db4
 8006ee0:	e000ed04 	.word	0xe000ed04

08006ee4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b085      	sub	sp, #20
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006eec:	4b0e      	ldr	r3, [pc, #56]	; (8006f28 <prvGetNextExpireTime+0x44>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d101      	bne.n	8006efa <prvGetNextExpireTime+0x16>
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	e000      	b.n	8006efc <prvGetNextExpireTime+0x18>
 8006efa:	2200      	movs	r2, #0
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d105      	bne.n	8006f14 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006f08:	4b07      	ldr	r3, [pc, #28]	; (8006f28 <prvGetNextExpireTime+0x44>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	68db      	ldr	r3, [r3, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	60fb      	str	r3, [r7, #12]
 8006f12:	e001      	b.n	8006f18 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006f14:	2300      	movs	r3, #0
 8006f16:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006f18:	68fb      	ldr	r3, [r7, #12]
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3714      	adds	r7, #20
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f24:	4770      	bx	lr
 8006f26:	bf00      	nop
 8006f28:	20000dac 	.word	0x20000dac

08006f2c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b084      	sub	sp, #16
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006f34:	f7ff f8ba 	bl	80060ac <xTaskGetTickCount>
 8006f38:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006f3a:	4b0b      	ldr	r3, [pc, #44]	; (8006f68 <prvSampleTimeNow+0x3c>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	68fa      	ldr	r2, [r7, #12]
 8006f40:	429a      	cmp	r2, r3
 8006f42:	d205      	bcs.n	8006f50 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006f44:	f000 f936 	bl	80071b4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	601a      	str	r2, [r3, #0]
 8006f4e:	e002      	b.n	8006f56 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2200      	movs	r2, #0
 8006f54:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006f56:	4a04      	ldr	r2, [pc, #16]	; (8006f68 <prvSampleTimeNow+0x3c>)
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3710      	adds	r7, #16
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	20000dbc 	.word	0x20000dbc

08006f6c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b086      	sub	sp, #24
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	60f8      	str	r0, [r7, #12]
 8006f74:	60b9      	str	r1, [r7, #8]
 8006f76:	607a      	str	r2, [r7, #4]
 8006f78:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	68ba      	ldr	r2, [r7, #8]
 8006f82:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	68fa      	ldr	r2, [r7, #12]
 8006f88:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006f8a:	68ba      	ldr	r2, [r7, #8]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d812      	bhi.n	8006fb8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f92:	687a      	ldr	r2, [r7, #4]
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	1ad2      	subs	r2, r2, r3
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	699b      	ldr	r3, [r3, #24]
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	d302      	bcc.n	8006fa6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	617b      	str	r3, [r7, #20]
 8006fa4:	e01b      	b.n	8006fde <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006fa6:	4b10      	ldr	r3, [pc, #64]	; (8006fe8 <prvInsertTimerInActiveList+0x7c>)
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	3304      	adds	r3, #4
 8006fae:	4619      	mov	r1, r3
 8006fb0:	4610      	mov	r0, r2
 8006fb2:	f7fd fdb0 	bl	8004b16 <vListInsert>
 8006fb6:	e012      	b.n	8006fde <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d206      	bcs.n	8006fce <prvInsertTimerInActiveList+0x62>
 8006fc0:	68ba      	ldr	r2, [r7, #8]
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	429a      	cmp	r2, r3
 8006fc6:	d302      	bcc.n	8006fce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	617b      	str	r3, [r7, #20]
 8006fcc:	e007      	b.n	8006fde <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006fce:	4b07      	ldr	r3, [pc, #28]	; (8006fec <prvInsertTimerInActiveList+0x80>)
 8006fd0:	681a      	ldr	r2, [r3, #0]
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	3304      	adds	r3, #4
 8006fd6:	4619      	mov	r1, r3
 8006fd8:	4610      	mov	r0, r2
 8006fda:	f7fd fd9c 	bl	8004b16 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006fde:	697b      	ldr	r3, [r7, #20]
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3718      	adds	r7, #24
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}
 8006fe8:	20000db0 	.word	0x20000db0
 8006fec:	20000dac 	.word	0x20000dac

08006ff0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b08e      	sub	sp, #56	; 0x38
 8006ff4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006ff6:	e0ca      	b.n	800718e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	da18      	bge.n	8007030 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006ffe:	1d3b      	adds	r3, r7, #4
 8007000:	3304      	adds	r3, #4
 8007002:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007006:	2b00      	cmp	r3, #0
 8007008:	d10a      	bne.n	8007020 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800700a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800700e:	f383 8811 	msr	BASEPRI, r3
 8007012:	f3bf 8f6f 	isb	sy
 8007016:	f3bf 8f4f 	dsb	sy
 800701a:	61fb      	str	r3, [r7, #28]
}
 800701c:	bf00      	nop
 800701e:	e7fe      	b.n	800701e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007026:	6850      	ldr	r0, [r2, #4]
 8007028:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800702a:	6892      	ldr	r2, [r2, #8]
 800702c:	4611      	mov	r1, r2
 800702e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2b00      	cmp	r3, #0
 8007034:	f2c0 80aa 	blt.w	800718c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800703c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800703e:	695b      	ldr	r3, [r3, #20]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d004      	beq.n	800704e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007044:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007046:	3304      	adds	r3, #4
 8007048:	4618      	mov	r0, r3
 800704a:	f7fd fd9d 	bl	8004b88 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800704e:	463b      	mov	r3, r7
 8007050:	4618      	mov	r0, r3
 8007052:	f7ff ff6b 	bl	8006f2c <prvSampleTimeNow>
 8007056:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2b09      	cmp	r3, #9
 800705c:	f200 8097 	bhi.w	800718e <prvProcessReceivedCommands+0x19e>
 8007060:	a201      	add	r2, pc, #4	; (adr r2, 8007068 <prvProcessReceivedCommands+0x78>)
 8007062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007066:	bf00      	nop
 8007068:	08007091 	.word	0x08007091
 800706c:	08007091 	.word	0x08007091
 8007070:	08007091 	.word	0x08007091
 8007074:	08007105 	.word	0x08007105
 8007078:	08007119 	.word	0x08007119
 800707c:	08007163 	.word	0x08007163
 8007080:	08007091 	.word	0x08007091
 8007084:	08007091 	.word	0x08007091
 8007088:	08007105 	.word	0x08007105
 800708c:	08007119 	.word	0x08007119
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007092:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007096:	f043 0301 	orr.w	r3, r3, #1
 800709a:	b2da      	uxtb	r2, r3
 800709c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800709e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80070a2:	68ba      	ldr	r2, [r7, #8]
 80070a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070a6:	699b      	ldr	r3, [r3, #24]
 80070a8:	18d1      	adds	r1, r2, r3
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80070b0:	f7ff ff5c 	bl	8006f6c <prvInsertTimerInActiveList>
 80070b4:	4603      	mov	r3, r0
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d069      	beq.n	800718e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80070ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070bc:	6a1b      	ldr	r3, [r3, #32]
 80070be:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80070c0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80070c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80070c8:	f003 0304 	and.w	r3, r3, #4
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d05e      	beq.n	800718e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80070d0:	68ba      	ldr	r2, [r7, #8]
 80070d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070d4:	699b      	ldr	r3, [r3, #24]
 80070d6:	441a      	add	r2, r3
 80070d8:	2300      	movs	r3, #0
 80070da:	9300      	str	r3, [sp, #0]
 80070dc:	2300      	movs	r3, #0
 80070de:	2100      	movs	r1, #0
 80070e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80070e2:	f7ff fe05 	bl	8006cf0 <xTimerGenericCommand>
 80070e6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80070e8:	6a3b      	ldr	r3, [r7, #32]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d14f      	bne.n	800718e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 80070ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070f2:	f383 8811 	msr	BASEPRI, r3
 80070f6:	f3bf 8f6f 	isb	sy
 80070fa:	f3bf 8f4f 	dsb	sy
 80070fe:	61bb      	str	r3, [r7, #24]
}
 8007100:	bf00      	nop
 8007102:	e7fe      	b.n	8007102 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007106:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800710a:	f023 0301 	bic.w	r3, r3, #1
 800710e:	b2da      	uxtb	r2, r3
 8007110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007112:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007116:	e03a      	b.n	800718e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800711a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800711e:	f043 0301 	orr.w	r3, r3, #1
 8007122:	b2da      	uxtb	r2, r3
 8007124:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007126:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800712a:	68ba      	ldr	r2, [r7, #8]
 800712c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800712e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007132:	699b      	ldr	r3, [r3, #24]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d10a      	bne.n	800714e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007138:	f04f 0350 	mov.w	r3, #80	; 0x50
 800713c:	f383 8811 	msr	BASEPRI, r3
 8007140:	f3bf 8f6f 	isb	sy
 8007144:	f3bf 8f4f 	dsb	sy
 8007148:	617b      	str	r3, [r7, #20]
}
 800714a:	bf00      	nop
 800714c:	e7fe      	b.n	800714c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800714e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007150:	699a      	ldr	r2, [r3, #24]
 8007152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007154:	18d1      	adds	r1, r2, r3
 8007156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007158:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800715a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800715c:	f7ff ff06 	bl	8006f6c <prvInsertTimerInActiveList>
					break;
 8007160:	e015      	b.n	800718e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007164:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007168:	f003 0302 	and.w	r3, r3, #2
 800716c:	2b00      	cmp	r3, #0
 800716e:	d103      	bne.n	8007178 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007170:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007172:	f000 fbfd 	bl	8007970 <vPortFree>
 8007176:	e00a      	b.n	800718e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800717a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800717e:	f023 0301 	bic.w	r3, r3, #1
 8007182:	b2da      	uxtb	r2, r3
 8007184:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007186:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800718a:	e000      	b.n	800718e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800718c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800718e:	4b08      	ldr	r3, [pc, #32]	; (80071b0 <prvProcessReceivedCommands+0x1c0>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	1d39      	adds	r1, r7, #4
 8007194:	2200      	movs	r2, #0
 8007196:	4618      	mov	r0, r3
 8007198:	f7fe f8ae 	bl	80052f8 <xQueueReceive>
 800719c:	4603      	mov	r3, r0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	f47f af2a 	bne.w	8006ff8 <prvProcessReceivedCommands+0x8>
	}
}
 80071a4:	bf00      	nop
 80071a6:	bf00      	nop
 80071a8:	3730      	adds	r7, #48	; 0x30
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd80      	pop	{r7, pc}
 80071ae:	bf00      	nop
 80071b0:	20000db4 	.word	0x20000db4

080071b4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b088      	sub	sp, #32
 80071b8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80071ba:	e048      	b.n	800724e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80071bc:	4b2d      	ldr	r3, [pc, #180]	; (8007274 <prvSwitchTimerLists+0xc0>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	68db      	ldr	r3, [r3, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071c6:	4b2b      	ldr	r3, [pc, #172]	; (8007274 <prvSwitchTimerLists+0xc0>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	68db      	ldr	r3, [r3, #12]
 80071ce:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	3304      	adds	r3, #4
 80071d4:	4618      	mov	r0, r3
 80071d6:	f7fd fcd7 	bl	8004b88 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	6a1b      	ldr	r3, [r3, #32]
 80071de:	68f8      	ldr	r0, [r7, #12]
 80071e0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80071e8:	f003 0304 	and.w	r3, r3, #4
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d02e      	beq.n	800724e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	699b      	ldr	r3, [r3, #24]
 80071f4:	693a      	ldr	r2, [r7, #16]
 80071f6:	4413      	add	r3, r2
 80071f8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80071fa:	68ba      	ldr	r2, [r7, #8]
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	429a      	cmp	r2, r3
 8007200:	d90e      	bls.n	8007220 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	68ba      	ldr	r2, [r7, #8]
 8007206:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	68fa      	ldr	r2, [r7, #12]
 800720c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800720e:	4b19      	ldr	r3, [pc, #100]	; (8007274 <prvSwitchTimerLists+0xc0>)
 8007210:	681a      	ldr	r2, [r3, #0]
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	3304      	adds	r3, #4
 8007216:	4619      	mov	r1, r3
 8007218:	4610      	mov	r0, r2
 800721a:	f7fd fc7c 	bl	8004b16 <vListInsert>
 800721e:	e016      	b.n	800724e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007220:	2300      	movs	r3, #0
 8007222:	9300      	str	r3, [sp, #0]
 8007224:	2300      	movs	r3, #0
 8007226:	693a      	ldr	r2, [r7, #16]
 8007228:	2100      	movs	r1, #0
 800722a:	68f8      	ldr	r0, [r7, #12]
 800722c:	f7ff fd60 	bl	8006cf0 <xTimerGenericCommand>
 8007230:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d10a      	bne.n	800724e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007238:	f04f 0350 	mov.w	r3, #80	; 0x50
 800723c:	f383 8811 	msr	BASEPRI, r3
 8007240:	f3bf 8f6f 	isb	sy
 8007244:	f3bf 8f4f 	dsb	sy
 8007248:	603b      	str	r3, [r7, #0]
}
 800724a:	bf00      	nop
 800724c:	e7fe      	b.n	800724c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800724e:	4b09      	ldr	r3, [pc, #36]	; (8007274 <prvSwitchTimerLists+0xc0>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d1b1      	bne.n	80071bc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007258:	4b06      	ldr	r3, [pc, #24]	; (8007274 <prvSwitchTimerLists+0xc0>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800725e:	4b06      	ldr	r3, [pc, #24]	; (8007278 <prvSwitchTimerLists+0xc4>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a04      	ldr	r2, [pc, #16]	; (8007274 <prvSwitchTimerLists+0xc0>)
 8007264:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007266:	4a04      	ldr	r2, [pc, #16]	; (8007278 <prvSwitchTimerLists+0xc4>)
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	6013      	str	r3, [r2, #0]
}
 800726c:	bf00      	nop
 800726e:	3718      	adds	r7, #24
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}
 8007274:	20000dac 	.word	0x20000dac
 8007278:	20000db0 	.word	0x20000db0

0800727c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b082      	sub	sp, #8
 8007280:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007282:	f000 f987 	bl	8007594 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007286:	4b15      	ldr	r3, [pc, #84]	; (80072dc <prvCheckForValidListAndQueue+0x60>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d120      	bne.n	80072d0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800728e:	4814      	ldr	r0, [pc, #80]	; (80072e0 <prvCheckForValidListAndQueue+0x64>)
 8007290:	f7fd fbf0 	bl	8004a74 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007294:	4813      	ldr	r0, [pc, #76]	; (80072e4 <prvCheckForValidListAndQueue+0x68>)
 8007296:	f7fd fbed 	bl	8004a74 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800729a:	4b13      	ldr	r3, [pc, #76]	; (80072e8 <prvCheckForValidListAndQueue+0x6c>)
 800729c:	4a10      	ldr	r2, [pc, #64]	; (80072e0 <prvCheckForValidListAndQueue+0x64>)
 800729e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80072a0:	4b12      	ldr	r3, [pc, #72]	; (80072ec <prvCheckForValidListAndQueue+0x70>)
 80072a2:	4a10      	ldr	r2, [pc, #64]	; (80072e4 <prvCheckForValidListAndQueue+0x68>)
 80072a4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80072a6:	2300      	movs	r3, #0
 80072a8:	9300      	str	r3, [sp, #0]
 80072aa:	4b11      	ldr	r3, [pc, #68]	; (80072f0 <prvCheckForValidListAndQueue+0x74>)
 80072ac:	4a11      	ldr	r2, [pc, #68]	; (80072f4 <prvCheckForValidListAndQueue+0x78>)
 80072ae:	2110      	movs	r1, #16
 80072b0:	200a      	movs	r0, #10
 80072b2:	f7fd fcfb 	bl	8004cac <xQueueGenericCreateStatic>
 80072b6:	4603      	mov	r3, r0
 80072b8:	4a08      	ldr	r2, [pc, #32]	; (80072dc <prvCheckForValidListAndQueue+0x60>)
 80072ba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80072bc:	4b07      	ldr	r3, [pc, #28]	; (80072dc <prvCheckForValidListAndQueue+0x60>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d005      	beq.n	80072d0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80072c4:	4b05      	ldr	r3, [pc, #20]	; (80072dc <prvCheckForValidListAndQueue+0x60>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	490b      	ldr	r1, [pc, #44]	; (80072f8 <prvCheckForValidListAndQueue+0x7c>)
 80072ca:	4618      	mov	r0, r3
 80072cc:	f7fe fba8 	bl	8005a20 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80072d0:	f000 f990 	bl	80075f4 <vPortExitCritical>
}
 80072d4:	bf00      	nop
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}
 80072da:	bf00      	nop
 80072dc:	20000db4 	.word	0x20000db4
 80072e0:	20000d84 	.word	0x20000d84
 80072e4:	20000d98 	.word	0x20000d98
 80072e8:	20000dac 	.word	0x20000dac
 80072ec:	20000db0 	.word	0x20000db0
 80072f0:	20000e60 	.word	0x20000e60
 80072f4:	20000dc0 	.word	0x20000dc0
 80072f8:	08008884 	.word	0x08008884

080072fc <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80072fc:	b580      	push	{r7, lr}
 80072fe:	b08a      	sub	sp, #40	; 0x28
 8007300:	af00      	add	r7, sp, #0
 8007302:	60f8      	str	r0, [r7, #12]
 8007304:	60b9      	str	r1, [r7, #8]
 8007306:	607a      	str	r2, [r7, #4]
 8007308:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800730a:	f06f 0301 	mvn.w	r3, #1
 800730e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800731c:	4b06      	ldr	r3, [pc, #24]	; (8007338 <xTimerPendFunctionCallFromISR+0x3c>)
 800731e:	6818      	ldr	r0, [r3, #0]
 8007320:	f107 0114 	add.w	r1, r7, #20
 8007324:	2300      	movs	r3, #0
 8007326:	683a      	ldr	r2, [r7, #0]
 8007328:	f7fd ff4a 	bl	80051c0 <xQueueGenericSendFromISR>
 800732c:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800732e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8007330:	4618      	mov	r0, r3
 8007332:	3728      	adds	r7, #40	; 0x28
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}
 8007338:	20000db4 	.word	0x20000db4

0800733c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800733c:	b480      	push	{r7}
 800733e:	b085      	sub	sp, #20
 8007340:	af00      	add	r7, sp, #0
 8007342:	60f8      	str	r0, [r7, #12]
 8007344:	60b9      	str	r1, [r7, #8]
 8007346:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	3b04      	subs	r3, #4
 800734c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007354:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	3b04      	subs	r3, #4
 800735a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	f023 0201 	bic.w	r2, r3, #1
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	3b04      	subs	r3, #4
 800736a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800736c:	4a0c      	ldr	r2, [pc, #48]	; (80073a0 <pxPortInitialiseStack+0x64>)
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	3b14      	subs	r3, #20
 8007376:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007378:	687a      	ldr	r2, [r7, #4]
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	3b04      	subs	r3, #4
 8007382:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f06f 0202 	mvn.w	r2, #2
 800738a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	3b20      	subs	r3, #32
 8007390:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007392:	68fb      	ldr	r3, [r7, #12]
}
 8007394:	4618      	mov	r0, r3
 8007396:	3714      	adds	r7, #20
 8007398:	46bd      	mov	sp, r7
 800739a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739e:	4770      	bx	lr
 80073a0:	080073a5 	.word	0x080073a5

080073a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80073a4:	b480      	push	{r7}
 80073a6:	b085      	sub	sp, #20
 80073a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80073aa:	2300      	movs	r3, #0
 80073ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80073ae:	4b12      	ldr	r3, [pc, #72]	; (80073f8 <prvTaskExitError+0x54>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073b6:	d00a      	beq.n	80073ce <prvTaskExitError+0x2a>
	__asm volatile
 80073b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073bc:	f383 8811 	msr	BASEPRI, r3
 80073c0:	f3bf 8f6f 	isb	sy
 80073c4:	f3bf 8f4f 	dsb	sy
 80073c8:	60fb      	str	r3, [r7, #12]
}
 80073ca:	bf00      	nop
 80073cc:	e7fe      	b.n	80073cc <prvTaskExitError+0x28>
	__asm volatile
 80073ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d2:	f383 8811 	msr	BASEPRI, r3
 80073d6:	f3bf 8f6f 	isb	sy
 80073da:	f3bf 8f4f 	dsb	sy
 80073de:	60bb      	str	r3, [r7, #8]
}
 80073e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80073e2:	bf00      	nop
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d0fc      	beq.n	80073e4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80073ea:	bf00      	nop
 80073ec:	bf00      	nop
 80073ee:	3714      	adds	r7, #20
 80073f0:	46bd      	mov	sp, r7
 80073f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f6:	4770      	bx	lr
 80073f8:	2000000c 	.word	0x2000000c
 80073fc:	00000000 	.word	0x00000000

08007400 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007400:	4b07      	ldr	r3, [pc, #28]	; (8007420 <pxCurrentTCBConst2>)
 8007402:	6819      	ldr	r1, [r3, #0]
 8007404:	6808      	ldr	r0, [r1, #0]
 8007406:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800740a:	f380 8809 	msr	PSP, r0
 800740e:	f3bf 8f6f 	isb	sy
 8007412:	f04f 0000 	mov.w	r0, #0
 8007416:	f380 8811 	msr	BASEPRI, r0
 800741a:	4770      	bx	lr
 800741c:	f3af 8000 	nop.w

08007420 <pxCurrentTCBConst2>:
 8007420:	20000884 	.word	0x20000884
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007424:	bf00      	nop
 8007426:	bf00      	nop

08007428 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007428:	4808      	ldr	r0, [pc, #32]	; (800744c <prvPortStartFirstTask+0x24>)
 800742a:	6800      	ldr	r0, [r0, #0]
 800742c:	6800      	ldr	r0, [r0, #0]
 800742e:	f380 8808 	msr	MSP, r0
 8007432:	f04f 0000 	mov.w	r0, #0
 8007436:	f380 8814 	msr	CONTROL, r0
 800743a:	b662      	cpsie	i
 800743c:	b661      	cpsie	f
 800743e:	f3bf 8f4f 	dsb	sy
 8007442:	f3bf 8f6f 	isb	sy
 8007446:	df00      	svc	0
 8007448:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800744a:	bf00      	nop
 800744c:	e000ed08 	.word	0xe000ed08

08007450 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b086      	sub	sp, #24
 8007454:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007456:	4b46      	ldr	r3, [pc, #280]	; (8007570 <xPortStartScheduler+0x120>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a46      	ldr	r2, [pc, #280]	; (8007574 <xPortStartScheduler+0x124>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d10a      	bne.n	8007476 <xPortStartScheduler+0x26>
	__asm volatile
 8007460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007464:	f383 8811 	msr	BASEPRI, r3
 8007468:	f3bf 8f6f 	isb	sy
 800746c:	f3bf 8f4f 	dsb	sy
 8007470:	613b      	str	r3, [r7, #16]
}
 8007472:	bf00      	nop
 8007474:	e7fe      	b.n	8007474 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007476:	4b3e      	ldr	r3, [pc, #248]	; (8007570 <xPortStartScheduler+0x120>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a3f      	ldr	r2, [pc, #252]	; (8007578 <xPortStartScheduler+0x128>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d10a      	bne.n	8007496 <xPortStartScheduler+0x46>
	__asm volatile
 8007480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007484:	f383 8811 	msr	BASEPRI, r3
 8007488:	f3bf 8f6f 	isb	sy
 800748c:	f3bf 8f4f 	dsb	sy
 8007490:	60fb      	str	r3, [r7, #12]
}
 8007492:	bf00      	nop
 8007494:	e7fe      	b.n	8007494 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007496:	4b39      	ldr	r3, [pc, #228]	; (800757c <xPortStartScheduler+0x12c>)
 8007498:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80074a2:	697b      	ldr	r3, [r7, #20]
 80074a4:	22ff      	movs	r2, #255	; 0xff
 80074a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	781b      	ldrb	r3, [r3, #0]
 80074ac:	b2db      	uxtb	r3, r3
 80074ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80074b0:	78fb      	ldrb	r3, [r7, #3]
 80074b2:	b2db      	uxtb	r3, r3
 80074b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80074b8:	b2da      	uxtb	r2, r3
 80074ba:	4b31      	ldr	r3, [pc, #196]	; (8007580 <xPortStartScheduler+0x130>)
 80074bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80074be:	4b31      	ldr	r3, [pc, #196]	; (8007584 <xPortStartScheduler+0x134>)
 80074c0:	2207      	movs	r2, #7
 80074c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80074c4:	e009      	b.n	80074da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 80074c6:	4b2f      	ldr	r3, [pc, #188]	; (8007584 <xPortStartScheduler+0x134>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	3b01      	subs	r3, #1
 80074cc:	4a2d      	ldr	r2, [pc, #180]	; (8007584 <xPortStartScheduler+0x134>)
 80074ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80074d0:	78fb      	ldrb	r3, [r7, #3]
 80074d2:	b2db      	uxtb	r3, r3
 80074d4:	005b      	lsls	r3, r3, #1
 80074d6:	b2db      	uxtb	r3, r3
 80074d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80074da:	78fb      	ldrb	r3, [r7, #3]
 80074dc:	b2db      	uxtb	r3, r3
 80074de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074e2:	2b80      	cmp	r3, #128	; 0x80
 80074e4:	d0ef      	beq.n	80074c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80074e6:	4b27      	ldr	r3, [pc, #156]	; (8007584 <xPortStartScheduler+0x134>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f1c3 0307 	rsb	r3, r3, #7
 80074ee:	2b04      	cmp	r3, #4
 80074f0:	d00a      	beq.n	8007508 <xPortStartScheduler+0xb8>
	__asm volatile
 80074f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074f6:	f383 8811 	msr	BASEPRI, r3
 80074fa:	f3bf 8f6f 	isb	sy
 80074fe:	f3bf 8f4f 	dsb	sy
 8007502:	60bb      	str	r3, [r7, #8]
}
 8007504:	bf00      	nop
 8007506:	e7fe      	b.n	8007506 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007508:	4b1e      	ldr	r3, [pc, #120]	; (8007584 <xPortStartScheduler+0x134>)
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	021b      	lsls	r3, r3, #8
 800750e:	4a1d      	ldr	r2, [pc, #116]	; (8007584 <xPortStartScheduler+0x134>)
 8007510:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007512:	4b1c      	ldr	r3, [pc, #112]	; (8007584 <xPortStartScheduler+0x134>)
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800751a:	4a1a      	ldr	r2, [pc, #104]	; (8007584 <xPortStartScheduler+0x134>)
 800751c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	b2da      	uxtb	r2, r3
 8007522:	697b      	ldr	r3, [r7, #20]
 8007524:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007526:	4b18      	ldr	r3, [pc, #96]	; (8007588 <xPortStartScheduler+0x138>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a17      	ldr	r2, [pc, #92]	; (8007588 <xPortStartScheduler+0x138>)
 800752c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007530:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007532:	4b15      	ldr	r3, [pc, #84]	; (8007588 <xPortStartScheduler+0x138>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	4a14      	ldr	r2, [pc, #80]	; (8007588 <xPortStartScheduler+0x138>)
 8007538:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800753c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800753e:	f000 f8dd 	bl	80076fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007542:	4b12      	ldr	r3, [pc, #72]	; (800758c <xPortStartScheduler+0x13c>)
 8007544:	2200      	movs	r2, #0
 8007546:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007548:	f000 f8fc 	bl	8007744 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800754c:	4b10      	ldr	r3, [pc, #64]	; (8007590 <xPortStartScheduler+0x140>)
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a0f      	ldr	r2, [pc, #60]	; (8007590 <xPortStartScheduler+0x140>)
 8007552:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007556:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007558:	f7ff ff66 	bl	8007428 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800755c:	f7fe fe70 	bl	8006240 <vTaskSwitchContext>
	prvTaskExitError();
 8007560:	f7ff ff20 	bl	80073a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007564:	2300      	movs	r3, #0
}
 8007566:	4618      	mov	r0, r3
 8007568:	3718      	adds	r7, #24
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}
 800756e:	bf00      	nop
 8007570:	e000ed00 	.word	0xe000ed00
 8007574:	410fc271 	.word	0x410fc271
 8007578:	410fc270 	.word	0x410fc270
 800757c:	e000e400 	.word	0xe000e400
 8007580:	20000eb0 	.word	0x20000eb0
 8007584:	20000eb4 	.word	0x20000eb4
 8007588:	e000ed20 	.word	0xe000ed20
 800758c:	2000000c 	.word	0x2000000c
 8007590:	e000ef34 	.word	0xe000ef34

08007594 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007594:	b480      	push	{r7}
 8007596:	b083      	sub	sp, #12
 8007598:	af00      	add	r7, sp, #0
	__asm volatile
 800759a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800759e:	f383 8811 	msr	BASEPRI, r3
 80075a2:	f3bf 8f6f 	isb	sy
 80075a6:	f3bf 8f4f 	dsb	sy
 80075aa:	607b      	str	r3, [r7, #4]
}
 80075ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80075ae:	4b0f      	ldr	r3, [pc, #60]	; (80075ec <vPortEnterCritical+0x58>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	3301      	adds	r3, #1
 80075b4:	4a0d      	ldr	r2, [pc, #52]	; (80075ec <vPortEnterCritical+0x58>)
 80075b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80075b8:	4b0c      	ldr	r3, [pc, #48]	; (80075ec <vPortEnterCritical+0x58>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d10f      	bne.n	80075e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80075c0:	4b0b      	ldr	r3, [pc, #44]	; (80075f0 <vPortEnterCritical+0x5c>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	b2db      	uxtb	r3, r3
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d00a      	beq.n	80075e0 <vPortEnterCritical+0x4c>
	__asm volatile
 80075ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075ce:	f383 8811 	msr	BASEPRI, r3
 80075d2:	f3bf 8f6f 	isb	sy
 80075d6:	f3bf 8f4f 	dsb	sy
 80075da:	603b      	str	r3, [r7, #0]
}
 80075dc:	bf00      	nop
 80075de:	e7fe      	b.n	80075de <vPortEnterCritical+0x4a>
	}
}
 80075e0:	bf00      	nop
 80075e2:	370c      	adds	r7, #12
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr
 80075ec:	2000000c 	.word	0x2000000c
 80075f0:	e000ed04 	.word	0xe000ed04

080075f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80075f4:	b480      	push	{r7}
 80075f6:	b083      	sub	sp, #12
 80075f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80075fa:	4b12      	ldr	r3, [pc, #72]	; (8007644 <vPortExitCritical+0x50>)
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d10a      	bne.n	8007618 <vPortExitCritical+0x24>
	__asm volatile
 8007602:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007606:	f383 8811 	msr	BASEPRI, r3
 800760a:	f3bf 8f6f 	isb	sy
 800760e:	f3bf 8f4f 	dsb	sy
 8007612:	607b      	str	r3, [r7, #4]
}
 8007614:	bf00      	nop
 8007616:	e7fe      	b.n	8007616 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007618:	4b0a      	ldr	r3, [pc, #40]	; (8007644 <vPortExitCritical+0x50>)
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	3b01      	subs	r3, #1
 800761e:	4a09      	ldr	r2, [pc, #36]	; (8007644 <vPortExitCritical+0x50>)
 8007620:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007622:	4b08      	ldr	r3, [pc, #32]	; (8007644 <vPortExitCritical+0x50>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d105      	bne.n	8007636 <vPortExitCritical+0x42>
 800762a:	2300      	movs	r3, #0
 800762c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	f383 8811 	msr	BASEPRI, r3
}
 8007634:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007636:	bf00      	nop
 8007638:	370c      	adds	r7, #12
 800763a:	46bd      	mov	sp, r7
 800763c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007640:	4770      	bx	lr
 8007642:	bf00      	nop
 8007644:	2000000c 	.word	0x2000000c
	...

08007650 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007650:	f3ef 8009 	mrs	r0, PSP
 8007654:	f3bf 8f6f 	isb	sy
 8007658:	4b15      	ldr	r3, [pc, #84]	; (80076b0 <pxCurrentTCBConst>)
 800765a:	681a      	ldr	r2, [r3, #0]
 800765c:	f01e 0f10 	tst.w	lr, #16
 8007660:	bf08      	it	eq
 8007662:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007666:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800766a:	6010      	str	r0, [r2, #0]
 800766c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007670:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007674:	f380 8811 	msr	BASEPRI, r0
 8007678:	f3bf 8f4f 	dsb	sy
 800767c:	f3bf 8f6f 	isb	sy
 8007680:	f7fe fdde 	bl	8006240 <vTaskSwitchContext>
 8007684:	f04f 0000 	mov.w	r0, #0
 8007688:	f380 8811 	msr	BASEPRI, r0
 800768c:	bc09      	pop	{r0, r3}
 800768e:	6819      	ldr	r1, [r3, #0]
 8007690:	6808      	ldr	r0, [r1, #0]
 8007692:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007696:	f01e 0f10 	tst.w	lr, #16
 800769a:	bf08      	it	eq
 800769c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80076a0:	f380 8809 	msr	PSP, r0
 80076a4:	f3bf 8f6f 	isb	sy
 80076a8:	4770      	bx	lr
 80076aa:	bf00      	nop
 80076ac:	f3af 8000 	nop.w

080076b0 <pxCurrentTCBConst>:
 80076b0:	20000884 	.word	0x20000884
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80076b4:	bf00      	nop
 80076b6:	bf00      	nop

080076b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b082      	sub	sp, #8
 80076bc:	af00      	add	r7, sp, #0
	__asm volatile
 80076be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076c2:	f383 8811 	msr	BASEPRI, r3
 80076c6:	f3bf 8f6f 	isb	sy
 80076ca:	f3bf 8f4f 	dsb	sy
 80076ce:	607b      	str	r3, [r7, #4]
}
 80076d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80076d2:	f7fe fcfb 	bl	80060cc <xTaskIncrementTick>
 80076d6:	4603      	mov	r3, r0
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d003      	beq.n	80076e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80076dc:	4b06      	ldr	r3, [pc, #24]	; (80076f8 <xPortSysTickHandler+0x40>)
 80076de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076e2:	601a      	str	r2, [r3, #0]
 80076e4:	2300      	movs	r3, #0
 80076e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80076e8:	683b      	ldr	r3, [r7, #0]
 80076ea:	f383 8811 	msr	BASEPRI, r3
}
 80076ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80076f0:	bf00      	nop
 80076f2:	3708      	adds	r7, #8
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}
 80076f8:	e000ed04 	.word	0xe000ed04

080076fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80076fc:	b480      	push	{r7}
 80076fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007700:	4b0b      	ldr	r3, [pc, #44]	; (8007730 <vPortSetupTimerInterrupt+0x34>)
 8007702:	2200      	movs	r2, #0
 8007704:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007706:	4b0b      	ldr	r3, [pc, #44]	; (8007734 <vPortSetupTimerInterrupt+0x38>)
 8007708:	2200      	movs	r2, #0
 800770a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800770c:	4b0a      	ldr	r3, [pc, #40]	; (8007738 <vPortSetupTimerInterrupt+0x3c>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4a0a      	ldr	r2, [pc, #40]	; (800773c <vPortSetupTimerInterrupt+0x40>)
 8007712:	fba2 2303 	umull	r2, r3, r2, r3
 8007716:	099b      	lsrs	r3, r3, #6
 8007718:	4a09      	ldr	r2, [pc, #36]	; (8007740 <vPortSetupTimerInterrupt+0x44>)
 800771a:	3b01      	subs	r3, #1
 800771c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800771e:	4b04      	ldr	r3, [pc, #16]	; (8007730 <vPortSetupTimerInterrupt+0x34>)
 8007720:	2207      	movs	r2, #7
 8007722:	601a      	str	r2, [r3, #0]
}
 8007724:	bf00      	nop
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr
 800772e:	bf00      	nop
 8007730:	e000e010 	.word	0xe000e010
 8007734:	e000e018 	.word	0xe000e018
 8007738:	20000000 	.word	0x20000000
 800773c:	10624dd3 	.word	0x10624dd3
 8007740:	e000e014 	.word	0xe000e014

08007744 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007744:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007754 <vPortEnableVFP+0x10>
 8007748:	6801      	ldr	r1, [r0, #0]
 800774a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800774e:	6001      	str	r1, [r0, #0]
 8007750:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007752:	bf00      	nop
 8007754:	e000ed88 	.word	0xe000ed88

08007758 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007758:	b480      	push	{r7}
 800775a:	b085      	sub	sp, #20
 800775c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800775e:	f3ef 8305 	mrs	r3, IPSR
 8007762:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2b0f      	cmp	r3, #15
 8007768:	d914      	bls.n	8007794 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800776a:	4a17      	ldr	r2, [pc, #92]	; (80077c8 <vPortValidateInterruptPriority+0x70>)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	4413      	add	r3, r2
 8007770:	781b      	ldrb	r3, [r3, #0]
 8007772:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007774:	4b15      	ldr	r3, [pc, #84]	; (80077cc <vPortValidateInterruptPriority+0x74>)
 8007776:	781b      	ldrb	r3, [r3, #0]
 8007778:	7afa      	ldrb	r2, [r7, #11]
 800777a:	429a      	cmp	r2, r3
 800777c:	d20a      	bcs.n	8007794 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800777e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007782:	f383 8811 	msr	BASEPRI, r3
 8007786:	f3bf 8f6f 	isb	sy
 800778a:	f3bf 8f4f 	dsb	sy
 800778e:	607b      	str	r3, [r7, #4]
}
 8007790:	bf00      	nop
 8007792:	e7fe      	b.n	8007792 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007794:	4b0e      	ldr	r3, [pc, #56]	; (80077d0 <vPortValidateInterruptPriority+0x78>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800779c:	4b0d      	ldr	r3, [pc, #52]	; (80077d4 <vPortValidateInterruptPriority+0x7c>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d90a      	bls.n	80077ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80077a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077a8:	f383 8811 	msr	BASEPRI, r3
 80077ac:	f3bf 8f6f 	isb	sy
 80077b0:	f3bf 8f4f 	dsb	sy
 80077b4:	603b      	str	r3, [r7, #0]
}
 80077b6:	bf00      	nop
 80077b8:	e7fe      	b.n	80077b8 <vPortValidateInterruptPriority+0x60>
	}
 80077ba:	bf00      	nop
 80077bc:	3714      	adds	r7, #20
 80077be:	46bd      	mov	sp, r7
 80077c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c4:	4770      	bx	lr
 80077c6:	bf00      	nop
 80077c8:	e000e3f0 	.word	0xe000e3f0
 80077cc:	20000eb0 	.word	0x20000eb0
 80077d0:	e000ed0c 	.word	0xe000ed0c
 80077d4:	20000eb4 	.word	0x20000eb4

080077d8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80077d8:	b580      	push	{r7, lr}
 80077da:	b08a      	sub	sp, #40	; 0x28
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80077e0:	2300      	movs	r3, #0
 80077e2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80077e4:	f7fe fbb6 	bl	8005f54 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80077e8:	4b5b      	ldr	r3, [pc, #364]	; (8007958 <pvPortMalloc+0x180>)
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d101      	bne.n	80077f4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80077f0:	f000 f920 	bl	8007a34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80077f4:	4b59      	ldr	r3, [pc, #356]	; (800795c <pvPortMalloc+0x184>)
 80077f6:	681a      	ldr	r2, [r3, #0]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	4013      	ands	r3, r2
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	f040 8093 	bne.w	8007928 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d01d      	beq.n	8007844 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007808:	2208      	movs	r2, #8
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	4413      	add	r3, r2
 800780e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f003 0307 	and.w	r3, r3, #7
 8007816:	2b00      	cmp	r3, #0
 8007818:	d014      	beq.n	8007844 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f023 0307 	bic.w	r3, r3, #7
 8007820:	3308      	adds	r3, #8
 8007822:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	f003 0307 	and.w	r3, r3, #7
 800782a:	2b00      	cmp	r3, #0
 800782c:	d00a      	beq.n	8007844 <pvPortMalloc+0x6c>
	__asm volatile
 800782e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007832:	f383 8811 	msr	BASEPRI, r3
 8007836:	f3bf 8f6f 	isb	sy
 800783a:	f3bf 8f4f 	dsb	sy
 800783e:	617b      	str	r3, [r7, #20]
}
 8007840:	bf00      	nop
 8007842:	e7fe      	b.n	8007842 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d06e      	beq.n	8007928 <pvPortMalloc+0x150>
 800784a:	4b45      	ldr	r3, [pc, #276]	; (8007960 <pvPortMalloc+0x188>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	687a      	ldr	r2, [r7, #4]
 8007850:	429a      	cmp	r2, r3
 8007852:	d869      	bhi.n	8007928 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007854:	4b43      	ldr	r3, [pc, #268]	; (8007964 <pvPortMalloc+0x18c>)
 8007856:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007858:	4b42      	ldr	r3, [pc, #264]	; (8007964 <pvPortMalloc+0x18c>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800785e:	e004      	b.n	800786a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007862:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800786a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	687a      	ldr	r2, [r7, #4]
 8007870:	429a      	cmp	r2, r3
 8007872:	d903      	bls.n	800787c <pvPortMalloc+0xa4>
 8007874:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d1f1      	bne.n	8007860 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800787c:	4b36      	ldr	r3, [pc, #216]	; (8007958 <pvPortMalloc+0x180>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007882:	429a      	cmp	r2, r3
 8007884:	d050      	beq.n	8007928 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007886:	6a3b      	ldr	r3, [r7, #32]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	2208      	movs	r2, #8
 800788c:	4413      	add	r3, r2
 800788e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	6a3b      	ldr	r3, [r7, #32]
 8007896:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800789a:	685a      	ldr	r2, [r3, #4]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	1ad2      	subs	r2, r2, r3
 80078a0:	2308      	movs	r3, #8
 80078a2:	005b      	lsls	r3, r3, #1
 80078a4:	429a      	cmp	r2, r3
 80078a6:	d91f      	bls.n	80078e8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80078a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	4413      	add	r3, r2
 80078ae:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80078b0:	69bb      	ldr	r3, [r7, #24]
 80078b2:	f003 0307 	and.w	r3, r3, #7
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d00a      	beq.n	80078d0 <pvPortMalloc+0xf8>
	__asm volatile
 80078ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078be:	f383 8811 	msr	BASEPRI, r3
 80078c2:	f3bf 8f6f 	isb	sy
 80078c6:	f3bf 8f4f 	dsb	sy
 80078ca:	613b      	str	r3, [r7, #16]
}
 80078cc:	bf00      	nop
 80078ce:	e7fe      	b.n	80078ce <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80078d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d2:	685a      	ldr	r2, [r3, #4]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	1ad2      	subs	r2, r2, r3
 80078d8:	69bb      	ldr	r3, [r7, #24]
 80078da:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80078dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078de:	687a      	ldr	r2, [r7, #4]
 80078e0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80078e2:	69b8      	ldr	r0, [r7, #24]
 80078e4:	f000 f908 	bl	8007af8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80078e8:	4b1d      	ldr	r3, [pc, #116]	; (8007960 <pvPortMalloc+0x188>)
 80078ea:	681a      	ldr	r2, [r3, #0]
 80078ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	1ad3      	subs	r3, r2, r3
 80078f2:	4a1b      	ldr	r2, [pc, #108]	; (8007960 <pvPortMalloc+0x188>)
 80078f4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80078f6:	4b1a      	ldr	r3, [pc, #104]	; (8007960 <pvPortMalloc+0x188>)
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	4b1b      	ldr	r3, [pc, #108]	; (8007968 <pvPortMalloc+0x190>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	429a      	cmp	r2, r3
 8007900:	d203      	bcs.n	800790a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007902:	4b17      	ldr	r3, [pc, #92]	; (8007960 <pvPortMalloc+0x188>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	4a18      	ldr	r2, [pc, #96]	; (8007968 <pvPortMalloc+0x190>)
 8007908:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800790a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800790c:	685a      	ldr	r2, [r3, #4]
 800790e:	4b13      	ldr	r3, [pc, #76]	; (800795c <pvPortMalloc+0x184>)
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	431a      	orrs	r2, r3
 8007914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007916:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800791a:	2200      	movs	r2, #0
 800791c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800791e:	4b13      	ldr	r3, [pc, #76]	; (800796c <pvPortMalloc+0x194>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	3301      	adds	r3, #1
 8007924:	4a11      	ldr	r2, [pc, #68]	; (800796c <pvPortMalloc+0x194>)
 8007926:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007928:	f7fe fb22 	bl	8005f70 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800792c:	69fb      	ldr	r3, [r7, #28]
 800792e:	f003 0307 	and.w	r3, r3, #7
 8007932:	2b00      	cmp	r3, #0
 8007934:	d00a      	beq.n	800794c <pvPortMalloc+0x174>
	__asm volatile
 8007936:	f04f 0350 	mov.w	r3, #80	; 0x50
 800793a:	f383 8811 	msr	BASEPRI, r3
 800793e:	f3bf 8f6f 	isb	sy
 8007942:	f3bf 8f4f 	dsb	sy
 8007946:	60fb      	str	r3, [r7, #12]
}
 8007948:	bf00      	nop
 800794a:	e7fe      	b.n	800794a <pvPortMalloc+0x172>
	return pvReturn;
 800794c:	69fb      	ldr	r3, [r7, #28]
}
 800794e:	4618      	mov	r0, r3
 8007950:	3728      	adds	r7, #40	; 0x28
 8007952:	46bd      	mov	sp, r7
 8007954:	bd80      	pop	{r7, pc}
 8007956:	bf00      	nop
 8007958:	20004ac0 	.word	0x20004ac0
 800795c:	20004ad4 	.word	0x20004ad4
 8007960:	20004ac4 	.word	0x20004ac4
 8007964:	20004ab8 	.word	0x20004ab8
 8007968:	20004ac8 	.word	0x20004ac8
 800796c:	20004acc 	.word	0x20004acc

08007970 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b086      	sub	sp, #24
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d04d      	beq.n	8007a1e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007982:	2308      	movs	r3, #8
 8007984:	425b      	negs	r3, r3
 8007986:	697a      	ldr	r2, [r7, #20]
 8007988:	4413      	add	r3, r2
 800798a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800798c:	697b      	ldr	r3, [r7, #20]
 800798e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	685a      	ldr	r2, [r3, #4]
 8007994:	4b24      	ldr	r3, [pc, #144]	; (8007a28 <vPortFree+0xb8>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	4013      	ands	r3, r2
 800799a:	2b00      	cmp	r3, #0
 800799c:	d10a      	bne.n	80079b4 <vPortFree+0x44>
	__asm volatile
 800799e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079a2:	f383 8811 	msr	BASEPRI, r3
 80079a6:	f3bf 8f6f 	isb	sy
 80079aa:	f3bf 8f4f 	dsb	sy
 80079ae:	60fb      	str	r3, [r7, #12]
}
 80079b0:	bf00      	nop
 80079b2:	e7fe      	b.n	80079b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d00a      	beq.n	80079d2 <vPortFree+0x62>
	__asm volatile
 80079bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079c0:	f383 8811 	msr	BASEPRI, r3
 80079c4:	f3bf 8f6f 	isb	sy
 80079c8:	f3bf 8f4f 	dsb	sy
 80079cc:	60bb      	str	r3, [r7, #8]
}
 80079ce:	bf00      	nop
 80079d0:	e7fe      	b.n	80079d0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80079d2:	693b      	ldr	r3, [r7, #16]
 80079d4:	685a      	ldr	r2, [r3, #4]
 80079d6:	4b14      	ldr	r3, [pc, #80]	; (8007a28 <vPortFree+0xb8>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4013      	ands	r3, r2
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d01e      	beq.n	8007a1e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d11a      	bne.n	8007a1e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	685a      	ldr	r2, [r3, #4]
 80079ec:	4b0e      	ldr	r3, [pc, #56]	; (8007a28 <vPortFree+0xb8>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	43db      	mvns	r3, r3
 80079f2:	401a      	ands	r2, r3
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80079f8:	f7fe faac 	bl	8005f54 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80079fc:	693b      	ldr	r3, [r7, #16]
 80079fe:	685a      	ldr	r2, [r3, #4]
 8007a00:	4b0a      	ldr	r3, [pc, #40]	; (8007a2c <vPortFree+0xbc>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	4413      	add	r3, r2
 8007a06:	4a09      	ldr	r2, [pc, #36]	; (8007a2c <vPortFree+0xbc>)
 8007a08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007a0a:	6938      	ldr	r0, [r7, #16]
 8007a0c:	f000 f874 	bl	8007af8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007a10:	4b07      	ldr	r3, [pc, #28]	; (8007a30 <vPortFree+0xc0>)
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	3301      	adds	r3, #1
 8007a16:	4a06      	ldr	r2, [pc, #24]	; (8007a30 <vPortFree+0xc0>)
 8007a18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007a1a:	f7fe faa9 	bl	8005f70 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007a1e:	bf00      	nop
 8007a20:	3718      	adds	r7, #24
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}
 8007a26:	bf00      	nop
 8007a28:	20004ad4 	.word	0x20004ad4
 8007a2c:	20004ac4 	.word	0x20004ac4
 8007a30:	20004ad0 	.word	0x20004ad0

08007a34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007a34:	b480      	push	{r7}
 8007a36:	b085      	sub	sp, #20
 8007a38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007a3a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8007a3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007a40:	4b27      	ldr	r3, [pc, #156]	; (8007ae0 <prvHeapInit+0xac>)
 8007a42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f003 0307 	and.w	r3, r3, #7
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d00c      	beq.n	8007a68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	3307      	adds	r3, #7
 8007a52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f023 0307 	bic.w	r3, r3, #7
 8007a5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007a5c:	68ba      	ldr	r2, [r7, #8]
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	1ad3      	subs	r3, r2, r3
 8007a62:	4a1f      	ldr	r2, [pc, #124]	; (8007ae0 <prvHeapInit+0xac>)
 8007a64:	4413      	add	r3, r2
 8007a66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007a6c:	4a1d      	ldr	r2, [pc, #116]	; (8007ae4 <prvHeapInit+0xb0>)
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007a72:	4b1c      	ldr	r3, [pc, #112]	; (8007ae4 <prvHeapInit+0xb0>)
 8007a74:	2200      	movs	r2, #0
 8007a76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	68ba      	ldr	r2, [r7, #8]
 8007a7c:	4413      	add	r3, r2
 8007a7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007a80:	2208      	movs	r2, #8
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	1a9b      	subs	r3, r3, r2
 8007a86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	f023 0307 	bic.w	r3, r3, #7
 8007a8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	4a15      	ldr	r2, [pc, #84]	; (8007ae8 <prvHeapInit+0xb4>)
 8007a94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007a96:	4b14      	ldr	r3, [pc, #80]	; (8007ae8 <prvHeapInit+0xb4>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007a9e:	4b12      	ldr	r3, [pc, #72]	; (8007ae8 <prvHeapInit+0xb4>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	68fa      	ldr	r2, [r7, #12]
 8007aae:	1ad2      	subs	r2, r2, r3
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007ab4:	4b0c      	ldr	r3, [pc, #48]	; (8007ae8 <prvHeapInit+0xb4>)
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	4a0a      	ldr	r2, [pc, #40]	; (8007aec <prvHeapInit+0xb8>)
 8007ac2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	4a09      	ldr	r2, [pc, #36]	; (8007af0 <prvHeapInit+0xbc>)
 8007aca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007acc:	4b09      	ldr	r3, [pc, #36]	; (8007af4 <prvHeapInit+0xc0>)
 8007ace:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007ad2:	601a      	str	r2, [r3, #0]
}
 8007ad4:	bf00      	nop
 8007ad6:	3714      	adds	r7, #20
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ade:	4770      	bx	lr
 8007ae0:	20000eb8 	.word	0x20000eb8
 8007ae4:	20004ab8 	.word	0x20004ab8
 8007ae8:	20004ac0 	.word	0x20004ac0
 8007aec:	20004ac8 	.word	0x20004ac8
 8007af0:	20004ac4 	.word	0x20004ac4
 8007af4:	20004ad4 	.word	0x20004ad4

08007af8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007af8:	b480      	push	{r7}
 8007afa:	b085      	sub	sp, #20
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007b00:	4b28      	ldr	r3, [pc, #160]	; (8007ba4 <prvInsertBlockIntoFreeList+0xac>)
 8007b02:	60fb      	str	r3, [r7, #12]
 8007b04:	e002      	b.n	8007b0c <prvInsertBlockIntoFreeList+0x14>
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	60fb      	str	r3, [r7, #12]
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	687a      	ldr	r2, [r7, #4]
 8007b12:	429a      	cmp	r2, r3
 8007b14:	d8f7      	bhi.n	8007b06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	685b      	ldr	r3, [r3, #4]
 8007b1e:	68ba      	ldr	r2, [r7, #8]
 8007b20:	4413      	add	r3, r2
 8007b22:	687a      	ldr	r2, [r7, #4]
 8007b24:	429a      	cmp	r2, r3
 8007b26:	d108      	bne.n	8007b3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	685a      	ldr	r2, [r3, #4]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	441a      	add	r2, r3
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	685b      	ldr	r3, [r3, #4]
 8007b42:	68ba      	ldr	r2, [r7, #8]
 8007b44:	441a      	add	r2, r3
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	429a      	cmp	r2, r3
 8007b4c:	d118      	bne.n	8007b80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	681a      	ldr	r2, [r3, #0]
 8007b52:	4b15      	ldr	r3, [pc, #84]	; (8007ba8 <prvInsertBlockIntoFreeList+0xb0>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	429a      	cmp	r2, r3
 8007b58:	d00d      	beq.n	8007b76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	685a      	ldr	r2, [r3, #4]
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	685b      	ldr	r3, [r3, #4]
 8007b64:	441a      	add	r2, r3
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	681a      	ldr	r2, [r3, #0]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	601a      	str	r2, [r3, #0]
 8007b74:	e008      	b.n	8007b88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007b76:	4b0c      	ldr	r3, [pc, #48]	; (8007ba8 <prvInsertBlockIntoFreeList+0xb0>)
 8007b78:	681a      	ldr	r2, [r3, #0]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	601a      	str	r2, [r3, #0]
 8007b7e:	e003      	b.n	8007b88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681a      	ldr	r2, [r3, #0]
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007b88:	68fa      	ldr	r2, [r7, #12]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	429a      	cmp	r2, r3
 8007b8e:	d002      	beq.n	8007b96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	687a      	ldr	r2, [r7, #4]
 8007b94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b96:	bf00      	nop
 8007b98:	3714      	adds	r7, #20
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba0:	4770      	bx	lr
 8007ba2:	bf00      	nop
 8007ba4:	20004ab8 	.word	0x20004ab8
 8007ba8:	20004ac0 	.word	0x20004ac0

08007bac <__errno>:
 8007bac:	4b01      	ldr	r3, [pc, #4]	; (8007bb4 <__errno+0x8>)
 8007bae:	6818      	ldr	r0, [r3, #0]
 8007bb0:	4770      	bx	lr
 8007bb2:	bf00      	nop
 8007bb4:	20000010 	.word	0x20000010

08007bb8 <__libc_init_array>:
 8007bb8:	b570      	push	{r4, r5, r6, lr}
 8007bba:	4d0d      	ldr	r5, [pc, #52]	; (8007bf0 <__libc_init_array+0x38>)
 8007bbc:	4c0d      	ldr	r4, [pc, #52]	; (8007bf4 <__libc_init_array+0x3c>)
 8007bbe:	1b64      	subs	r4, r4, r5
 8007bc0:	10a4      	asrs	r4, r4, #2
 8007bc2:	2600      	movs	r6, #0
 8007bc4:	42a6      	cmp	r6, r4
 8007bc6:	d109      	bne.n	8007bdc <__libc_init_array+0x24>
 8007bc8:	4d0b      	ldr	r5, [pc, #44]	; (8007bf8 <__libc_init_array+0x40>)
 8007bca:	4c0c      	ldr	r4, [pc, #48]	; (8007bfc <__libc_init_array+0x44>)
 8007bcc:	f000 fe20 	bl	8008810 <_init>
 8007bd0:	1b64      	subs	r4, r4, r5
 8007bd2:	10a4      	asrs	r4, r4, #2
 8007bd4:	2600      	movs	r6, #0
 8007bd6:	42a6      	cmp	r6, r4
 8007bd8:	d105      	bne.n	8007be6 <__libc_init_array+0x2e>
 8007bda:	bd70      	pop	{r4, r5, r6, pc}
 8007bdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8007be0:	4798      	blx	r3
 8007be2:	3601      	adds	r6, #1
 8007be4:	e7ee      	b.n	8007bc4 <__libc_init_array+0xc>
 8007be6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bea:	4798      	blx	r3
 8007bec:	3601      	adds	r6, #1
 8007bee:	e7f2      	b.n	8007bd6 <__libc_init_array+0x1e>
 8007bf0:	08008adc 	.word	0x08008adc
 8007bf4:	08008adc 	.word	0x08008adc
 8007bf8:	08008adc 	.word	0x08008adc
 8007bfc:	08008ae0 	.word	0x08008ae0

08007c00 <memcpy>:
 8007c00:	440a      	add	r2, r1
 8007c02:	4291      	cmp	r1, r2
 8007c04:	f100 33ff 	add.w	r3, r0, #4294967295
 8007c08:	d100      	bne.n	8007c0c <memcpy+0xc>
 8007c0a:	4770      	bx	lr
 8007c0c:	b510      	push	{r4, lr}
 8007c0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c16:	4291      	cmp	r1, r2
 8007c18:	d1f9      	bne.n	8007c0e <memcpy+0xe>
 8007c1a:	bd10      	pop	{r4, pc}

08007c1c <memset>:
 8007c1c:	4402      	add	r2, r0
 8007c1e:	4603      	mov	r3, r0
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d100      	bne.n	8007c26 <memset+0xa>
 8007c24:	4770      	bx	lr
 8007c26:	f803 1b01 	strb.w	r1, [r3], #1
 8007c2a:	e7f9      	b.n	8007c20 <memset+0x4>

08007c2c <siscanf>:
 8007c2c:	b40e      	push	{r1, r2, r3}
 8007c2e:	b510      	push	{r4, lr}
 8007c30:	b09f      	sub	sp, #124	; 0x7c
 8007c32:	ac21      	add	r4, sp, #132	; 0x84
 8007c34:	f44f 7101 	mov.w	r1, #516	; 0x204
 8007c38:	f854 2b04 	ldr.w	r2, [r4], #4
 8007c3c:	9201      	str	r2, [sp, #4]
 8007c3e:	f8ad 101c 	strh.w	r1, [sp, #28]
 8007c42:	9004      	str	r0, [sp, #16]
 8007c44:	9008      	str	r0, [sp, #32]
 8007c46:	f7f8 facb 	bl	80001e0 <strlen>
 8007c4a:	4b0c      	ldr	r3, [pc, #48]	; (8007c7c <siscanf+0x50>)
 8007c4c:	9005      	str	r0, [sp, #20]
 8007c4e:	9009      	str	r0, [sp, #36]	; 0x24
 8007c50:	930d      	str	r3, [sp, #52]	; 0x34
 8007c52:	480b      	ldr	r0, [pc, #44]	; (8007c80 <siscanf+0x54>)
 8007c54:	9a01      	ldr	r2, [sp, #4]
 8007c56:	6800      	ldr	r0, [r0, #0]
 8007c58:	9403      	str	r4, [sp, #12]
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	9311      	str	r3, [sp, #68]	; 0x44
 8007c5e:	9316      	str	r3, [sp, #88]	; 0x58
 8007c60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007c64:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007c68:	a904      	add	r1, sp, #16
 8007c6a:	4623      	mov	r3, r4
 8007c6c:	f000 f866 	bl	8007d3c <__ssvfiscanf_r>
 8007c70:	b01f      	add	sp, #124	; 0x7c
 8007c72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c76:	b003      	add	sp, #12
 8007c78:	4770      	bx	lr
 8007c7a:	bf00      	nop
 8007c7c:	08007c85 	.word	0x08007c85
 8007c80:	20000010 	.word	0x20000010

08007c84 <__seofread>:
 8007c84:	2000      	movs	r0, #0
 8007c86:	4770      	bx	lr

08007c88 <_sungetc_r>:
 8007c88:	b538      	push	{r3, r4, r5, lr}
 8007c8a:	1c4b      	adds	r3, r1, #1
 8007c8c:	4614      	mov	r4, r2
 8007c8e:	d103      	bne.n	8007c98 <_sungetc_r+0x10>
 8007c90:	f04f 35ff 	mov.w	r5, #4294967295
 8007c94:	4628      	mov	r0, r5
 8007c96:	bd38      	pop	{r3, r4, r5, pc}
 8007c98:	8993      	ldrh	r3, [r2, #12]
 8007c9a:	f023 0320 	bic.w	r3, r3, #32
 8007c9e:	8193      	strh	r3, [r2, #12]
 8007ca0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007ca2:	6852      	ldr	r2, [r2, #4]
 8007ca4:	b2cd      	uxtb	r5, r1
 8007ca6:	b18b      	cbz	r3, 8007ccc <_sungetc_r+0x44>
 8007ca8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007caa:	4293      	cmp	r3, r2
 8007cac:	dd08      	ble.n	8007cc0 <_sungetc_r+0x38>
 8007cae:	6823      	ldr	r3, [r4, #0]
 8007cb0:	1e5a      	subs	r2, r3, #1
 8007cb2:	6022      	str	r2, [r4, #0]
 8007cb4:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007cb8:	6863      	ldr	r3, [r4, #4]
 8007cba:	3301      	adds	r3, #1
 8007cbc:	6063      	str	r3, [r4, #4]
 8007cbe:	e7e9      	b.n	8007c94 <_sungetc_r+0xc>
 8007cc0:	4621      	mov	r1, r4
 8007cc2:	f000 fc35 	bl	8008530 <__submore>
 8007cc6:	2800      	cmp	r0, #0
 8007cc8:	d0f1      	beq.n	8007cae <_sungetc_r+0x26>
 8007cca:	e7e1      	b.n	8007c90 <_sungetc_r+0x8>
 8007ccc:	6921      	ldr	r1, [r4, #16]
 8007cce:	6823      	ldr	r3, [r4, #0]
 8007cd0:	b151      	cbz	r1, 8007ce8 <_sungetc_r+0x60>
 8007cd2:	4299      	cmp	r1, r3
 8007cd4:	d208      	bcs.n	8007ce8 <_sungetc_r+0x60>
 8007cd6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8007cda:	42a9      	cmp	r1, r5
 8007cdc:	d104      	bne.n	8007ce8 <_sungetc_r+0x60>
 8007cde:	3b01      	subs	r3, #1
 8007ce0:	3201      	adds	r2, #1
 8007ce2:	6023      	str	r3, [r4, #0]
 8007ce4:	6062      	str	r2, [r4, #4]
 8007ce6:	e7d5      	b.n	8007c94 <_sungetc_r+0xc>
 8007ce8:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8007cec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007cf0:	6363      	str	r3, [r4, #52]	; 0x34
 8007cf2:	2303      	movs	r3, #3
 8007cf4:	63a3      	str	r3, [r4, #56]	; 0x38
 8007cf6:	4623      	mov	r3, r4
 8007cf8:	f803 5f46 	strb.w	r5, [r3, #70]!
 8007cfc:	6023      	str	r3, [r4, #0]
 8007cfe:	2301      	movs	r3, #1
 8007d00:	e7dc      	b.n	8007cbc <_sungetc_r+0x34>

08007d02 <__ssrefill_r>:
 8007d02:	b510      	push	{r4, lr}
 8007d04:	460c      	mov	r4, r1
 8007d06:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8007d08:	b169      	cbz	r1, 8007d26 <__ssrefill_r+0x24>
 8007d0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d0e:	4299      	cmp	r1, r3
 8007d10:	d001      	beq.n	8007d16 <__ssrefill_r+0x14>
 8007d12:	f000 fc49 	bl	80085a8 <_free_r>
 8007d16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007d18:	6063      	str	r3, [r4, #4]
 8007d1a:	2000      	movs	r0, #0
 8007d1c:	6360      	str	r0, [r4, #52]	; 0x34
 8007d1e:	b113      	cbz	r3, 8007d26 <__ssrefill_r+0x24>
 8007d20:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8007d22:	6023      	str	r3, [r4, #0]
 8007d24:	bd10      	pop	{r4, pc}
 8007d26:	6923      	ldr	r3, [r4, #16]
 8007d28:	6023      	str	r3, [r4, #0]
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	6063      	str	r3, [r4, #4]
 8007d2e:	89a3      	ldrh	r3, [r4, #12]
 8007d30:	f043 0320 	orr.w	r3, r3, #32
 8007d34:	81a3      	strh	r3, [r4, #12]
 8007d36:	f04f 30ff 	mov.w	r0, #4294967295
 8007d3a:	e7f3      	b.n	8007d24 <__ssrefill_r+0x22>

08007d3c <__ssvfiscanf_r>:
 8007d3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d40:	460c      	mov	r4, r1
 8007d42:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8007d46:	2100      	movs	r1, #0
 8007d48:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8007d4c:	49a6      	ldr	r1, [pc, #664]	; (8007fe8 <__ssvfiscanf_r+0x2ac>)
 8007d4e:	91a0      	str	r1, [sp, #640]	; 0x280
 8007d50:	f10d 0804 	add.w	r8, sp, #4
 8007d54:	49a5      	ldr	r1, [pc, #660]	; (8007fec <__ssvfiscanf_r+0x2b0>)
 8007d56:	4fa6      	ldr	r7, [pc, #664]	; (8007ff0 <__ssvfiscanf_r+0x2b4>)
 8007d58:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8007ff4 <__ssvfiscanf_r+0x2b8>
 8007d5c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8007d60:	4606      	mov	r6, r0
 8007d62:	91a1      	str	r1, [sp, #644]	; 0x284
 8007d64:	9300      	str	r3, [sp, #0]
 8007d66:	7813      	ldrb	r3, [r2, #0]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	f000 815a 	beq.w	8008022 <__ssvfiscanf_r+0x2e6>
 8007d6e:	5dd9      	ldrb	r1, [r3, r7]
 8007d70:	f011 0108 	ands.w	r1, r1, #8
 8007d74:	f102 0501 	add.w	r5, r2, #1
 8007d78:	d019      	beq.n	8007dae <__ssvfiscanf_r+0x72>
 8007d7a:	6863      	ldr	r3, [r4, #4]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	dd0f      	ble.n	8007da0 <__ssvfiscanf_r+0x64>
 8007d80:	6823      	ldr	r3, [r4, #0]
 8007d82:	781a      	ldrb	r2, [r3, #0]
 8007d84:	5cba      	ldrb	r2, [r7, r2]
 8007d86:	0712      	lsls	r2, r2, #28
 8007d88:	d401      	bmi.n	8007d8e <__ssvfiscanf_r+0x52>
 8007d8a:	462a      	mov	r2, r5
 8007d8c:	e7eb      	b.n	8007d66 <__ssvfiscanf_r+0x2a>
 8007d8e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007d90:	3201      	adds	r2, #1
 8007d92:	9245      	str	r2, [sp, #276]	; 0x114
 8007d94:	6862      	ldr	r2, [r4, #4]
 8007d96:	3301      	adds	r3, #1
 8007d98:	3a01      	subs	r2, #1
 8007d9a:	6062      	str	r2, [r4, #4]
 8007d9c:	6023      	str	r3, [r4, #0]
 8007d9e:	e7ec      	b.n	8007d7a <__ssvfiscanf_r+0x3e>
 8007da0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007da2:	4621      	mov	r1, r4
 8007da4:	4630      	mov	r0, r6
 8007da6:	4798      	blx	r3
 8007da8:	2800      	cmp	r0, #0
 8007daa:	d0e9      	beq.n	8007d80 <__ssvfiscanf_r+0x44>
 8007dac:	e7ed      	b.n	8007d8a <__ssvfiscanf_r+0x4e>
 8007dae:	2b25      	cmp	r3, #37	; 0x25
 8007db0:	d012      	beq.n	8007dd8 <__ssvfiscanf_r+0x9c>
 8007db2:	469a      	mov	sl, r3
 8007db4:	6863      	ldr	r3, [r4, #4]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	f340 8091 	ble.w	8007ede <__ssvfiscanf_r+0x1a2>
 8007dbc:	6822      	ldr	r2, [r4, #0]
 8007dbe:	7813      	ldrb	r3, [r2, #0]
 8007dc0:	4553      	cmp	r3, sl
 8007dc2:	f040 812e 	bne.w	8008022 <__ssvfiscanf_r+0x2e6>
 8007dc6:	6863      	ldr	r3, [r4, #4]
 8007dc8:	3b01      	subs	r3, #1
 8007dca:	6063      	str	r3, [r4, #4]
 8007dcc:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8007dce:	3201      	adds	r2, #1
 8007dd0:	3301      	adds	r3, #1
 8007dd2:	6022      	str	r2, [r4, #0]
 8007dd4:	9345      	str	r3, [sp, #276]	; 0x114
 8007dd6:	e7d8      	b.n	8007d8a <__ssvfiscanf_r+0x4e>
 8007dd8:	9141      	str	r1, [sp, #260]	; 0x104
 8007dda:	9143      	str	r1, [sp, #268]	; 0x10c
 8007ddc:	7853      	ldrb	r3, [r2, #1]
 8007dde:	2b2a      	cmp	r3, #42	; 0x2a
 8007de0:	bf02      	ittt	eq
 8007de2:	2310      	moveq	r3, #16
 8007de4:	1c95      	addeq	r5, r2, #2
 8007de6:	9341      	streq	r3, [sp, #260]	; 0x104
 8007de8:	220a      	movs	r2, #10
 8007dea:	46aa      	mov	sl, r5
 8007dec:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8007df0:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8007df4:	2b09      	cmp	r3, #9
 8007df6:	d91d      	bls.n	8007e34 <__ssvfiscanf_r+0xf8>
 8007df8:	487e      	ldr	r0, [pc, #504]	; (8007ff4 <__ssvfiscanf_r+0x2b8>)
 8007dfa:	2203      	movs	r2, #3
 8007dfc:	f7f8 f9f8 	bl	80001f0 <memchr>
 8007e00:	b140      	cbz	r0, 8007e14 <__ssvfiscanf_r+0xd8>
 8007e02:	2301      	movs	r3, #1
 8007e04:	eba0 0009 	sub.w	r0, r0, r9
 8007e08:	fa03 f000 	lsl.w	r0, r3, r0
 8007e0c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007e0e:	4318      	orrs	r0, r3
 8007e10:	9041      	str	r0, [sp, #260]	; 0x104
 8007e12:	4655      	mov	r5, sl
 8007e14:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007e18:	2b78      	cmp	r3, #120	; 0x78
 8007e1a:	d806      	bhi.n	8007e2a <__ssvfiscanf_r+0xee>
 8007e1c:	2b57      	cmp	r3, #87	; 0x57
 8007e1e:	d810      	bhi.n	8007e42 <__ssvfiscanf_r+0x106>
 8007e20:	2b25      	cmp	r3, #37	; 0x25
 8007e22:	d0c6      	beq.n	8007db2 <__ssvfiscanf_r+0x76>
 8007e24:	d856      	bhi.n	8007ed4 <__ssvfiscanf_r+0x198>
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d064      	beq.n	8007ef4 <__ssvfiscanf_r+0x1b8>
 8007e2a:	2303      	movs	r3, #3
 8007e2c:	9347      	str	r3, [sp, #284]	; 0x11c
 8007e2e:	230a      	movs	r3, #10
 8007e30:	9342      	str	r3, [sp, #264]	; 0x108
 8007e32:	e071      	b.n	8007f18 <__ssvfiscanf_r+0x1dc>
 8007e34:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8007e36:	fb02 1103 	mla	r1, r2, r3, r1
 8007e3a:	3930      	subs	r1, #48	; 0x30
 8007e3c:	9143      	str	r1, [sp, #268]	; 0x10c
 8007e3e:	4655      	mov	r5, sl
 8007e40:	e7d3      	b.n	8007dea <__ssvfiscanf_r+0xae>
 8007e42:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8007e46:	2a20      	cmp	r2, #32
 8007e48:	d8ef      	bhi.n	8007e2a <__ssvfiscanf_r+0xee>
 8007e4a:	a101      	add	r1, pc, #4	; (adr r1, 8007e50 <__ssvfiscanf_r+0x114>)
 8007e4c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007e50:	08007f03 	.word	0x08007f03
 8007e54:	08007e2b 	.word	0x08007e2b
 8007e58:	08007e2b 	.word	0x08007e2b
 8007e5c:	08007f61 	.word	0x08007f61
 8007e60:	08007e2b 	.word	0x08007e2b
 8007e64:	08007e2b 	.word	0x08007e2b
 8007e68:	08007e2b 	.word	0x08007e2b
 8007e6c:	08007e2b 	.word	0x08007e2b
 8007e70:	08007e2b 	.word	0x08007e2b
 8007e74:	08007e2b 	.word	0x08007e2b
 8007e78:	08007e2b 	.word	0x08007e2b
 8007e7c:	08007f77 	.word	0x08007f77
 8007e80:	08007f4d 	.word	0x08007f4d
 8007e84:	08007edb 	.word	0x08007edb
 8007e88:	08007edb 	.word	0x08007edb
 8007e8c:	08007edb 	.word	0x08007edb
 8007e90:	08007e2b 	.word	0x08007e2b
 8007e94:	08007f51 	.word	0x08007f51
 8007e98:	08007e2b 	.word	0x08007e2b
 8007e9c:	08007e2b 	.word	0x08007e2b
 8007ea0:	08007e2b 	.word	0x08007e2b
 8007ea4:	08007e2b 	.word	0x08007e2b
 8007ea8:	08007f87 	.word	0x08007f87
 8007eac:	08007f59 	.word	0x08007f59
 8007eb0:	08007efb 	.word	0x08007efb
 8007eb4:	08007e2b 	.word	0x08007e2b
 8007eb8:	08007e2b 	.word	0x08007e2b
 8007ebc:	08007f83 	.word	0x08007f83
 8007ec0:	08007e2b 	.word	0x08007e2b
 8007ec4:	08007f4d 	.word	0x08007f4d
 8007ec8:	08007e2b 	.word	0x08007e2b
 8007ecc:	08007e2b 	.word	0x08007e2b
 8007ed0:	08007f03 	.word	0x08007f03
 8007ed4:	3b45      	subs	r3, #69	; 0x45
 8007ed6:	2b02      	cmp	r3, #2
 8007ed8:	d8a7      	bhi.n	8007e2a <__ssvfiscanf_r+0xee>
 8007eda:	2305      	movs	r3, #5
 8007edc:	e01b      	b.n	8007f16 <__ssvfiscanf_r+0x1da>
 8007ede:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007ee0:	4621      	mov	r1, r4
 8007ee2:	4630      	mov	r0, r6
 8007ee4:	4798      	blx	r3
 8007ee6:	2800      	cmp	r0, #0
 8007ee8:	f43f af68 	beq.w	8007dbc <__ssvfiscanf_r+0x80>
 8007eec:	9844      	ldr	r0, [sp, #272]	; 0x110
 8007eee:	2800      	cmp	r0, #0
 8007ef0:	f040 808d 	bne.w	800800e <__ssvfiscanf_r+0x2d2>
 8007ef4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ef8:	e08f      	b.n	800801a <__ssvfiscanf_r+0x2de>
 8007efa:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007efc:	f042 0220 	orr.w	r2, r2, #32
 8007f00:	9241      	str	r2, [sp, #260]	; 0x104
 8007f02:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8007f04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007f08:	9241      	str	r2, [sp, #260]	; 0x104
 8007f0a:	2210      	movs	r2, #16
 8007f0c:	2b6f      	cmp	r3, #111	; 0x6f
 8007f0e:	9242      	str	r2, [sp, #264]	; 0x108
 8007f10:	bf34      	ite	cc
 8007f12:	2303      	movcc	r3, #3
 8007f14:	2304      	movcs	r3, #4
 8007f16:	9347      	str	r3, [sp, #284]	; 0x11c
 8007f18:	6863      	ldr	r3, [r4, #4]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	dd42      	ble.n	8007fa4 <__ssvfiscanf_r+0x268>
 8007f1e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007f20:	0659      	lsls	r1, r3, #25
 8007f22:	d404      	bmi.n	8007f2e <__ssvfiscanf_r+0x1f2>
 8007f24:	6823      	ldr	r3, [r4, #0]
 8007f26:	781a      	ldrb	r2, [r3, #0]
 8007f28:	5cba      	ldrb	r2, [r7, r2]
 8007f2a:	0712      	lsls	r2, r2, #28
 8007f2c:	d441      	bmi.n	8007fb2 <__ssvfiscanf_r+0x276>
 8007f2e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8007f30:	2b02      	cmp	r3, #2
 8007f32:	dc50      	bgt.n	8007fd6 <__ssvfiscanf_r+0x29a>
 8007f34:	466b      	mov	r3, sp
 8007f36:	4622      	mov	r2, r4
 8007f38:	a941      	add	r1, sp, #260	; 0x104
 8007f3a:	4630      	mov	r0, r6
 8007f3c:	f000 f876 	bl	800802c <_scanf_chars>
 8007f40:	2801      	cmp	r0, #1
 8007f42:	d06e      	beq.n	8008022 <__ssvfiscanf_r+0x2e6>
 8007f44:	2802      	cmp	r0, #2
 8007f46:	f47f af20 	bne.w	8007d8a <__ssvfiscanf_r+0x4e>
 8007f4a:	e7cf      	b.n	8007eec <__ssvfiscanf_r+0x1b0>
 8007f4c:	220a      	movs	r2, #10
 8007f4e:	e7dd      	b.n	8007f0c <__ssvfiscanf_r+0x1d0>
 8007f50:	2300      	movs	r3, #0
 8007f52:	9342      	str	r3, [sp, #264]	; 0x108
 8007f54:	2303      	movs	r3, #3
 8007f56:	e7de      	b.n	8007f16 <__ssvfiscanf_r+0x1da>
 8007f58:	2308      	movs	r3, #8
 8007f5a:	9342      	str	r3, [sp, #264]	; 0x108
 8007f5c:	2304      	movs	r3, #4
 8007f5e:	e7da      	b.n	8007f16 <__ssvfiscanf_r+0x1da>
 8007f60:	4629      	mov	r1, r5
 8007f62:	4640      	mov	r0, r8
 8007f64:	f000 f9b4 	bl	80082d0 <__sccl>
 8007f68:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007f6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f6e:	9341      	str	r3, [sp, #260]	; 0x104
 8007f70:	4605      	mov	r5, r0
 8007f72:	2301      	movs	r3, #1
 8007f74:	e7cf      	b.n	8007f16 <__ssvfiscanf_r+0x1da>
 8007f76:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8007f78:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f7c:	9341      	str	r3, [sp, #260]	; 0x104
 8007f7e:	2300      	movs	r3, #0
 8007f80:	e7c9      	b.n	8007f16 <__ssvfiscanf_r+0x1da>
 8007f82:	2302      	movs	r3, #2
 8007f84:	e7c7      	b.n	8007f16 <__ssvfiscanf_r+0x1da>
 8007f86:	9841      	ldr	r0, [sp, #260]	; 0x104
 8007f88:	06c3      	lsls	r3, r0, #27
 8007f8a:	f53f aefe 	bmi.w	8007d8a <__ssvfiscanf_r+0x4e>
 8007f8e:	9b00      	ldr	r3, [sp, #0]
 8007f90:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007f92:	1d19      	adds	r1, r3, #4
 8007f94:	9100      	str	r1, [sp, #0]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f010 0f01 	tst.w	r0, #1
 8007f9c:	bf14      	ite	ne
 8007f9e:	801a      	strhne	r2, [r3, #0]
 8007fa0:	601a      	streq	r2, [r3, #0]
 8007fa2:	e6f2      	b.n	8007d8a <__ssvfiscanf_r+0x4e>
 8007fa4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007fa6:	4621      	mov	r1, r4
 8007fa8:	4630      	mov	r0, r6
 8007faa:	4798      	blx	r3
 8007fac:	2800      	cmp	r0, #0
 8007fae:	d0b6      	beq.n	8007f1e <__ssvfiscanf_r+0x1e2>
 8007fb0:	e79c      	b.n	8007eec <__ssvfiscanf_r+0x1b0>
 8007fb2:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8007fb4:	3201      	adds	r2, #1
 8007fb6:	9245      	str	r2, [sp, #276]	; 0x114
 8007fb8:	6862      	ldr	r2, [r4, #4]
 8007fba:	3a01      	subs	r2, #1
 8007fbc:	2a00      	cmp	r2, #0
 8007fbe:	6062      	str	r2, [r4, #4]
 8007fc0:	dd02      	ble.n	8007fc8 <__ssvfiscanf_r+0x28c>
 8007fc2:	3301      	adds	r3, #1
 8007fc4:	6023      	str	r3, [r4, #0]
 8007fc6:	e7ad      	b.n	8007f24 <__ssvfiscanf_r+0x1e8>
 8007fc8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8007fca:	4621      	mov	r1, r4
 8007fcc:	4630      	mov	r0, r6
 8007fce:	4798      	blx	r3
 8007fd0:	2800      	cmp	r0, #0
 8007fd2:	d0a7      	beq.n	8007f24 <__ssvfiscanf_r+0x1e8>
 8007fd4:	e78a      	b.n	8007eec <__ssvfiscanf_r+0x1b0>
 8007fd6:	2b04      	cmp	r3, #4
 8007fd8:	dc0e      	bgt.n	8007ff8 <__ssvfiscanf_r+0x2bc>
 8007fda:	466b      	mov	r3, sp
 8007fdc:	4622      	mov	r2, r4
 8007fde:	a941      	add	r1, sp, #260	; 0x104
 8007fe0:	4630      	mov	r0, r6
 8007fe2:	f000 f87d 	bl	80080e0 <_scanf_i>
 8007fe6:	e7ab      	b.n	8007f40 <__ssvfiscanf_r+0x204>
 8007fe8:	08007c89 	.word	0x08007c89
 8007fec:	08007d03 	.word	0x08007d03
 8007ff0:	08008974 	.word	0x08008974
 8007ff4:	08008954 	.word	0x08008954
 8007ff8:	4b0b      	ldr	r3, [pc, #44]	; (8008028 <__ssvfiscanf_r+0x2ec>)
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	f43f aec5 	beq.w	8007d8a <__ssvfiscanf_r+0x4e>
 8008000:	466b      	mov	r3, sp
 8008002:	4622      	mov	r2, r4
 8008004:	a941      	add	r1, sp, #260	; 0x104
 8008006:	4630      	mov	r0, r6
 8008008:	f3af 8000 	nop.w
 800800c:	e798      	b.n	8007f40 <__ssvfiscanf_r+0x204>
 800800e:	89a3      	ldrh	r3, [r4, #12]
 8008010:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008014:	bf18      	it	ne
 8008016:	f04f 30ff 	movne.w	r0, #4294967295
 800801a:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800801e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008022:	9844      	ldr	r0, [sp, #272]	; 0x110
 8008024:	e7f9      	b.n	800801a <__ssvfiscanf_r+0x2de>
 8008026:	bf00      	nop
 8008028:	00000000 	.word	0x00000000

0800802c <_scanf_chars>:
 800802c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008030:	4615      	mov	r5, r2
 8008032:	688a      	ldr	r2, [r1, #8]
 8008034:	4680      	mov	r8, r0
 8008036:	460c      	mov	r4, r1
 8008038:	b932      	cbnz	r2, 8008048 <_scanf_chars+0x1c>
 800803a:	698a      	ldr	r2, [r1, #24]
 800803c:	2a00      	cmp	r2, #0
 800803e:	bf0c      	ite	eq
 8008040:	2201      	moveq	r2, #1
 8008042:	f04f 32ff 	movne.w	r2, #4294967295
 8008046:	608a      	str	r2, [r1, #8]
 8008048:	6822      	ldr	r2, [r4, #0]
 800804a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80080dc <_scanf_chars+0xb0>
 800804e:	06d1      	lsls	r1, r2, #27
 8008050:	bf5f      	itttt	pl
 8008052:	681a      	ldrpl	r2, [r3, #0]
 8008054:	1d11      	addpl	r1, r2, #4
 8008056:	6019      	strpl	r1, [r3, #0]
 8008058:	6816      	ldrpl	r6, [r2, #0]
 800805a:	2700      	movs	r7, #0
 800805c:	69a0      	ldr	r0, [r4, #24]
 800805e:	b188      	cbz	r0, 8008084 <_scanf_chars+0x58>
 8008060:	2801      	cmp	r0, #1
 8008062:	d107      	bne.n	8008074 <_scanf_chars+0x48>
 8008064:	682a      	ldr	r2, [r5, #0]
 8008066:	7811      	ldrb	r1, [r2, #0]
 8008068:	6962      	ldr	r2, [r4, #20]
 800806a:	5c52      	ldrb	r2, [r2, r1]
 800806c:	b952      	cbnz	r2, 8008084 <_scanf_chars+0x58>
 800806e:	2f00      	cmp	r7, #0
 8008070:	d031      	beq.n	80080d6 <_scanf_chars+0xaa>
 8008072:	e022      	b.n	80080ba <_scanf_chars+0x8e>
 8008074:	2802      	cmp	r0, #2
 8008076:	d120      	bne.n	80080ba <_scanf_chars+0x8e>
 8008078:	682b      	ldr	r3, [r5, #0]
 800807a:	781b      	ldrb	r3, [r3, #0]
 800807c:	f813 3009 	ldrb.w	r3, [r3, r9]
 8008080:	071b      	lsls	r3, r3, #28
 8008082:	d41a      	bmi.n	80080ba <_scanf_chars+0x8e>
 8008084:	6823      	ldr	r3, [r4, #0]
 8008086:	06da      	lsls	r2, r3, #27
 8008088:	bf5e      	ittt	pl
 800808a:	682b      	ldrpl	r3, [r5, #0]
 800808c:	781b      	ldrbpl	r3, [r3, #0]
 800808e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008092:	682a      	ldr	r2, [r5, #0]
 8008094:	686b      	ldr	r3, [r5, #4]
 8008096:	3201      	adds	r2, #1
 8008098:	602a      	str	r2, [r5, #0]
 800809a:	68a2      	ldr	r2, [r4, #8]
 800809c:	3b01      	subs	r3, #1
 800809e:	3a01      	subs	r2, #1
 80080a0:	606b      	str	r3, [r5, #4]
 80080a2:	3701      	adds	r7, #1
 80080a4:	60a2      	str	r2, [r4, #8]
 80080a6:	b142      	cbz	r2, 80080ba <_scanf_chars+0x8e>
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	dcd7      	bgt.n	800805c <_scanf_chars+0x30>
 80080ac:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80080b0:	4629      	mov	r1, r5
 80080b2:	4640      	mov	r0, r8
 80080b4:	4798      	blx	r3
 80080b6:	2800      	cmp	r0, #0
 80080b8:	d0d0      	beq.n	800805c <_scanf_chars+0x30>
 80080ba:	6823      	ldr	r3, [r4, #0]
 80080bc:	f013 0310 	ands.w	r3, r3, #16
 80080c0:	d105      	bne.n	80080ce <_scanf_chars+0xa2>
 80080c2:	68e2      	ldr	r2, [r4, #12]
 80080c4:	3201      	adds	r2, #1
 80080c6:	60e2      	str	r2, [r4, #12]
 80080c8:	69a2      	ldr	r2, [r4, #24]
 80080ca:	b102      	cbz	r2, 80080ce <_scanf_chars+0xa2>
 80080cc:	7033      	strb	r3, [r6, #0]
 80080ce:	6923      	ldr	r3, [r4, #16]
 80080d0:	443b      	add	r3, r7
 80080d2:	6123      	str	r3, [r4, #16]
 80080d4:	2000      	movs	r0, #0
 80080d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080da:	bf00      	nop
 80080dc:	08008974 	.word	0x08008974

080080e0 <_scanf_i>:
 80080e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080e4:	4698      	mov	r8, r3
 80080e6:	4b76      	ldr	r3, [pc, #472]	; (80082c0 <_scanf_i+0x1e0>)
 80080e8:	460c      	mov	r4, r1
 80080ea:	4682      	mov	sl, r0
 80080ec:	4616      	mov	r6, r2
 80080ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80080f2:	b087      	sub	sp, #28
 80080f4:	ab03      	add	r3, sp, #12
 80080f6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80080fa:	4b72      	ldr	r3, [pc, #456]	; (80082c4 <_scanf_i+0x1e4>)
 80080fc:	69a1      	ldr	r1, [r4, #24]
 80080fe:	4a72      	ldr	r2, [pc, #456]	; (80082c8 <_scanf_i+0x1e8>)
 8008100:	2903      	cmp	r1, #3
 8008102:	bf18      	it	ne
 8008104:	461a      	movne	r2, r3
 8008106:	68a3      	ldr	r3, [r4, #8]
 8008108:	9201      	str	r2, [sp, #4]
 800810a:	1e5a      	subs	r2, r3, #1
 800810c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008110:	bf88      	it	hi
 8008112:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8008116:	4627      	mov	r7, r4
 8008118:	bf82      	ittt	hi
 800811a:	eb03 0905 	addhi.w	r9, r3, r5
 800811e:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008122:	60a3      	strhi	r3, [r4, #8]
 8008124:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008128:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800812c:	bf98      	it	ls
 800812e:	f04f 0900 	movls.w	r9, #0
 8008132:	6023      	str	r3, [r4, #0]
 8008134:	463d      	mov	r5, r7
 8008136:	f04f 0b00 	mov.w	fp, #0
 800813a:	6831      	ldr	r1, [r6, #0]
 800813c:	ab03      	add	r3, sp, #12
 800813e:	7809      	ldrb	r1, [r1, #0]
 8008140:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008144:	2202      	movs	r2, #2
 8008146:	f7f8 f853 	bl	80001f0 <memchr>
 800814a:	b328      	cbz	r0, 8008198 <_scanf_i+0xb8>
 800814c:	f1bb 0f01 	cmp.w	fp, #1
 8008150:	d159      	bne.n	8008206 <_scanf_i+0x126>
 8008152:	6862      	ldr	r2, [r4, #4]
 8008154:	b92a      	cbnz	r2, 8008162 <_scanf_i+0x82>
 8008156:	6822      	ldr	r2, [r4, #0]
 8008158:	2308      	movs	r3, #8
 800815a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800815e:	6063      	str	r3, [r4, #4]
 8008160:	6022      	str	r2, [r4, #0]
 8008162:	6822      	ldr	r2, [r4, #0]
 8008164:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8008168:	6022      	str	r2, [r4, #0]
 800816a:	68a2      	ldr	r2, [r4, #8]
 800816c:	1e51      	subs	r1, r2, #1
 800816e:	60a1      	str	r1, [r4, #8]
 8008170:	b192      	cbz	r2, 8008198 <_scanf_i+0xb8>
 8008172:	6832      	ldr	r2, [r6, #0]
 8008174:	1c51      	adds	r1, r2, #1
 8008176:	6031      	str	r1, [r6, #0]
 8008178:	7812      	ldrb	r2, [r2, #0]
 800817a:	f805 2b01 	strb.w	r2, [r5], #1
 800817e:	6872      	ldr	r2, [r6, #4]
 8008180:	3a01      	subs	r2, #1
 8008182:	2a00      	cmp	r2, #0
 8008184:	6072      	str	r2, [r6, #4]
 8008186:	dc07      	bgt.n	8008198 <_scanf_i+0xb8>
 8008188:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800818c:	4631      	mov	r1, r6
 800818e:	4650      	mov	r0, sl
 8008190:	4790      	blx	r2
 8008192:	2800      	cmp	r0, #0
 8008194:	f040 8085 	bne.w	80082a2 <_scanf_i+0x1c2>
 8008198:	f10b 0b01 	add.w	fp, fp, #1
 800819c:	f1bb 0f03 	cmp.w	fp, #3
 80081a0:	d1cb      	bne.n	800813a <_scanf_i+0x5a>
 80081a2:	6863      	ldr	r3, [r4, #4]
 80081a4:	b90b      	cbnz	r3, 80081aa <_scanf_i+0xca>
 80081a6:	230a      	movs	r3, #10
 80081a8:	6063      	str	r3, [r4, #4]
 80081aa:	6863      	ldr	r3, [r4, #4]
 80081ac:	4947      	ldr	r1, [pc, #284]	; (80082cc <_scanf_i+0x1ec>)
 80081ae:	6960      	ldr	r0, [r4, #20]
 80081b0:	1ac9      	subs	r1, r1, r3
 80081b2:	f000 f88d 	bl	80082d0 <__sccl>
 80081b6:	f04f 0b00 	mov.w	fp, #0
 80081ba:	68a3      	ldr	r3, [r4, #8]
 80081bc:	6822      	ldr	r2, [r4, #0]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d03d      	beq.n	800823e <_scanf_i+0x15e>
 80081c2:	6831      	ldr	r1, [r6, #0]
 80081c4:	6960      	ldr	r0, [r4, #20]
 80081c6:	f891 c000 	ldrb.w	ip, [r1]
 80081ca:	f810 000c 	ldrb.w	r0, [r0, ip]
 80081ce:	2800      	cmp	r0, #0
 80081d0:	d035      	beq.n	800823e <_scanf_i+0x15e>
 80081d2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80081d6:	d124      	bne.n	8008222 <_scanf_i+0x142>
 80081d8:	0510      	lsls	r0, r2, #20
 80081da:	d522      	bpl.n	8008222 <_scanf_i+0x142>
 80081dc:	f10b 0b01 	add.w	fp, fp, #1
 80081e0:	f1b9 0f00 	cmp.w	r9, #0
 80081e4:	d003      	beq.n	80081ee <_scanf_i+0x10e>
 80081e6:	3301      	adds	r3, #1
 80081e8:	f109 39ff 	add.w	r9, r9, #4294967295
 80081ec:	60a3      	str	r3, [r4, #8]
 80081ee:	6873      	ldr	r3, [r6, #4]
 80081f0:	3b01      	subs	r3, #1
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	6073      	str	r3, [r6, #4]
 80081f6:	dd1b      	ble.n	8008230 <_scanf_i+0x150>
 80081f8:	6833      	ldr	r3, [r6, #0]
 80081fa:	3301      	adds	r3, #1
 80081fc:	6033      	str	r3, [r6, #0]
 80081fe:	68a3      	ldr	r3, [r4, #8]
 8008200:	3b01      	subs	r3, #1
 8008202:	60a3      	str	r3, [r4, #8]
 8008204:	e7d9      	b.n	80081ba <_scanf_i+0xda>
 8008206:	f1bb 0f02 	cmp.w	fp, #2
 800820a:	d1ae      	bne.n	800816a <_scanf_i+0x8a>
 800820c:	6822      	ldr	r2, [r4, #0]
 800820e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8008212:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8008216:	d1bf      	bne.n	8008198 <_scanf_i+0xb8>
 8008218:	2310      	movs	r3, #16
 800821a:	6063      	str	r3, [r4, #4]
 800821c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008220:	e7a2      	b.n	8008168 <_scanf_i+0x88>
 8008222:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8008226:	6022      	str	r2, [r4, #0]
 8008228:	780b      	ldrb	r3, [r1, #0]
 800822a:	f805 3b01 	strb.w	r3, [r5], #1
 800822e:	e7de      	b.n	80081ee <_scanf_i+0x10e>
 8008230:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008234:	4631      	mov	r1, r6
 8008236:	4650      	mov	r0, sl
 8008238:	4798      	blx	r3
 800823a:	2800      	cmp	r0, #0
 800823c:	d0df      	beq.n	80081fe <_scanf_i+0x11e>
 800823e:	6823      	ldr	r3, [r4, #0]
 8008240:	05db      	lsls	r3, r3, #23
 8008242:	d50d      	bpl.n	8008260 <_scanf_i+0x180>
 8008244:	42bd      	cmp	r5, r7
 8008246:	d909      	bls.n	800825c <_scanf_i+0x17c>
 8008248:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800824c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008250:	4632      	mov	r2, r6
 8008252:	4650      	mov	r0, sl
 8008254:	4798      	blx	r3
 8008256:	f105 39ff 	add.w	r9, r5, #4294967295
 800825a:	464d      	mov	r5, r9
 800825c:	42bd      	cmp	r5, r7
 800825e:	d02d      	beq.n	80082bc <_scanf_i+0x1dc>
 8008260:	6822      	ldr	r2, [r4, #0]
 8008262:	f012 0210 	ands.w	r2, r2, #16
 8008266:	d113      	bne.n	8008290 <_scanf_i+0x1b0>
 8008268:	702a      	strb	r2, [r5, #0]
 800826a:	6863      	ldr	r3, [r4, #4]
 800826c:	9e01      	ldr	r6, [sp, #4]
 800826e:	4639      	mov	r1, r7
 8008270:	4650      	mov	r0, sl
 8008272:	47b0      	blx	r6
 8008274:	6821      	ldr	r1, [r4, #0]
 8008276:	f8d8 3000 	ldr.w	r3, [r8]
 800827a:	f011 0f20 	tst.w	r1, #32
 800827e:	d013      	beq.n	80082a8 <_scanf_i+0x1c8>
 8008280:	1d1a      	adds	r2, r3, #4
 8008282:	f8c8 2000 	str.w	r2, [r8]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	6018      	str	r0, [r3, #0]
 800828a:	68e3      	ldr	r3, [r4, #12]
 800828c:	3301      	adds	r3, #1
 800828e:	60e3      	str	r3, [r4, #12]
 8008290:	1bed      	subs	r5, r5, r7
 8008292:	44ab      	add	fp, r5
 8008294:	6925      	ldr	r5, [r4, #16]
 8008296:	445d      	add	r5, fp
 8008298:	6125      	str	r5, [r4, #16]
 800829a:	2000      	movs	r0, #0
 800829c:	b007      	add	sp, #28
 800829e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082a2:	f04f 0b00 	mov.w	fp, #0
 80082a6:	e7ca      	b.n	800823e <_scanf_i+0x15e>
 80082a8:	1d1a      	adds	r2, r3, #4
 80082aa:	f8c8 2000 	str.w	r2, [r8]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f011 0f01 	tst.w	r1, #1
 80082b4:	bf14      	ite	ne
 80082b6:	8018      	strhne	r0, [r3, #0]
 80082b8:	6018      	streq	r0, [r3, #0]
 80082ba:	e7e6      	b.n	800828a <_scanf_i+0x1aa>
 80082bc:	2001      	movs	r0, #1
 80082be:	e7ed      	b.n	800829c <_scanf_i+0x1bc>
 80082c0:	0800888c 	.word	0x0800888c
 80082c4:	0800852d 	.word	0x0800852d
 80082c8:	08008445 	.word	0x08008445
 80082cc:	08008971 	.word	0x08008971

080082d0 <__sccl>:
 80082d0:	b570      	push	{r4, r5, r6, lr}
 80082d2:	780b      	ldrb	r3, [r1, #0]
 80082d4:	4604      	mov	r4, r0
 80082d6:	2b5e      	cmp	r3, #94	; 0x5e
 80082d8:	bf0b      	itete	eq
 80082da:	784b      	ldrbeq	r3, [r1, #1]
 80082dc:	1c48      	addne	r0, r1, #1
 80082de:	1c88      	addeq	r0, r1, #2
 80082e0:	2200      	movne	r2, #0
 80082e2:	bf08      	it	eq
 80082e4:	2201      	moveq	r2, #1
 80082e6:	1e61      	subs	r1, r4, #1
 80082e8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80082ec:	f801 2f01 	strb.w	r2, [r1, #1]!
 80082f0:	42a9      	cmp	r1, r5
 80082f2:	d1fb      	bne.n	80082ec <__sccl+0x1c>
 80082f4:	b90b      	cbnz	r3, 80082fa <__sccl+0x2a>
 80082f6:	3801      	subs	r0, #1
 80082f8:	bd70      	pop	{r4, r5, r6, pc}
 80082fa:	f082 0201 	eor.w	r2, r2, #1
 80082fe:	54e2      	strb	r2, [r4, r3]
 8008300:	4605      	mov	r5, r0
 8008302:	4628      	mov	r0, r5
 8008304:	f810 1b01 	ldrb.w	r1, [r0], #1
 8008308:	292d      	cmp	r1, #45	; 0x2d
 800830a:	d006      	beq.n	800831a <__sccl+0x4a>
 800830c:	295d      	cmp	r1, #93	; 0x5d
 800830e:	d0f3      	beq.n	80082f8 <__sccl+0x28>
 8008310:	b909      	cbnz	r1, 8008316 <__sccl+0x46>
 8008312:	4628      	mov	r0, r5
 8008314:	e7f0      	b.n	80082f8 <__sccl+0x28>
 8008316:	460b      	mov	r3, r1
 8008318:	e7f1      	b.n	80082fe <__sccl+0x2e>
 800831a:	786e      	ldrb	r6, [r5, #1]
 800831c:	2e5d      	cmp	r6, #93	; 0x5d
 800831e:	d0fa      	beq.n	8008316 <__sccl+0x46>
 8008320:	42b3      	cmp	r3, r6
 8008322:	dcf8      	bgt.n	8008316 <__sccl+0x46>
 8008324:	3502      	adds	r5, #2
 8008326:	4619      	mov	r1, r3
 8008328:	3101      	adds	r1, #1
 800832a:	428e      	cmp	r6, r1
 800832c:	5462      	strb	r2, [r4, r1]
 800832e:	dcfb      	bgt.n	8008328 <__sccl+0x58>
 8008330:	1af1      	subs	r1, r6, r3
 8008332:	3901      	subs	r1, #1
 8008334:	1c58      	adds	r0, r3, #1
 8008336:	42b3      	cmp	r3, r6
 8008338:	bfa8      	it	ge
 800833a:	2100      	movge	r1, #0
 800833c:	1843      	adds	r3, r0, r1
 800833e:	e7e0      	b.n	8008302 <__sccl+0x32>

08008340 <_strtol_l.constprop.0>:
 8008340:	2b01      	cmp	r3, #1
 8008342:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008346:	d001      	beq.n	800834c <_strtol_l.constprop.0+0xc>
 8008348:	2b24      	cmp	r3, #36	; 0x24
 800834a:	d906      	bls.n	800835a <_strtol_l.constprop.0+0x1a>
 800834c:	f7ff fc2e 	bl	8007bac <__errno>
 8008350:	2316      	movs	r3, #22
 8008352:	6003      	str	r3, [r0, #0]
 8008354:	2000      	movs	r0, #0
 8008356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800835a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008440 <_strtol_l.constprop.0+0x100>
 800835e:	460d      	mov	r5, r1
 8008360:	462e      	mov	r6, r5
 8008362:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008366:	f814 700c 	ldrb.w	r7, [r4, ip]
 800836a:	f017 0708 	ands.w	r7, r7, #8
 800836e:	d1f7      	bne.n	8008360 <_strtol_l.constprop.0+0x20>
 8008370:	2c2d      	cmp	r4, #45	; 0x2d
 8008372:	d132      	bne.n	80083da <_strtol_l.constprop.0+0x9a>
 8008374:	782c      	ldrb	r4, [r5, #0]
 8008376:	2701      	movs	r7, #1
 8008378:	1cb5      	adds	r5, r6, #2
 800837a:	2b00      	cmp	r3, #0
 800837c:	d05b      	beq.n	8008436 <_strtol_l.constprop.0+0xf6>
 800837e:	2b10      	cmp	r3, #16
 8008380:	d109      	bne.n	8008396 <_strtol_l.constprop.0+0x56>
 8008382:	2c30      	cmp	r4, #48	; 0x30
 8008384:	d107      	bne.n	8008396 <_strtol_l.constprop.0+0x56>
 8008386:	782c      	ldrb	r4, [r5, #0]
 8008388:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800838c:	2c58      	cmp	r4, #88	; 0x58
 800838e:	d14d      	bne.n	800842c <_strtol_l.constprop.0+0xec>
 8008390:	786c      	ldrb	r4, [r5, #1]
 8008392:	2310      	movs	r3, #16
 8008394:	3502      	adds	r5, #2
 8008396:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800839a:	f108 38ff 	add.w	r8, r8, #4294967295
 800839e:	f04f 0c00 	mov.w	ip, #0
 80083a2:	fbb8 f9f3 	udiv	r9, r8, r3
 80083a6:	4666      	mov	r6, ip
 80083a8:	fb03 8a19 	mls	sl, r3, r9, r8
 80083ac:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80083b0:	f1be 0f09 	cmp.w	lr, #9
 80083b4:	d816      	bhi.n	80083e4 <_strtol_l.constprop.0+0xa4>
 80083b6:	4674      	mov	r4, lr
 80083b8:	42a3      	cmp	r3, r4
 80083ba:	dd24      	ble.n	8008406 <_strtol_l.constprop.0+0xc6>
 80083bc:	f1bc 0f00 	cmp.w	ip, #0
 80083c0:	db1e      	blt.n	8008400 <_strtol_l.constprop.0+0xc0>
 80083c2:	45b1      	cmp	r9, r6
 80083c4:	d31c      	bcc.n	8008400 <_strtol_l.constprop.0+0xc0>
 80083c6:	d101      	bne.n	80083cc <_strtol_l.constprop.0+0x8c>
 80083c8:	45a2      	cmp	sl, r4
 80083ca:	db19      	blt.n	8008400 <_strtol_l.constprop.0+0xc0>
 80083cc:	fb06 4603 	mla	r6, r6, r3, r4
 80083d0:	f04f 0c01 	mov.w	ip, #1
 80083d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80083d8:	e7e8      	b.n	80083ac <_strtol_l.constprop.0+0x6c>
 80083da:	2c2b      	cmp	r4, #43	; 0x2b
 80083dc:	bf04      	itt	eq
 80083de:	782c      	ldrbeq	r4, [r5, #0]
 80083e0:	1cb5      	addeq	r5, r6, #2
 80083e2:	e7ca      	b.n	800837a <_strtol_l.constprop.0+0x3a>
 80083e4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80083e8:	f1be 0f19 	cmp.w	lr, #25
 80083ec:	d801      	bhi.n	80083f2 <_strtol_l.constprop.0+0xb2>
 80083ee:	3c37      	subs	r4, #55	; 0x37
 80083f0:	e7e2      	b.n	80083b8 <_strtol_l.constprop.0+0x78>
 80083f2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80083f6:	f1be 0f19 	cmp.w	lr, #25
 80083fa:	d804      	bhi.n	8008406 <_strtol_l.constprop.0+0xc6>
 80083fc:	3c57      	subs	r4, #87	; 0x57
 80083fe:	e7db      	b.n	80083b8 <_strtol_l.constprop.0+0x78>
 8008400:	f04f 3cff 	mov.w	ip, #4294967295
 8008404:	e7e6      	b.n	80083d4 <_strtol_l.constprop.0+0x94>
 8008406:	f1bc 0f00 	cmp.w	ip, #0
 800840a:	da05      	bge.n	8008418 <_strtol_l.constprop.0+0xd8>
 800840c:	2322      	movs	r3, #34	; 0x22
 800840e:	6003      	str	r3, [r0, #0]
 8008410:	4646      	mov	r6, r8
 8008412:	b942      	cbnz	r2, 8008426 <_strtol_l.constprop.0+0xe6>
 8008414:	4630      	mov	r0, r6
 8008416:	e79e      	b.n	8008356 <_strtol_l.constprop.0+0x16>
 8008418:	b107      	cbz	r7, 800841c <_strtol_l.constprop.0+0xdc>
 800841a:	4276      	negs	r6, r6
 800841c:	2a00      	cmp	r2, #0
 800841e:	d0f9      	beq.n	8008414 <_strtol_l.constprop.0+0xd4>
 8008420:	f1bc 0f00 	cmp.w	ip, #0
 8008424:	d000      	beq.n	8008428 <_strtol_l.constprop.0+0xe8>
 8008426:	1e69      	subs	r1, r5, #1
 8008428:	6011      	str	r1, [r2, #0]
 800842a:	e7f3      	b.n	8008414 <_strtol_l.constprop.0+0xd4>
 800842c:	2430      	movs	r4, #48	; 0x30
 800842e:	2b00      	cmp	r3, #0
 8008430:	d1b1      	bne.n	8008396 <_strtol_l.constprop.0+0x56>
 8008432:	2308      	movs	r3, #8
 8008434:	e7af      	b.n	8008396 <_strtol_l.constprop.0+0x56>
 8008436:	2c30      	cmp	r4, #48	; 0x30
 8008438:	d0a5      	beq.n	8008386 <_strtol_l.constprop.0+0x46>
 800843a:	230a      	movs	r3, #10
 800843c:	e7ab      	b.n	8008396 <_strtol_l.constprop.0+0x56>
 800843e:	bf00      	nop
 8008440:	08008974 	.word	0x08008974

08008444 <_strtol_r>:
 8008444:	f7ff bf7c 	b.w	8008340 <_strtol_l.constprop.0>

08008448 <_strtoul_l.constprop.0>:
 8008448:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800844c:	4f36      	ldr	r7, [pc, #216]	; (8008528 <_strtoul_l.constprop.0+0xe0>)
 800844e:	4686      	mov	lr, r0
 8008450:	460d      	mov	r5, r1
 8008452:	4628      	mov	r0, r5
 8008454:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008458:	5de6      	ldrb	r6, [r4, r7]
 800845a:	f016 0608 	ands.w	r6, r6, #8
 800845e:	d1f8      	bne.n	8008452 <_strtoul_l.constprop.0+0xa>
 8008460:	2c2d      	cmp	r4, #45	; 0x2d
 8008462:	d12f      	bne.n	80084c4 <_strtoul_l.constprop.0+0x7c>
 8008464:	782c      	ldrb	r4, [r5, #0]
 8008466:	2601      	movs	r6, #1
 8008468:	1c85      	adds	r5, r0, #2
 800846a:	2b00      	cmp	r3, #0
 800846c:	d057      	beq.n	800851e <_strtoul_l.constprop.0+0xd6>
 800846e:	2b10      	cmp	r3, #16
 8008470:	d109      	bne.n	8008486 <_strtoul_l.constprop.0+0x3e>
 8008472:	2c30      	cmp	r4, #48	; 0x30
 8008474:	d107      	bne.n	8008486 <_strtoul_l.constprop.0+0x3e>
 8008476:	7828      	ldrb	r0, [r5, #0]
 8008478:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800847c:	2858      	cmp	r0, #88	; 0x58
 800847e:	d149      	bne.n	8008514 <_strtoul_l.constprop.0+0xcc>
 8008480:	786c      	ldrb	r4, [r5, #1]
 8008482:	2310      	movs	r3, #16
 8008484:	3502      	adds	r5, #2
 8008486:	f04f 38ff 	mov.w	r8, #4294967295
 800848a:	2700      	movs	r7, #0
 800848c:	fbb8 f8f3 	udiv	r8, r8, r3
 8008490:	fb03 f908 	mul.w	r9, r3, r8
 8008494:	ea6f 0909 	mvn.w	r9, r9
 8008498:	4638      	mov	r0, r7
 800849a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800849e:	f1bc 0f09 	cmp.w	ip, #9
 80084a2:	d814      	bhi.n	80084ce <_strtoul_l.constprop.0+0x86>
 80084a4:	4664      	mov	r4, ip
 80084a6:	42a3      	cmp	r3, r4
 80084a8:	dd22      	ble.n	80084f0 <_strtoul_l.constprop.0+0xa8>
 80084aa:	2f00      	cmp	r7, #0
 80084ac:	db1d      	blt.n	80084ea <_strtoul_l.constprop.0+0xa2>
 80084ae:	4580      	cmp	r8, r0
 80084b0:	d31b      	bcc.n	80084ea <_strtoul_l.constprop.0+0xa2>
 80084b2:	d101      	bne.n	80084b8 <_strtoul_l.constprop.0+0x70>
 80084b4:	45a1      	cmp	r9, r4
 80084b6:	db18      	blt.n	80084ea <_strtoul_l.constprop.0+0xa2>
 80084b8:	fb00 4003 	mla	r0, r0, r3, r4
 80084bc:	2701      	movs	r7, #1
 80084be:	f815 4b01 	ldrb.w	r4, [r5], #1
 80084c2:	e7ea      	b.n	800849a <_strtoul_l.constprop.0+0x52>
 80084c4:	2c2b      	cmp	r4, #43	; 0x2b
 80084c6:	bf04      	itt	eq
 80084c8:	782c      	ldrbeq	r4, [r5, #0]
 80084ca:	1c85      	addeq	r5, r0, #2
 80084cc:	e7cd      	b.n	800846a <_strtoul_l.constprop.0+0x22>
 80084ce:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80084d2:	f1bc 0f19 	cmp.w	ip, #25
 80084d6:	d801      	bhi.n	80084dc <_strtoul_l.constprop.0+0x94>
 80084d8:	3c37      	subs	r4, #55	; 0x37
 80084da:	e7e4      	b.n	80084a6 <_strtoul_l.constprop.0+0x5e>
 80084dc:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80084e0:	f1bc 0f19 	cmp.w	ip, #25
 80084e4:	d804      	bhi.n	80084f0 <_strtoul_l.constprop.0+0xa8>
 80084e6:	3c57      	subs	r4, #87	; 0x57
 80084e8:	e7dd      	b.n	80084a6 <_strtoul_l.constprop.0+0x5e>
 80084ea:	f04f 37ff 	mov.w	r7, #4294967295
 80084ee:	e7e6      	b.n	80084be <_strtoul_l.constprop.0+0x76>
 80084f0:	2f00      	cmp	r7, #0
 80084f2:	da07      	bge.n	8008504 <_strtoul_l.constprop.0+0xbc>
 80084f4:	2322      	movs	r3, #34	; 0x22
 80084f6:	f8ce 3000 	str.w	r3, [lr]
 80084fa:	f04f 30ff 	mov.w	r0, #4294967295
 80084fe:	b932      	cbnz	r2, 800850e <_strtoul_l.constprop.0+0xc6>
 8008500:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008504:	b106      	cbz	r6, 8008508 <_strtoul_l.constprop.0+0xc0>
 8008506:	4240      	negs	r0, r0
 8008508:	2a00      	cmp	r2, #0
 800850a:	d0f9      	beq.n	8008500 <_strtoul_l.constprop.0+0xb8>
 800850c:	b107      	cbz	r7, 8008510 <_strtoul_l.constprop.0+0xc8>
 800850e:	1e69      	subs	r1, r5, #1
 8008510:	6011      	str	r1, [r2, #0]
 8008512:	e7f5      	b.n	8008500 <_strtoul_l.constprop.0+0xb8>
 8008514:	2430      	movs	r4, #48	; 0x30
 8008516:	2b00      	cmp	r3, #0
 8008518:	d1b5      	bne.n	8008486 <_strtoul_l.constprop.0+0x3e>
 800851a:	2308      	movs	r3, #8
 800851c:	e7b3      	b.n	8008486 <_strtoul_l.constprop.0+0x3e>
 800851e:	2c30      	cmp	r4, #48	; 0x30
 8008520:	d0a9      	beq.n	8008476 <_strtoul_l.constprop.0+0x2e>
 8008522:	230a      	movs	r3, #10
 8008524:	e7af      	b.n	8008486 <_strtoul_l.constprop.0+0x3e>
 8008526:	bf00      	nop
 8008528:	08008974 	.word	0x08008974

0800852c <_strtoul_r>:
 800852c:	f7ff bf8c 	b.w	8008448 <_strtoul_l.constprop.0>

08008530 <__submore>:
 8008530:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008534:	460c      	mov	r4, r1
 8008536:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8008538:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800853c:	4299      	cmp	r1, r3
 800853e:	d11d      	bne.n	800857c <__submore+0x4c>
 8008540:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008544:	f000 f89c 	bl	8008680 <_malloc_r>
 8008548:	b918      	cbnz	r0, 8008552 <__submore+0x22>
 800854a:	f04f 30ff 	mov.w	r0, #4294967295
 800854e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008552:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008556:	63a3      	str	r3, [r4, #56]	; 0x38
 8008558:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800855c:	6360      	str	r0, [r4, #52]	; 0x34
 800855e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8008562:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008566:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800856a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800856e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8008572:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8008576:	6020      	str	r0, [r4, #0]
 8008578:	2000      	movs	r0, #0
 800857a:	e7e8      	b.n	800854e <__submore+0x1e>
 800857c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800857e:	0077      	lsls	r7, r6, #1
 8008580:	463a      	mov	r2, r7
 8008582:	f000 f8f1 	bl	8008768 <_realloc_r>
 8008586:	4605      	mov	r5, r0
 8008588:	2800      	cmp	r0, #0
 800858a:	d0de      	beq.n	800854a <__submore+0x1a>
 800858c:	eb00 0806 	add.w	r8, r0, r6
 8008590:	4601      	mov	r1, r0
 8008592:	4632      	mov	r2, r6
 8008594:	4640      	mov	r0, r8
 8008596:	f7ff fb33 	bl	8007c00 <memcpy>
 800859a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800859e:	f8c4 8000 	str.w	r8, [r4]
 80085a2:	e7e9      	b.n	8008578 <__submore+0x48>

080085a4 <__retarget_lock_acquire_recursive>:
 80085a4:	4770      	bx	lr

080085a6 <__retarget_lock_release_recursive>:
 80085a6:	4770      	bx	lr

080085a8 <_free_r>:
 80085a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80085aa:	2900      	cmp	r1, #0
 80085ac:	d044      	beq.n	8008638 <_free_r+0x90>
 80085ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085b2:	9001      	str	r0, [sp, #4]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	f1a1 0404 	sub.w	r4, r1, #4
 80085ba:	bfb8      	it	lt
 80085bc:	18e4      	addlt	r4, r4, r3
 80085be:	f000 f913 	bl	80087e8 <__malloc_lock>
 80085c2:	4a1e      	ldr	r2, [pc, #120]	; (800863c <_free_r+0x94>)
 80085c4:	9801      	ldr	r0, [sp, #4]
 80085c6:	6813      	ldr	r3, [r2, #0]
 80085c8:	b933      	cbnz	r3, 80085d8 <_free_r+0x30>
 80085ca:	6063      	str	r3, [r4, #4]
 80085cc:	6014      	str	r4, [r2, #0]
 80085ce:	b003      	add	sp, #12
 80085d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80085d4:	f000 b90e 	b.w	80087f4 <__malloc_unlock>
 80085d8:	42a3      	cmp	r3, r4
 80085da:	d908      	bls.n	80085ee <_free_r+0x46>
 80085dc:	6825      	ldr	r5, [r4, #0]
 80085de:	1961      	adds	r1, r4, r5
 80085e0:	428b      	cmp	r3, r1
 80085e2:	bf01      	itttt	eq
 80085e4:	6819      	ldreq	r1, [r3, #0]
 80085e6:	685b      	ldreq	r3, [r3, #4]
 80085e8:	1949      	addeq	r1, r1, r5
 80085ea:	6021      	streq	r1, [r4, #0]
 80085ec:	e7ed      	b.n	80085ca <_free_r+0x22>
 80085ee:	461a      	mov	r2, r3
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	b10b      	cbz	r3, 80085f8 <_free_r+0x50>
 80085f4:	42a3      	cmp	r3, r4
 80085f6:	d9fa      	bls.n	80085ee <_free_r+0x46>
 80085f8:	6811      	ldr	r1, [r2, #0]
 80085fa:	1855      	adds	r5, r2, r1
 80085fc:	42a5      	cmp	r5, r4
 80085fe:	d10b      	bne.n	8008618 <_free_r+0x70>
 8008600:	6824      	ldr	r4, [r4, #0]
 8008602:	4421      	add	r1, r4
 8008604:	1854      	adds	r4, r2, r1
 8008606:	42a3      	cmp	r3, r4
 8008608:	6011      	str	r1, [r2, #0]
 800860a:	d1e0      	bne.n	80085ce <_free_r+0x26>
 800860c:	681c      	ldr	r4, [r3, #0]
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	6053      	str	r3, [r2, #4]
 8008612:	4421      	add	r1, r4
 8008614:	6011      	str	r1, [r2, #0]
 8008616:	e7da      	b.n	80085ce <_free_r+0x26>
 8008618:	d902      	bls.n	8008620 <_free_r+0x78>
 800861a:	230c      	movs	r3, #12
 800861c:	6003      	str	r3, [r0, #0]
 800861e:	e7d6      	b.n	80085ce <_free_r+0x26>
 8008620:	6825      	ldr	r5, [r4, #0]
 8008622:	1961      	adds	r1, r4, r5
 8008624:	428b      	cmp	r3, r1
 8008626:	bf04      	itt	eq
 8008628:	6819      	ldreq	r1, [r3, #0]
 800862a:	685b      	ldreq	r3, [r3, #4]
 800862c:	6063      	str	r3, [r4, #4]
 800862e:	bf04      	itt	eq
 8008630:	1949      	addeq	r1, r1, r5
 8008632:	6021      	streq	r1, [r4, #0]
 8008634:	6054      	str	r4, [r2, #4]
 8008636:	e7ca      	b.n	80085ce <_free_r+0x26>
 8008638:	b003      	add	sp, #12
 800863a:	bd30      	pop	{r4, r5, pc}
 800863c:	20004ae0 	.word	0x20004ae0

08008640 <sbrk_aligned>:
 8008640:	b570      	push	{r4, r5, r6, lr}
 8008642:	4e0e      	ldr	r6, [pc, #56]	; (800867c <sbrk_aligned+0x3c>)
 8008644:	460c      	mov	r4, r1
 8008646:	6831      	ldr	r1, [r6, #0]
 8008648:	4605      	mov	r5, r0
 800864a:	b911      	cbnz	r1, 8008652 <sbrk_aligned+0x12>
 800864c:	f000 f8bc 	bl	80087c8 <_sbrk_r>
 8008650:	6030      	str	r0, [r6, #0]
 8008652:	4621      	mov	r1, r4
 8008654:	4628      	mov	r0, r5
 8008656:	f000 f8b7 	bl	80087c8 <_sbrk_r>
 800865a:	1c43      	adds	r3, r0, #1
 800865c:	d00a      	beq.n	8008674 <sbrk_aligned+0x34>
 800865e:	1cc4      	adds	r4, r0, #3
 8008660:	f024 0403 	bic.w	r4, r4, #3
 8008664:	42a0      	cmp	r0, r4
 8008666:	d007      	beq.n	8008678 <sbrk_aligned+0x38>
 8008668:	1a21      	subs	r1, r4, r0
 800866a:	4628      	mov	r0, r5
 800866c:	f000 f8ac 	bl	80087c8 <_sbrk_r>
 8008670:	3001      	adds	r0, #1
 8008672:	d101      	bne.n	8008678 <sbrk_aligned+0x38>
 8008674:	f04f 34ff 	mov.w	r4, #4294967295
 8008678:	4620      	mov	r0, r4
 800867a:	bd70      	pop	{r4, r5, r6, pc}
 800867c:	20004ae4 	.word	0x20004ae4

08008680 <_malloc_r>:
 8008680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008684:	1ccd      	adds	r5, r1, #3
 8008686:	f025 0503 	bic.w	r5, r5, #3
 800868a:	3508      	adds	r5, #8
 800868c:	2d0c      	cmp	r5, #12
 800868e:	bf38      	it	cc
 8008690:	250c      	movcc	r5, #12
 8008692:	2d00      	cmp	r5, #0
 8008694:	4607      	mov	r7, r0
 8008696:	db01      	blt.n	800869c <_malloc_r+0x1c>
 8008698:	42a9      	cmp	r1, r5
 800869a:	d905      	bls.n	80086a8 <_malloc_r+0x28>
 800869c:	230c      	movs	r3, #12
 800869e:	603b      	str	r3, [r7, #0]
 80086a0:	2600      	movs	r6, #0
 80086a2:	4630      	mov	r0, r6
 80086a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086a8:	4e2e      	ldr	r6, [pc, #184]	; (8008764 <_malloc_r+0xe4>)
 80086aa:	f000 f89d 	bl	80087e8 <__malloc_lock>
 80086ae:	6833      	ldr	r3, [r6, #0]
 80086b0:	461c      	mov	r4, r3
 80086b2:	bb34      	cbnz	r4, 8008702 <_malloc_r+0x82>
 80086b4:	4629      	mov	r1, r5
 80086b6:	4638      	mov	r0, r7
 80086b8:	f7ff ffc2 	bl	8008640 <sbrk_aligned>
 80086bc:	1c43      	adds	r3, r0, #1
 80086be:	4604      	mov	r4, r0
 80086c0:	d14d      	bne.n	800875e <_malloc_r+0xde>
 80086c2:	6834      	ldr	r4, [r6, #0]
 80086c4:	4626      	mov	r6, r4
 80086c6:	2e00      	cmp	r6, #0
 80086c8:	d140      	bne.n	800874c <_malloc_r+0xcc>
 80086ca:	6823      	ldr	r3, [r4, #0]
 80086cc:	4631      	mov	r1, r6
 80086ce:	4638      	mov	r0, r7
 80086d0:	eb04 0803 	add.w	r8, r4, r3
 80086d4:	f000 f878 	bl	80087c8 <_sbrk_r>
 80086d8:	4580      	cmp	r8, r0
 80086da:	d13a      	bne.n	8008752 <_malloc_r+0xd2>
 80086dc:	6821      	ldr	r1, [r4, #0]
 80086de:	3503      	adds	r5, #3
 80086e0:	1a6d      	subs	r5, r5, r1
 80086e2:	f025 0503 	bic.w	r5, r5, #3
 80086e6:	3508      	adds	r5, #8
 80086e8:	2d0c      	cmp	r5, #12
 80086ea:	bf38      	it	cc
 80086ec:	250c      	movcc	r5, #12
 80086ee:	4629      	mov	r1, r5
 80086f0:	4638      	mov	r0, r7
 80086f2:	f7ff ffa5 	bl	8008640 <sbrk_aligned>
 80086f6:	3001      	adds	r0, #1
 80086f8:	d02b      	beq.n	8008752 <_malloc_r+0xd2>
 80086fa:	6823      	ldr	r3, [r4, #0]
 80086fc:	442b      	add	r3, r5
 80086fe:	6023      	str	r3, [r4, #0]
 8008700:	e00e      	b.n	8008720 <_malloc_r+0xa0>
 8008702:	6822      	ldr	r2, [r4, #0]
 8008704:	1b52      	subs	r2, r2, r5
 8008706:	d41e      	bmi.n	8008746 <_malloc_r+0xc6>
 8008708:	2a0b      	cmp	r2, #11
 800870a:	d916      	bls.n	800873a <_malloc_r+0xba>
 800870c:	1961      	adds	r1, r4, r5
 800870e:	42a3      	cmp	r3, r4
 8008710:	6025      	str	r5, [r4, #0]
 8008712:	bf18      	it	ne
 8008714:	6059      	strne	r1, [r3, #4]
 8008716:	6863      	ldr	r3, [r4, #4]
 8008718:	bf08      	it	eq
 800871a:	6031      	streq	r1, [r6, #0]
 800871c:	5162      	str	r2, [r4, r5]
 800871e:	604b      	str	r3, [r1, #4]
 8008720:	4638      	mov	r0, r7
 8008722:	f104 060b 	add.w	r6, r4, #11
 8008726:	f000 f865 	bl	80087f4 <__malloc_unlock>
 800872a:	f026 0607 	bic.w	r6, r6, #7
 800872e:	1d23      	adds	r3, r4, #4
 8008730:	1af2      	subs	r2, r6, r3
 8008732:	d0b6      	beq.n	80086a2 <_malloc_r+0x22>
 8008734:	1b9b      	subs	r3, r3, r6
 8008736:	50a3      	str	r3, [r4, r2]
 8008738:	e7b3      	b.n	80086a2 <_malloc_r+0x22>
 800873a:	6862      	ldr	r2, [r4, #4]
 800873c:	42a3      	cmp	r3, r4
 800873e:	bf0c      	ite	eq
 8008740:	6032      	streq	r2, [r6, #0]
 8008742:	605a      	strne	r2, [r3, #4]
 8008744:	e7ec      	b.n	8008720 <_malloc_r+0xa0>
 8008746:	4623      	mov	r3, r4
 8008748:	6864      	ldr	r4, [r4, #4]
 800874a:	e7b2      	b.n	80086b2 <_malloc_r+0x32>
 800874c:	4634      	mov	r4, r6
 800874e:	6876      	ldr	r6, [r6, #4]
 8008750:	e7b9      	b.n	80086c6 <_malloc_r+0x46>
 8008752:	230c      	movs	r3, #12
 8008754:	603b      	str	r3, [r7, #0]
 8008756:	4638      	mov	r0, r7
 8008758:	f000 f84c 	bl	80087f4 <__malloc_unlock>
 800875c:	e7a1      	b.n	80086a2 <_malloc_r+0x22>
 800875e:	6025      	str	r5, [r4, #0]
 8008760:	e7de      	b.n	8008720 <_malloc_r+0xa0>
 8008762:	bf00      	nop
 8008764:	20004ae0 	.word	0x20004ae0

08008768 <_realloc_r>:
 8008768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800876c:	4680      	mov	r8, r0
 800876e:	4614      	mov	r4, r2
 8008770:	460e      	mov	r6, r1
 8008772:	b921      	cbnz	r1, 800877e <_realloc_r+0x16>
 8008774:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008778:	4611      	mov	r1, r2
 800877a:	f7ff bf81 	b.w	8008680 <_malloc_r>
 800877e:	b92a      	cbnz	r2, 800878c <_realloc_r+0x24>
 8008780:	f7ff ff12 	bl	80085a8 <_free_r>
 8008784:	4625      	mov	r5, r4
 8008786:	4628      	mov	r0, r5
 8008788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800878c:	f000 f838 	bl	8008800 <_malloc_usable_size_r>
 8008790:	4284      	cmp	r4, r0
 8008792:	4607      	mov	r7, r0
 8008794:	d802      	bhi.n	800879c <_realloc_r+0x34>
 8008796:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800879a:	d812      	bhi.n	80087c2 <_realloc_r+0x5a>
 800879c:	4621      	mov	r1, r4
 800879e:	4640      	mov	r0, r8
 80087a0:	f7ff ff6e 	bl	8008680 <_malloc_r>
 80087a4:	4605      	mov	r5, r0
 80087a6:	2800      	cmp	r0, #0
 80087a8:	d0ed      	beq.n	8008786 <_realloc_r+0x1e>
 80087aa:	42bc      	cmp	r4, r7
 80087ac:	4622      	mov	r2, r4
 80087ae:	4631      	mov	r1, r6
 80087b0:	bf28      	it	cs
 80087b2:	463a      	movcs	r2, r7
 80087b4:	f7ff fa24 	bl	8007c00 <memcpy>
 80087b8:	4631      	mov	r1, r6
 80087ba:	4640      	mov	r0, r8
 80087bc:	f7ff fef4 	bl	80085a8 <_free_r>
 80087c0:	e7e1      	b.n	8008786 <_realloc_r+0x1e>
 80087c2:	4635      	mov	r5, r6
 80087c4:	e7df      	b.n	8008786 <_realloc_r+0x1e>
	...

080087c8 <_sbrk_r>:
 80087c8:	b538      	push	{r3, r4, r5, lr}
 80087ca:	4d06      	ldr	r5, [pc, #24]	; (80087e4 <_sbrk_r+0x1c>)
 80087cc:	2300      	movs	r3, #0
 80087ce:	4604      	mov	r4, r0
 80087d0:	4608      	mov	r0, r1
 80087d2:	602b      	str	r3, [r5, #0]
 80087d4:	f7f8 fc10 	bl	8000ff8 <_sbrk>
 80087d8:	1c43      	adds	r3, r0, #1
 80087da:	d102      	bne.n	80087e2 <_sbrk_r+0x1a>
 80087dc:	682b      	ldr	r3, [r5, #0]
 80087de:	b103      	cbz	r3, 80087e2 <_sbrk_r+0x1a>
 80087e0:	6023      	str	r3, [r4, #0]
 80087e2:	bd38      	pop	{r3, r4, r5, pc}
 80087e4:	20004ad8 	.word	0x20004ad8

080087e8 <__malloc_lock>:
 80087e8:	4801      	ldr	r0, [pc, #4]	; (80087f0 <__malloc_lock+0x8>)
 80087ea:	f7ff bedb 	b.w	80085a4 <__retarget_lock_acquire_recursive>
 80087ee:	bf00      	nop
 80087f0:	20004adc 	.word	0x20004adc

080087f4 <__malloc_unlock>:
 80087f4:	4801      	ldr	r0, [pc, #4]	; (80087fc <__malloc_unlock+0x8>)
 80087f6:	f7ff bed6 	b.w	80085a6 <__retarget_lock_release_recursive>
 80087fa:	bf00      	nop
 80087fc:	20004adc 	.word	0x20004adc

08008800 <_malloc_usable_size_r>:
 8008800:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008804:	1f18      	subs	r0, r3, #4
 8008806:	2b00      	cmp	r3, #0
 8008808:	bfbc      	itt	lt
 800880a:	580b      	ldrlt	r3, [r1, r0]
 800880c:	18c0      	addlt	r0, r0, r3
 800880e:	4770      	bx	lr

08008810 <_init>:
 8008810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008812:	bf00      	nop
 8008814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008816:	bc08      	pop	{r3}
 8008818:	469e      	mov	lr, r3
 800881a:	4770      	bx	lr

0800881c <_fini>:
 800881c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800881e:	bf00      	nop
 8008820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008822:	bc08      	pop	{r3}
 8008824:	469e      	mov	lr, r3
 8008826:	4770      	bx	lr
