(datatype Expr
	(Var String) 
    (Bool bool)
    (Not Expr)
    (And Expr Expr)
    (Or Expr Expr)
    (Eq Expr Expr))

(relation Root (Expr))
(relation True (Expr))
(relation False (Expr))

(Root (Not (Eq (Var "ADDVG3VCNVOR1NF") (Var "AX2"))) )
(Root (Eq (Var "CNTVG2VZ1") (Var "CNTVG3VQN")) )
(Root (Eq (Var "ADDVG4VCNVOR1NF") (Var "P4")) )
(Root (Eq (Var "ADDVG4VCNVOR1NF") (Var "AMVG3VS0P")) )
(Root (Not (Var "MRVG2VDVAD1NF")) )
(Root (Not (Var "SMVG2VG1VAD2NF")) )
(Root (Eq (Var "ADDVG1VPVOR1NF") (Var "P4")) )
(Root (Eq (Var "ADDVG1VP") (Var "MRVQN0")) )
(Root (Or (Var "ACVG3VD1") (Var "P4")) )
(Root (Not (Var "ADDVG2VCNVAD4NF")) )
(Root (Eq (Var "ADDVG2VCNVAD3NF") (Var "SMVG5VG1VAD1NF")) )
(Root (Not (And (Var "AMVG4VX") (Var "MRVQN0"))) )
(Root (Or (Var "AX3") (Var "P3")) )
(Root (Or (Var "AMVG5VS0P") (Var "SMVG5VS0P")) )
(Root (Eq (Var "ACVQN1") (Var "SMVG4VS0P")) )
(Root (Eq (Var "ADDVG1VPVOR1NF") (Var "P5")) )
(Root (Not (And (Var "AMVG3VG1VAD1NF") (Var "MRVG1VDVAD2NF"))) )
(Root (Eq (Var "ACVQN2") (Var "AX1")) )
(Root (Eq (Var "ADDVG1VP") (Var "CNTVG1VZ")) )
(Root (Not (And (Var "AMVG2VX") (Var "SMVG5VX"))) )
(Root (Eq (Var "MRVG1VDVAD2NF") (And (Var "MRVG1VDVAD2NF") (Var "SMVG5VG1VAD1NF"))) )
(Root (Var "ADDVG1VCN") )
(Root (Eq (Var "ACVQN2") (Var "AMVG2VG1VAD1NF")) )
(Root (Not (Var "ADDVG4VCNVAD1NF")) )
(Root (Eq (Var "ADDVG3VCNVOR1NF") (Var "SM2")) )
(Root (Not (And (Var "MRVG2VDVAD2NF") (Var "SMVG5VX"))) )
(Root (Or (Var "ADDVG4VCNVOR1NF") (Var "MRVG3VD")) )
(Root (Eq (Var "MRVQN0") (Var "MRVQN2")) )
(Root (Eq (Var "AMVG4VG1VAD1NF") (Var "AMVS0N")) )
(Root (Eq (Var "MRVG1VDVAD2NF") (And (Var "MRVG1VDVAD2NF") (Var "P6"))) )
(Root (Eq (Var "ACVQN2") (Var "AX3")) )
(Root (Eq (Var "ACVQN1") (Var "CNTVG1VZ")) )
(Root (Var "AD1N") )
(Root (Eq (Var "CNTVG3VD1") (Var "CT1")) )
(Root (Not (Eq (Var "CT2") (Var "MRVSHLDN"))) )
(Root (Var "BMVG3VS0P") )
(Root (Eq (Var "ADDVG1VPVOR1NF") (Var "CNTVG3VZ1")) )
(Root (Not (Eq (Var "AMVG2VG1VAD1NF") (Var "AMVG2VS0P"))) )
(Root (Eq (Var "SMVG2VS0P") (Var "SMVG3VS0P")) )
(Root (Not (Var "ADDVC3")) )
(Root (Or (Var "AM1") (Var "P6")) )
(Root (Eq (Var "P1") (Var "P6")) )
(Root (Var "CNTVG1VD1") )
(Root (Not (Var "MRVG3VDVAD1NF")) )
(Root (Eq (Var "ADDVG4VCNVAD3NF") (Var "CNTVG3VZ1")) )
(Root (Not (Eq (Var "ADDVG4VCNVOR1NF") (Var "CNTVCO2"))) )
(Root (Not (And (Var "AMVG3VG1VAD2NF") (Var "CT0"))) )
(Root (Or (Var "ADDVG4VSN") (Var "SMVG2VG1VAD1NF")) )
(Root (Not (Eq (Var "CNTVCON2") (Var "SMVG3VX"))) )
(Root (Not (Var "AD1")) )
(Root (Or (Var "ADDVG2VCNVAD3NF") (Not (Var "AMVG3VX"))) )
(Root (Or (Var "AM2") (Not (Var "SMVG4VX"))) )
(Root (Not (And (Var "AMVG5VG1VAD2NF") (Var "AMVS0N"))) )
(Root (Not (Var "BMVG4VG1VAD1NF")) )
(Root (Or (Var "AM0") (Var "S0")) )
(Root (Or (Var "ADDVG3VCNVOR1NF") (Var "SMVG3VX")) )
(Root (Eq (Var "ADDVG4VCNVOR2NF") (Var "SMVG5VG1VAD1NF")) )
(Root (Not (And (Var "ADDVG2VSN") (Var "AMVG3VX"))) )
(Root (Or (Var "MRVG2VD") (Var "SMVG3VG1VAD1NF")) )
(Root (Eq (Var "CNTVG1VD") (And (Var "CNTVG1VD") (Var "P4"))) )
(Root (Eq (Var "CNTVCO0") (Var "SMVG5VS0P")) )
(Root (Eq (Var "ADDVG1VP") (Var "CNTVCO1")) )
(Root (Eq (Var "P4") (Var "SM1")) )
(Root (Not (Var "SMVG4VG1VAD2NF")) )
(Root (Not (Var "ADDVG3VCNVAD4NF")) )
(Root (Eq (Var "P0") (Var "S1")) )
(Root (Eq (Var "ADDVG1VPVOR1NF") (Var "ADDVG3VCNVOR2NF")) )
(Root (Eq (Var "CNTVCON2") (Var "S3")) )
(Root (Or (Var "ACVG1VD1") (Var "CNTVG2VQN")) )
(Root (Or (Var "ACVQN2") (Var "IINIIT")) )
(Root (Eq (Var "CNTVG1VQN") (And (Var "CNTVG1VQN") (Var "S0"))) )
(Root (Not (And (Var "AMVG2VX") (Var "AMVG4VG1VAD1NF"))) )
(Root (Not (Var "MRVG1VDVAD1NF")) )
(Root (Not (Var "BMVG3VG1VAD1NF")) )
(Root (Eq (Var "AX3") (Var "MRVQN3")) )
(Root (Var "READYN") )
(Root (Eq (Var "ADDVG3VSN") (Var "CNTVCO1")) )
(Root (Or (Var "ADDVG2VCNVOR2NF") (Var "CNTVG1VZ")) )
(Root (Not (Eq (Var "CNTVCON1") (Var "SMVG5VS0P"))) )
(Root (Not (Var "BMVS0N")) )
(Root (Not (Var "ADDVC1")) )
(Root (Var "ADDVG3VCN") )
(Root (Or (Var "ACVG3VD1") (Var "IINIIT")) )
(Root (Not (Eq (Var "P2") (Var "SMVG5VS0P"))) )
(Root (Or (Var "AX3") (Var "CNTVG1VZ1")) )
(Root (Not (Var "SMVG5VG1VAD2NF")) )
(Root (Not (And (Var "AMVG2VG1VAD2NF") (Var "AMVG5VG1VAD1NF"))) )
(Root (Eq (Var "AMVG2VG1VAD1NF") (Var "SMVG5VX")) )
(Root (Not (Eq (Var "ACVQN0") (Var "SMVG2VG1VAD1NF"))) )
(Root (Not (Var "BMVG5VG1VAD1NF")) )
(Root (Not (And (Var "AMVG2VG1VAD1NF") (Var "AMVG5VG1VAD2NF"))) )
(Root (Not (Eq (Var "ACVQN1") (Var "ADDVG2VCNVAD3NF"))) )
(Root (Or (Var "ADDVG4VCNVOR1NF") (Var "CNTVG2VG2VOR1NF")) )
(Root (Eq (Var "S0") (Var "SMVS0N")) )
(Root (Or (Var "CNTVG3VZ1") (Not (Var "MRVG2VDVAD2NF"))) )
(Root (Eq (Var "ADDVG3VSN") (Var "CNTVCO0")) )
(Root (Not (Var "BMVG2VG1VAD1NF")) )
(Root (Eq (Var "ADDVG4VCNVOR2NF") (Var "IINIIT")) )
(Root (Eq (Var "CNTVG1VD") (And (Var "CNTVG1VD") (Var "SM1"))) )
(Root (Eq (Var "CNTVG2VZ1") (Var "P5")) )
(Root (Or (Var "B3") (Not (And (Var "VDD") (Eq (Var "CNTVG1VQN") (Var "SMVG2VX"))))) )
(Root (Not (Var "ADDVC2")) )
(Root (Or (Var "ADDVG2VCNVAD3NF") (Var "CNTVG2VD1")) )
(Root (Not (Eq (Var "CNTVCO2") (Var "P6"))) )
(Root (Not (And (Var "AMVG3VX") (Var "AMVG5VG1VAD1NF"))) )
(Root (Not (Eq (Var "ADDVG2VCNVOR2NF") (Var "AX2"))) )
(Root (Eq (Var "AX0") (And (Var "AX0") (Var "CNTVG2VG2VOR1NF"))) )
(Root (Not (Var "ADDVG3VCNVAD2NF")) )
(Root (Not (Var "AD2")) )
(Root (Or (Var "ADDVG3VSN") (Var "CNTVG3VQN")) )
(Root (Not (Eq (Var "ADDVG4VSN") (Var "CNTVCON2"))) )
(Root (Eq (Var "CT0") (Var "SMVG4VS0P")) )
(Root (Eq (Var "AX0") (Var "CNTVCO0")) )
(Root (Not (Var "AD0")) )
(Root (Eq (Var "ACVQN1") (Var "SMVG3VS0P")) )
(Root (Not (Var "MRVG4VDVAD1NF")) )
(Root (Or (Var "ACVG2VD1") (Var "P7")) )
(Root (Not (Eq (Var "AMVG5VS0P") (Var "AX2"))) )
(Root (Not (And (Var "CNTVG1VZ") (Var "MRVG3VDVAD2NF"))) )
(Root (Or (Var "ADDVG2VCNVAD3NF") (Var "AX1")) )
(Root (Eq (Var "ACVQN3") (Var "CNTVG3VG2VOR1NF")) )
(Root (Eq (Var "ADDVG1VP") (Var "AMVG3VG1VAD1NF")) )
(Root (Eq (Var "AMVG2VS0P") (Var "CNTVG2VQN")) )
(Root (Eq (Var "P1") (Var "SMVG3VG1VAD1NF")) )
(Root (Not (And (Var "AMVG5VX") (Var "SMVG5VS0P"))) )
(Root (Eq (Var "MRVSHLDN") (Var "P4")) )
(Root (Eq (Var "ADDVG3VCNVAD3NF") (Var "CNTVG3VQN")) )
(Root (Not (Eq (Var "AMVG3VG1VAD1NF") (Var "P7"))) )
(Root (Eq (Var "ACVQN1") (Var "MRVQN0")) )
(Root (Eq (Var "CNTVG1VZ1") (Var "S1")) )
(Root (Or (Var "AMVG4VG1VAD1NF") (Var "CT1N")) )
(Root (Eq (Var "SMVG3VS0P") (Var "SMVG3VX")) )
(Root (Eq (Var "ADDVG1VPVOR1NF") (Var "CT1N")) )
(Root (Var "ADDVG4VCN") )
(Root (Eq (Var "ACVQN3") (Var "AX0")) )
(Root (Not (Var "CO")) )
(Root (Eq (Var "CNTVG2VZ1") (Var "S1")) )
(Root (Not (Eq (Var "AMVG2VS0P") (Var "AX0"))) )
(Root (Eq (Var "ADDVG2VCNVOR2NF") (Var "IINIIT")) )
(Root (Var "BMVG5VS0P") )
(Root (Not (Var "AD3")) )
(Root (Eq (Var "CNTVG1VZ1") (Var "CT1N")) )
(Root (Eq (Var "CNTVCON1") (Var "P3")) )
(Root (Eq (Var "ADDVG1VPVOR1NF") (Var "S0")) )
(Root (Or (Var "CNTVG2VG2VOR1NF") (Var "P6")) )
(Root (Eq (Var "AX1") (Var "CT0")) )
(Root (Eq (Var "ADDVG3VCNVAD3NF") (Var "S0")) )
(Root (Eq (Var "AX0") (Var "AX1")) )
(Root (Var "AD2N") )
(Root (Not (Eq (Var "CNTVG3VD1") (Var "P4"))) )
(Root (Not (Var "ADDVG3VCNVAD1NF")) )
(Root (Eq (Var "CNTVG2VQN") (Var "P3")) )
(Root (Not (And (Var "CK") (Var "SMVG2VX"))) )
(Root (Eq (Var "MRVG3VDVAD2NF") (And (Var "MRVG3VDVAD2NF") (Var "P2"))) )
(Root (Eq (Var "ACVQN2") (Var "CNTVCO2")) )
(Root (Or (Var "AM3") (Var "SM0")) )
(Root (Eq (Var "ADDVG1VP") (Var "AX2")) )
(Root (Eq (Var "ADDVG2VCNVAD3NF") (Var "ADDVG4VCNVOR2NF")) )
(Root (Eq (Var "ADDVG3VCNVOR1NF") (Var "S3")) )
(Root (Eq (Var "CNTVG2VZ1") (Var "P7")) )
(Root (Var "AD3N") )
(Root (Var "AD0N") )
(Root (Eq (Var "ADSH") (Var "SMVG2VX")) )
(Root (Eq (Var "AX1") (Var "CNTVCO0")) )
(Root (Eq (Var "CNTVCON1") (Var "S3")) )
(Root (Not (Eq (Var "AMVG3VG1VAD1NF") (Var "SMVG4VG1VAD1NF"))) )
(Root (Eq (Var "ADDVG3VCNVOR2NF") (Var "SMVG5VG1VAD1NF")) )
(Root (Eq (Var "AX3") (Var "CNTVCO1")) )
(Root (Eq (Var "P3") (Var "P4")) )
(Root (Not (And (Var "ADDVG2VSN") (Var "CNTVG1VD"))) )
(Root (Not (And (Var "AMVG4VG1VAD2NF") (Var "MRVQN3"))) )
(Root (Eq (Var "ADDVG4VSN") (Var "AMVG3VG1VAD1NF")) )
(Root (Eq (Var "AMVG3VG1VAD1NF") (Var "AX0")) )
(Root (Eq (Var "MRVQN0") (Var "SMVG4VX")) )
(Root (Or (Var "AM0") (Var "P6")) )
(Root (Eq (Var "ADDVG4VSN") (Var "AMVG4VG1VAD1NF")) )
(Root (Eq (Var "P0") (Var "P2")) )
(Root (Not (Eq (Var "ADSH") (Var "SMVG4VG1VAD1NF"))) )
(Root (Not (Var "CNTVG3VD")) )
(Root (Or (Var "AX2") (Var "IINIIT")) )
(Root (Eq (Var "AMVG5VS0P") (Var "CNTVG1VZ1")) )
(Root (Eq (Var "ADDVG1VPVOR1NF") (Var "IINIIT")) )
(Root (Eq (Var "ADDVG4VCNVOR2NF") (Var "P3")) )
(Root (Eq (Var "CNTVG1VZ") (And (Var "CNTVG1VZ") (Var "MRVG1VD"))) )
(Root (Or (Var "CNTVG2VD1") (Var "CNTVG2VZ")) )
(Root (Not (Eq (Var "AMVG2VS0P") (Var "SMVG5VX"))) )
(Root (Eq (Var "ADDVG3VCNVOR2NF") (Var "CNTVG1VZ1")) )
(Root (Eq (Var "ADDVG1VP") (Var "MRVQN2")) )
(Root (Not (Var "ADDVG2VCNVAD1NF")) )
(Root (Not (And (Var "AMVG3VG1VAD2NF") (Var "SMVG5VX"))) )
(Root (Eq (Var "AX2") (Var "CNTVCO0")) )
(Root (Not (Var "SMVG3VG1VAD2NF")) )
(Root (Eq (Var "ADDVG2VCNVOR1NF") (Var "AMVG3VS0P")) )
(Root (Var "BMVG2VS0P") )
(Root (Not (And (Var "AMVG4VX") (Var "CT1"))) )
(Root (Eq (Var "CNTVG1VZ1") (Var "P2")) )
(Root (Eq (Var "ADDVG3VCNVOR2NF") (Var "SMVG2VG1VAD1NF")) )
(Root (Not (Eq (Var "ADDVG1VP") (Var "CNTVG2VQN"))) )
(Root (Not (Var "ADDVG4VCNVAD2NF")) )
(Root (Var "CNTVG3VZ") )
(Root (Eq (Var "AMVG4VX") (And (Var "AMVG4VX") (Var "SMVG4VG1VAD1NF"))) )
(Root (Not (And (Var "AMVG2VG1VAD1NF") (Var "AMVG5VX"))) )
(Root (Eq (Var "ADDVG4VCNVAD3NF") (Var "P3")) )
(Root (Not (Eq (Var "ADDVG2VSN") (Var "SMVG4VG1VAD1NF"))) )
(Root (Eq (Var "MRVG3VDVAD2NF") (And (Var "MRVG3VDVAD2NF") (Var "P6"))) )
(Root (Or (Var "ACVG3VD1") (Var "CT1N")) )
(Root (Or (Var "ACVG3VD1") (Var "ADDVG2VCNVOR1NF")) )
(Root (Eq (Var "ADDVG2VCNVOR1NF") (Var "P1")) )
(Root (Eq (Var "ADDVG3VCNVOR2NF") (Var "AMVG3VS0P")) )
(Root (Eq (Var "CNTVG2VZ1") (Var "SMVG4VG1VAD1NF")) )
(Root (Eq (Var "SMVG2VX") (Var "SMVG3VX")) )
(Root (Not (And (Var "CNTVG2VD") (Var "SMVG4VX"))) )
(Root (Eq (Var "CNTVCON0") (And (Var "CNTVCON0") (Var "CNTVG2VZ1"))) )
(Root (Eq (Var "AMVG3VS0P") (Var "CNTVG3VQN")) )
(Root (Or (Var "AM2") (Var "P2")) )
(Root (Eq (Var "ACVQN3") (Var "ADDVG1VP")) )
(Root (Not (Var "ADDVG2VCNVAD2NF")) )
(Root (Var "ADDVG2VCN") )
(Root (Not (Eq (Var "ADDVG4VCNVAD3NF") (Var "AMVG5VG1VAD1NF"))) )
(Root (Not (Eq (Var "ACVQN2") (Var "ADDVG2VCNVOR2NF"))) )
(Root (Eq (Var "AMVG2VG1VAD1NF") (Var "AX2")) )
(Root (Not (Var "READY")) )
(Root (Eq (Var "P1") (Var "SM0")) )

(rule
 ((Not ?a))
 ((False ?a)))

(rule
  ((= ?c (And ?a ?b))
   (False ?a))
  ((False ?c)))

(rule 
 ((= ?c (Not ?a))
  (False ?a))
 ((True ?c)))

(rule
 ((Root (Not ?a)))
 ((False ?a)))

(rule
 ((True (Not ?a)))
 ((False ?a)))

(rule 
 ((True (And ?a ?b)))
 ((True ?a) (True ?b)))

(rule
 ((Root ?a))
 ((True ?a)))

(rule
 ((Or ?a ?b)
  (False ?a))
 ((True ?b)))

(rule
 ((Eq ?a ?b)
  (False ?a))
 ((False ?b)))

(rule
 ((Eq ?a ?b)
  (True ?a))
 ((True ?b)))

(rule
 ((True (Eq ?a (And ?a ?b)))
  (True ?a))
 ((True ?b)))

(rule
 ((= ?c (Eq ?a (Or ?a ?b)))
  (True ?c))
 ((union ?a ?c)))

(rule
 ((False ?a)
  (= ?c (And ?a ?b)))
 ((False ?c)))

(rule
 ((True ?a)
  (= ?c (Or ?a ?b)))
 ((True ?c)))

(rule
 ((True ?a)
  (= ?c (Not ?a)))
 ((False ?c)))

(rule
 ((False ?a)
  (= ?c (Not ?a)))
 ((True ?c)))

(rule 
 ((= ?c (And ?a ?b))
  (Root ?c)
  (True ?a))
 ((union ?c ?b)))

(rule
 ((= ?c (Or ?a ?b))
  (Root ?c)
  (False ?a))
 ((union ?c ?b)))

(rule
 ((= ?c (Eq ?a ?b))
  (Root ?c)
  (True ?a))
 ((union ?c ?b)))

(rewrite (Or ?a ?b) (Or ?b ?a))
(rewrite (And ?a ?b) (And ?b ?a))
(rewrite (Eq ?a ?b) (Eq ?b ?a))

;(print "Sizes before running:")
(print-size Root)
(print-size True)
(print-size False)

(run 20)

(print-size Root)
(print-size True)
(print-size False)
