INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jianning/Desktop/EE2026/Week 3/lab_1/lab_1.srcs/sim_1/new/test_simple_boolean1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_control_module_simulation1
