// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "dct_1d.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic dct_1d::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic dct_1d::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> dct_1d::ap_ST_fsm_state1 = "1";
const sc_lv<3> dct_1d::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> dct_1d::ap_ST_fsm_state5 = "100";
const bool dct_1d::ap_const_boolean_1 = true;
const sc_lv<32> dct_1d::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> dct_1d::ap_const_lv32_1 = "1";
const bool dct_1d::ap_const_boolean_0 = false;
const sc_lv<1> dct_1d::ap_const_lv1_0 = "0";
const sc_lv<1> dct_1d::ap_const_lv1_1 = "1";
const sc_lv<4> dct_1d::ap_const_lv4_0 = "0000";
const sc_lv<3> dct_1d::ap_const_lv3_0 = "000";
const sc_lv<4> dct_1d::ap_const_lv4_8 = "1000";
const sc_lv<4> dct_1d::ap_const_lv4_1 = "1";
const sc_lv<32> dct_1d::ap_const_lv32_D = "1101";
const sc_lv<32> dct_1d::ap_const_lv32_1C = "11100";
const sc_lv<29> dct_1d::ap_const_lv29_1000 = "1000000000000";
const sc_lv<32> dct_1d::ap_const_lv32_2 = "10";

dct_1d::dct_1d(sc_module_name name) : sc_module(name), mVcdFile(0) {
    dct_coeff_table_0_U = new dct_1d_dct_coeff_bkb("dct_coeff_table_0_U");
    dct_coeff_table_0_U->clk(ap_clk);
    dct_coeff_table_0_U->reset(ap_rst);
    dct_coeff_table_0_U->address0(dct_coeff_table_0_address0);
    dct_coeff_table_0_U->ce0(dct_coeff_table_0_ce0);
    dct_coeff_table_0_U->q0(dct_coeff_table_0_q0);
    dct_coeff_table_1_U = new dct_1d_dct_coeff_cud("dct_coeff_table_1_U");
    dct_coeff_table_1_U->clk(ap_clk);
    dct_coeff_table_1_U->reset(ap_rst);
    dct_coeff_table_1_U->address0(dct_coeff_table_1_address0);
    dct_coeff_table_1_U->ce0(dct_coeff_table_1_ce0);
    dct_coeff_table_1_U->q0(dct_coeff_table_1_q0);
    dct_coeff_table_2_U = new dct_1d_dct_coeff_dEe("dct_coeff_table_2_U");
    dct_coeff_table_2_U->clk(ap_clk);
    dct_coeff_table_2_U->reset(ap_rst);
    dct_coeff_table_2_U->address0(dct_coeff_table_2_address0);
    dct_coeff_table_2_U->ce0(dct_coeff_table_2_ce0);
    dct_coeff_table_2_U->q0(dct_coeff_table_2_q0);
    dct_coeff_table_3_U = new dct_1d_dct_coeff_eOg("dct_coeff_table_3_U");
    dct_coeff_table_3_U->clk(ap_clk);
    dct_coeff_table_3_U->reset(ap_rst);
    dct_coeff_table_3_U->address0(dct_coeff_table_3_address0);
    dct_coeff_table_3_U->ce0(dct_coeff_table_3_ce0);
    dct_coeff_table_3_U->q0(dct_coeff_table_3_q0);
    dct_coeff_table_4_U = new dct_1d_dct_coeff_fYi("dct_coeff_table_4_U");
    dct_coeff_table_4_U->clk(ap_clk);
    dct_coeff_table_4_U->reset(ap_rst);
    dct_coeff_table_4_U->address0(dct_coeff_table_4_address0);
    dct_coeff_table_4_U->ce0(dct_coeff_table_4_ce0);
    dct_coeff_table_4_U->q0(dct_coeff_table_4_q0);
    dct_coeff_table_5_U = new dct_1d_dct_coeff_g8j("dct_coeff_table_5_U");
    dct_coeff_table_5_U->clk(ap_clk);
    dct_coeff_table_5_U->reset(ap_rst);
    dct_coeff_table_5_U->address0(dct_coeff_table_5_address0);
    dct_coeff_table_5_U->ce0(dct_coeff_table_5_ce0);
    dct_coeff_table_5_U->q0(dct_coeff_table_5_q0);
    dct_coeff_table_6_U = new dct_1d_dct_coeff_hbi("dct_coeff_table_6_U");
    dct_coeff_table_6_U->clk(ap_clk);
    dct_coeff_table_6_U->reset(ap_rst);
    dct_coeff_table_6_U->address0(dct_coeff_table_6_address0);
    dct_coeff_table_6_U->ce0(dct_coeff_table_6_ce0);
    dct_coeff_table_6_U->q0(dct_coeff_table_6_q0);
    dct_coeff_table_7_U = new dct_1d_dct_coeff_ibs("dct_coeff_table_7_U");
    dct_coeff_table_7_U->clk(ap_clk);
    dct_coeff_table_7_U->reset(ap_rst);
    dct_coeff_table_7_U->address0(dct_coeff_table_7_address0);
    dct_coeff_table_7_U->ce0(dct_coeff_table_7_ce0);
    dct_coeff_table_7_U->q0(dct_coeff_table_7_q0);
    dct_mul_mul_16s_1jbC_U10 = new dct_mul_mul_16s_1jbC<1,1,16,15,29>("dct_mul_mul_16s_1jbC_U10");
    dct_mul_mul_16s_1jbC_U10->din0(src1_q0);
    dct_mul_mul_16s_1jbC_U10->din1(dct_coeff_table_1_q0);
    dct_mul_mul_16s_1jbC_U10->dout(mul_ln61_1_fu_462_p2);
    dct_mul_mul_16s_1jbC_U11 = new dct_mul_mul_16s_1jbC<1,1,16,15,29>("dct_mul_mul_16s_1jbC_U11");
    dct_mul_mul_16s_1jbC_U11->din0(src3_q0);
    dct_mul_mul_16s_1jbC_U11->din1(dct_coeff_table_3_q0);
    dct_mul_mul_16s_1jbC_U11->dout(mul_ln61_3_fu_468_p2);
    dct_mul_mul_16s_1jbC_U12 = new dct_mul_mul_16s_1jbC<1,1,16,15,29>("dct_mul_mul_16s_1jbC_U12");
    dct_mul_mul_16s_1jbC_U12->din0(src5_q0);
    dct_mul_mul_16s_1jbC_U12->din1(dct_coeff_table_5_q0);
    dct_mul_mul_16s_1jbC_U12->dout(mul_ln61_5_fu_474_p2);
    dct_mac_muladd_16kbM_U13 = new dct_mac_muladd_16kbM<1,1,16,15,14,29>("dct_mac_muladd_16kbM_U13");
    dct_mac_muladd_16kbM_U13->din0(src7_q0);
    dct_mac_muladd_16kbM_U13->din1(dct_coeff_table_7_q0);
    dct_mac_muladd_16kbM_U13->din2(grp_fu_480_p2);
    dct_mac_muladd_16kbM_U13->dout(grp_fu_480_p3);
    dct_mac_muladd_16lbW_U14 = new dct_mac_muladd_16lbW<1,1,16,14,29,29>("dct_mac_muladd_16lbW_U14");
    dct_mac_muladd_16lbW_U14->din0(src_q0);
    dct_mac_muladd_16lbW_U14->din1(grp_fu_488_p1);
    dct_mac_muladd_16lbW_U14->din2(mul_ln61_1_reg_624);
    dct_mac_muladd_16lbW_U14->dout(grp_fu_488_p3);
    dct_mac_muladd_16mb6_U15 = new dct_mac_muladd_16mb6<1,1,16,15,29,29>("dct_mac_muladd_16mb6_U15");
    dct_mac_muladd_16mb6_U15->din0(src2_q0);
    dct_mac_muladd_16mb6_U15->din1(dct_coeff_table_2_lo_reg_629);
    dct_mac_muladd_16mb6_U15->din2(mul_ln61_3_reg_634);
    dct_mac_muladd_16mb6_U15->dout(grp_fu_496_p3);
    dct_mac_muladd_16mb6_U16 = new dct_mac_muladd_16mb6<1,1,16,15,29,29>("dct_mac_muladd_16mb6_U16");
    dct_mac_muladd_16mb6_U16->din0(src4_q0);
    dct_mac_muladd_16mb6_U16->din1(dct_coeff_table_4_lo_reg_639);
    dct_mac_muladd_16mb6_U16->din2(mul_ln61_5_reg_644);
    dct_mac_muladd_16mb6_U16->dout(grp_fu_504_p3);
    dct_mac_muladd_16mb6_U17 = new dct_mac_muladd_16mb6<1,1,16,15,29,29>("dct_mac_muladd_16mb6_U17");
    dct_mac_muladd_16mb6_U17->din0(src6_q0);
    dct_mac_muladd_16mb6_U17->din1(dct_coeff_table_6_lo_reg_649);
    dct_mac_muladd_16mb6_U17->din2(add_ln63_5_reg_654);
    dct_mac_muladd_16mb6_U17->dout(grp_fu_512_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln63_3_fu_437_p2);
    sensitive << ( grp_fu_488_p3 );
    sensitive << ( grp_fu_496_p3 );

    SC_METHOD(thread_add_ln63_7_fu_441_p2);
    sensitive << ( grp_fu_504_p3 );
    sensitive << ( grp_fu_512_p3 );

    SC_METHOD(thread_add_ln63_8_fu_368_p2);
    sensitive << ( zext_ln63_cast_reg_520 );
    sensitive << ( zext_ln63_fu_364_p1 );

    SC_METHOD(thread_add_ln63_fu_445_p2);
    sensitive << ( add_ln63_3_fu_437_p2 );
    sensitive << ( add_ln63_7_fu_441_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln55_fu_340_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state5 );

    SC_METHOD(thread_dct_coeff_table_0_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln60_fu_352_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_dct_coeff_table_0_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_dct_coeff_table_1_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln60_fu_352_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_dct_coeff_table_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_dct_coeff_table_2_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln60_fu_352_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_dct_coeff_table_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_dct_coeff_table_3_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln60_fu_352_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_dct_coeff_table_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_dct_coeff_table_4_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln60_fu_352_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_dct_coeff_table_4_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_dct_coeff_table_5_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln60_fu_352_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_dct_coeff_table_5_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_dct_coeff_table_6_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln60_fu_352_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_dct_coeff_table_6_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_dct_coeff_table_7_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln60_fu_352_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_dct_coeff_table_7_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_dst_address0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln63_1_fu_405_p1 );

    SC_METHOD(thread_dst_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_dst_d0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( add_ln63_fu_445_p2 );

    SC_METHOD(thread_dst_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln55_reg_565_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_grp_fu_480_p2);
    sensitive << ( icmp_ln55_reg_565 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_fu_488_p1);
    sensitive << ( icmp_ln55_reg_565_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_488_p10 );

    SC_METHOD(thread_grp_fu_488_p10);
    sensitive << ( dct_coeff_table_0_lo_reg_619 );

    SC_METHOD(thread_icmp_ln55_fu_340_p2);
    sensitive << ( k_0_reg_305 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_k_fu_346_p2);
    sensitive << ( k_0_reg_305 );

    SC_METHOD(thread_src1_address0);
    sensitive << ( src1_addr_reg_530 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_src1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_src2_address0);
    sensitive << ( src2_addr_reg_535 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_src2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_src3_address0);
    sensitive << ( src3_addr_reg_540 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_src3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_src4_address0);
    sensitive << ( src4_addr_reg_545 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_src4_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_src5_address0);
    sensitive << ( src5_addr_reg_550 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_src5_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_src6_address0);
    sensitive << ( src6_addr_reg_555 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_src6_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_src7_address0);
    sensitive << ( src7_addr_reg_560 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_src7_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_src_address0);
    sensitive << ( src_addr_reg_525 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_src_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_src_offset_cast_fu_328_p1);
    sensitive << ( src_offset );

    SC_METHOD(thread_tmp_3_fu_316_p3);
    sensitive << ( dst_offset );

    SC_METHOD(thread_zext_ln60_fu_352_p1);
    sensitive << ( k_0_reg_305 );

    SC_METHOD(thread_zext_ln63_1_fu_405_p1);
    sensitive << ( add_ln63_8_reg_574_pp0_iter1_reg );

    SC_METHOD(thread_zext_ln63_cast_fu_324_p1);
    sensitive << ( tmp_3_fu_316_p3 );

    SC_METHOD(thread_zext_ln63_fu_364_p1);
    sensitive << ( k_0_reg_305 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln55_fu_340_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "dct_1d_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, src_address0, "(port)src_address0");
    sc_trace(mVcdFile, src_ce0, "(port)src_ce0");
    sc_trace(mVcdFile, src_q0, "(port)src_q0");
    sc_trace(mVcdFile, src1_address0, "(port)src1_address0");
    sc_trace(mVcdFile, src1_ce0, "(port)src1_ce0");
    sc_trace(mVcdFile, src1_q0, "(port)src1_q0");
    sc_trace(mVcdFile, src2_address0, "(port)src2_address0");
    sc_trace(mVcdFile, src2_ce0, "(port)src2_ce0");
    sc_trace(mVcdFile, src2_q0, "(port)src2_q0");
    sc_trace(mVcdFile, src3_address0, "(port)src3_address0");
    sc_trace(mVcdFile, src3_ce0, "(port)src3_ce0");
    sc_trace(mVcdFile, src3_q0, "(port)src3_q0");
    sc_trace(mVcdFile, src4_address0, "(port)src4_address0");
    sc_trace(mVcdFile, src4_ce0, "(port)src4_ce0");
    sc_trace(mVcdFile, src4_q0, "(port)src4_q0");
    sc_trace(mVcdFile, src5_address0, "(port)src5_address0");
    sc_trace(mVcdFile, src5_ce0, "(port)src5_ce0");
    sc_trace(mVcdFile, src5_q0, "(port)src5_q0");
    sc_trace(mVcdFile, src6_address0, "(port)src6_address0");
    sc_trace(mVcdFile, src6_ce0, "(port)src6_ce0");
    sc_trace(mVcdFile, src6_q0, "(port)src6_q0");
    sc_trace(mVcdFile, src7_address0, "(port)src7_address0");
    sc_trace(mVcdFile, src7_ce0, "(port)src7_ce0");
    sc_trace(mVcdFile, src7_q0, "(port)src7_q0");
    sc_trace(mVcdFile, src_offset, "(port)src_offset");
    sc_trace(mVcdFile, dst_address0, "(port)dst_address0");
    sc_trace(mVcdFile, dst_ce0, "(port)dst_ce0");
    sc_trace(mVcdFile, dst_we0, "(port)dst_we0");
    sc_trace(mVcdFile, dst_d0, "(port)dst_d0");
    sc_trace(mVcdFile, dst_offset, "(port)dst_offset");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, dct_coeff_table_0_address0, "dct_coeff_table_0_address0");
    sc_trace(mVcdFile, dct_coeff_table_0_ce0, "dct_coeff_table_0_ce0");
    sc_trace(mVcdFile, dct_coeff_table_0_q0, "dct_coeff_table_0_q0");
    sc_trace(mVcdFile, dct_coeff_table_1_address0, "dct_coeff_table_1_address0");
    sc_trace(mVcdFile, dct_coeff_table_1_ce0, "dct_coeff_table_1_ce0");
    sc_trace(mVcdFile, dct_coeff_table_1_q0, "dct_coeff_table_1_q0");
    sc_trace(mVcdFile, dct_coeff_table_2_address0, "dct_coeff_table_2_address0");
    sc_trace(mVcdFile, dct_coeff_table_2_ce0, "dct_coeff_table_2_ce0");
    sc_trace(mVcdFile, dct_coeff_table_2_q0, "dct_coeff_table_2_q0");
    sc_trace(mVcdFile, dct_coeff_table_3_address0, "dct_coeff_table_3_address0");
    sc_trace(mVcdFile, dct_coeff_table_3_ce0, "dct_coeff_table_3_ce0");
    sc_trace(mVcdFile, dct_coeff_table_3_q0, "dct_coeff_table_3_q0");
    sc_trace(mVcdFile, dct_coeff_table_4_address0, "dct_coeff_table_4_address0");
    sc_trace(mVcdFile, dct_coeff_table_4_ce0, "dct_coeff_table_4_ce0");
    sc_trace(mVcdFile, dct_coeff_table_4_q0, "dct_coeff_table_4_q0");
    sc_trace(mVcdFile, dct_coeff_table_5_address0, "dct_coeff_table_5_address0");
    sc_trace(mVcdFile, dct_coeff_table_5_ce0, "dct_coeff_table_5_ce0");
    sc_trace(mVcdFile, dct_coeff_table_5_q0, "dct_coeff_table_5_q0");
    sc_trace(mVcdFile, dct_coeff_table_6_address0, "dct_coeff_table_6_address0");
    sc_trace(mVcdFile, dct_coeff_table_6_ce0, "dct_coeff_table_6_ce0");
    sc_trace(mVcdFile, dct_coeff_table_6_q0, "dct_coeff_table_6_q0");
    sc_trace(mVcdFile, dct_coeff_table_7_address0, "dct_coeff_table_7_address0");
    sc_trace(mVcdFile, dct_coeff_table_7_ce0, "dct_coeff_table_7_ce0");
    sc_trace(mVcdFile, dct_coeff_table_7_q0, "dct_coeff_table_7_q0");
    sc_trace(mVcdFile, k_0_reg_305, "k_0_reg_305");
    sc_trace(mVcdFile, zext_ln63_cast_fu_324_p1, "zext_ln63_cast_fu_324_p1");
    sc_trace(mVcdFile, zext_ln63_cast_reg_520, "zext_ln63_cast_reg_520");
    sc_trace(mVcdFile, src_addr_reg_525, "src_addr_reg_525");
    sc_trace(mVcdFile, src1_addr_reg_530, "src1_addr_reg_530");
    sc_trace(mVcdFile, src2_addr_reg_535, "src2_addr_reg_535");
    sc_trace(mVcdFile, src3_addr_reg_540, "src3_addr_reg_540");
    sc_trace(mVcdFile, src4_addr_reg_545, "src4_addr_reg_545");
    sc_trace(mVcdFile, src5_addr_reg_550, "src5_addr_reg_550");
    sc_trace(mVcdFile, src6_addr_reg_555, "src6_addr_reg_555");
    sc_trace(mVcdFile, src7_addr_reg_560, "src7_addr_reg_560");
    sc_trace(mVcdFile, icmp_ln55_fu_340_p2, "icmp_ln55_fu_340_p2");
    sc_trace(mVcdFile, icmp_ln55_reg_565, "icmp_ln55_reg_565");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln55_reg_565_pp0_iter1_reg, "icmp_ln55_reg_565_pp0_iter1_reg");
    sc_trace(mVcdFile, k_fu_346_p2, "k_fu_346_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, add_ln63_8_fu_368_p2, "add_ln63_8_fu_368_p2");
    sc_trace(mVcdFile, add_ln63_8_reg_574, "add_ln63_8_reg_574");
    sc_trace(mVcdFile, add_ln63_8_reg_574_pp0_iter1_reg, "add_ln63_8_reg_574_pp0_iter1_reg");
    sc_trace(mVcdFile, dct_coeff_table_0_lo_reg_619, "dct_coeff_table_0_lo_reg_619");
    sc_trace(mVcdFile, mul_ln61_1_fu_462_p2, "mul_ln61_1_fu_462_p2");
    sc_trace(mVcdFile, mul_ln61_1_reg_624, "mul_ln61_1_reg_624");
    sc_trace(mVcdFile, dct_coeff_table_2_lo_reg_629, "dct_coeff_table_2_lo_reg_629");
    sc_trace(mVcdFile, mul_ln61_3_fu_468_p2, "mul_ln61_3_fu_468_p2");
    sc_trace(mVcdFile, mul_ln61_3_reg_634, "mul_ln61_3_reg_634");
    sc_trace(mVcdFile, dct_coeff_table_4_lo_reg_639, "dct_coeff_table_4_lo_reg_639");
    sc_trace(mVcdFile, mul_ln61_5_fu_474_p2, "mul_ln61_5_fu_474_p2");
    sc_trace(mVcdFile, mul_ln61_5_reg_644, "mul_ln61_5_reg_644");
    sc_trace(mVcdFile, dct_coeff_table_6_lo_reg_649, "dct_coeff_table_6_lo_reg_649");
    sc_trace(mVcdFile, grp_fu_480_p3, "grp_fu_480_p3");
    sc_trace(mVcdFile, add_ln63_5_reg_654, "add_ln63_5_reg_654");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, src_offset_cast_fu_328_p1, "src_offset_cast_fu_328_p1");
    sc_trace(mVcdFile, zext_ln60_fu_352_p1, "zext_ln60_fu_352_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, zext_ln63_1_fu_405_p1, "zext_ln63_1_fu_405_p1");
    sc_trace(mVcdFile, tmp_3_fu_316_p3, "tmp_3_fu_316_p3");
    sc_trace(mVcdFile, zext_ln63_fu_364_p1, "zext_ln63_fu_364_p1");
    sc_trace(mVcdFile, grp_fu_488_p3, "grp_fu_488_p3");
    sc_trace(mVcdFile, grp_fu_496_p3, "grp_fu_496_p3");
    sc_trace(mVcdFile, grp_fu_504_p3, "grp_fu_504_p3");
    sc_trace(mVcdFile, grp_fu_512_p3, "grp_fu_512_p3");
    sc_trace(mVcdFile, add_ln63_3_fu_437_p2, "add_ln63_3_fu_437_p2");
    sc_trace(mVcdFile, add_ln63_7_fu_441_p2, "add_ln63_7_fu_441_p2");
    sc_trace(mVcdFile, add_ln63_fu_445_p2, "add_ln63_fu_445_p2");
    sc_trace(mVcdFile, grp_fu_480_p2, "grp_fu_480_p2");
    sc_trace(mVcdFile, grp_fu_488_p1, "grp_fu_488_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_488_p10, "grp_fu_488_p10");
#endif

    }
}

dct_1d::~dct_1d() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete dct_coeff_table_0_U;
    delete dct_coeff_table_1_U;
    delete dct_coeff_table_2_U;
    delete dct_coeff_table_3_U;
    delete dct_coeff_table_4_U;
    delete dct_coeff_table_5_U;
    delete dct_coeff_table_6_U;
    delete dct_coeff_table_7_U;
    delete dct_mul_mul_16s_1jbC_U10;
    delete dct_mul_mul_16s_1jbC_U11;
    delete dct_mul_mul_16s_1jbC_U12;
    delete dct_mac_muladd_16kbM_U13;
    delete dct_mac_muladd_16lbW_U14;
    delete dct_mac_muladd_16mb6_U15;
    delete dct_mac_muladd_16mb6_U16;
    delete dct_mac_muladd_16mb6_U17;
}

void dct_1d::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln55_fu_340_p2.read(), ap_const_lv1_0))) {
        k_0_reg_305 = k_fu_346_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        k_0_reg_305 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln55_reg_565.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        add_ln63_5_reg_654 = grp_fu_480_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln55_fu_340_p2.read(), ap_const_lv1_0))) {
        add_ln63_8_reg_574 = add_ln63_8_fu_368_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln63_8_reg_574_pp0_iter1_reg = add_ln63_8_reg_574.read();
        icmp_ln55_reg_565 = icmp_ln55_fu_340_p2.read();
        icmp_ln55_reg_565_pp0_iter1_reg = icmp_ln55_reg_565.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln55_reg_565.read(), ap_const_lv1_0))) {
        dct_coeff_table_0_lo_reg_619 = dct_coeff_table_0_q0.read();
        dct_coeff_table_2_lo_reg_629 = dct_coeff_table_2_q0.read();
        dct_coeff_table_4_lo_reg_639 = dct_coeff_table_4_q0.read();
        dct_coeff_table_6_lo_reg_649 = dct_coeff_table_6_q0.read();
        mul_ln61_1_reg_624 = mul_ln61_1_fu_462_p2.read();
        mul_ln61_3_reg_634 = mul_ln61_3_fu_468_p2.read();
        mul_ln61_5_reg_644 = mul_ln61_5_fu_474_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        src1_addr_reg_530 =  (sc_lv<3>) (src_offset_cast_fu_328_p1.read());
        src2_addr_reg_535 =  (sc_lv<3>) (src_offset_cast_fu_328_p1.read());
        src3_addr_reg_540 =  (sc_lv<3>) (src_offset_cast_fu_328_p1.read());
        src4_addr_reg_545 =  (sc_lv<3>) (src_offset_cast_fu_328_p1.read());
        src5_addr_reg_550 =  (sc_lv<3>) (src_offset_cast_fu_328_p1.read());
        src6_addr_reg_555 =  (sc_lv<3>) (src_offset_cast_fu_328_p1.read());
        src7_addr_reg_560 =  (sc_lv<3>) (src_offset_cast_fu_328_p1.read());
        src_addr_reg_525 =  (sc_lv<3>) (src_offset_cast_fu_328_p1.read());
        zext_ln63_cast_reg_520 = zext_ln63_cast_fu_324_p1.read();
    }
}

void dct_1d::thread_add_ln63_3_fu_437_p2() {
    add_ln63_3_fu_437_p2 = (!grp_fu_488_p3.read().is_01() || !grp_fu_496_p3.read().is_01())? sc_lv<29>(): (sc_bigint<29>(grp_fu_488_p3.read()) + sc_bigint<29>(grp_fu_496_p3.read()));
}

void dct_1d::thread_add_ln63_7_fu_441_p2() {
    add_ln63_7_fu_441_p2 = (!grp_fu_504_p3.read().is_01() || !grp_fu_512_p3.read().is_01())? sc_lv<29>(): (sc_bigint<29>(grp_fu_504_p3.read()) + sc_bigint<29>(grp_fu_512_p3.read()));
}

void dct_1d::thread_add_ln63_8_fu_368_p2() {
    add_ln63_8_fu_368_p2 = (!zext_ln63_cast_reg_520.read().is_01() || !zext_ln63_fu_364_p1.read().is_01())? sc_lv<8>(): (sc_biguint<8>(zext_ln63_cast_reg_520.read()) + sc_biguint<8>(zext_ln63_fu_364_p1.read()));
}

void dct_1d::thread_add_ln63_fu_445_p2() {
    add_ln63_fu_445_p2 = (!add_ln63_3_fu_437_p2.read().is_01() || !add_ln63_7_fu_441_p2.read().is_01())? sc_lv<29>(): (sc_biguint<29>(add_ln63_3_fu_437_p2.read()) + sc_biguint<29>(add_ln63_7_fu_441_p2.read()));
}

void dct_1d::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void dct_1d::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void dct_1d::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[2];
}

void dct_1d::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dct_1d::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dct_1d::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dct_1d::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dct_1d::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dct_1d::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dct_1d::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln55_fu_340_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void dct_1d::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void dct_1d::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void dct_1d::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void dct_1d::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void dct_1d::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void dct_1d::thread_dct_coeff_table_0_address0() {
    dct_coeff_table_0_address0 =  (sc_lv<3>) (zext_ln60_fu_352_p1.read());
}

void dct_1d::thread_dct_coeff_table_0_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        dct_coeff_table_0_ce0 = ap_const_logic_1;
    } else {
        dct_coeff_table_0_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_dct_coeff_table_1_address0() {
    dct_coeff_table_1_address0 =  (sc_lv<3>) (zext_ln60_fu_352_p1.read());
}

void dct_1d::thread_dct_coeff_table_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        dct_coeff_table_1_ce0 = ap_const_logic_1;
    } else {
        dct_coeff_table_1_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_dct_coeff_table_2_address0() {
    dct_coeff_table_2_address0 =  (sc_lv<3>) (zext_ln60_fu_352_p1.read());
}

void dct_1d::thread_dct_coeff_table_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        dct_coeff_table_2_ce0 = ap_const_logic_1;
    } else {
        dct_coeff_table_2_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_dct_coeff_table_3_address0() {
    dct_coeff_table_3_address0 =  (sc_lv<3>) (zext_ln60_fu_352_p1.read());
}

void dct_1d::thread_dct_coeff_table_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        dct_coeff_table_3_ce0 = ap_const_logic_1;
    } else {
        dct_coeff_table_3_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_dct_coeff_table_4_address0() {
    dct_coeff_table_4_address0 =  (sc_lv<3>) (zext_ln60_fu_352_p1.read());
}

void dct_1d::thread_dct_coeff_table_4_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        dct_coeff_table_4_ce0 = ap_const_logic_1;
    } else {
        dct_coeff_table_4_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_dct_coeff_table_5_address0() {
    dct_coeff_table_5_address0 =  (sc_lv<3>) (zext_ln60_fu_352_p1.read());
}

void dct_1d::thread_dct_coeff_table_5_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        dct_coeff_table_5_ce0 = ap_const_logic_1;
    } else {
        dct_coeff_table_5_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_dct_coeff_table_6_address0() {
    dct_coeff_table_6_address0 =  (sc_lv<3>) (zext_ln60_fu_352_p1.read());
}

void dct_1d::thread_dct_coeff_table_6_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        dct_coeff_table_6_ce0 = ap_const_logic_1;
    } else {
        dct_coeff_table_6_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_dct_coeff_table_7_address0() {
    dct_coeff_table_7_address0 =  (sc_lv<3>) (zext_ln60_fu_352_p1.read());
}

void dct_1d::thread_dct_coeff_table_7_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        dct_coeff_table_7_ce0 = ap_const_logic_1;
    } else {
        dct_coeff_table_7_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_dst_address0() {
    dst_address0 =  (sc_lv<6>) (zext_ln63_1_fu_405_p1.read());
}

void dct_1d::thread_dst_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        dst_ce0 = ap_const_logic_1;
    } else {
        dst_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_dst_d0() {
    dst_d0 = add_ln63_fu_445_p2.read().range(28, 13);
}

void dct_1d::thread_dst_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(icmp_ln55_reg_565_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        dst_we0 = ap_const_logic_1;
    } else {
        dst_we0 = ap_const_logic_0;
    }
}

void dct_1d::thread_grp_fu_480_p2() {
    grp_fu_480_p2 =  (sc_lv<14>) (ap_const_lv29_1000);
}

void dct_1d::thread_grp_fu_488_p1() {
    grp_fu_488_p1 =  (sc_lv<14>) (grp_fu_488_p10.read());
}

void dct_1d::thread_grp_fu_488_p10() {
    grp_fu_488_p10 = esl_zext<29,14>(dct_coeff_table_0_lo_reg_619.read());
}

void dct_1d::thread_icmp_ln55_fu_340_p2() {
    icmp_ln55_fu_340_p2 = (!k_0_reg_305.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(k_0_reg_305.read() == ap_const_lv4_8);
}

void dct_1d::thread_k_fu_346_p2() {
    k_fu_346_p2 = (!k_0_reg_305.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(k_0_reg_305.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void dct_1d::thread_src1_address0() {
    src1_address0 = src1_addr_reg_530.read();
}

void dct_1d::thread_src1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        src1_ce0 = ap_const_logic_1;
    } else {
        src1_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_src2_address0() {
    src2_address0 = src2_addr_reg_535.read();
}

void dct_1d::thread_src2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        src2_ce0 = ap_const_logic_1;
    } else {
        src2_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_src3_address0() {
    src3_address0 = src3_addr_reg_540.read();
}

void dct_1d::thread_src3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        src3_ce0 = ap_const_logic_1;
    } else {
        src3_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_src4_address0() {
    src4_address0 = src4_addr_reg_545.read();
}

void dct_1d::thread_src4_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        src4_ce0 = ap_const_logic_1;
    } else {
        src4_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_src5_address0() {
    src5_address0 = src5_addr_reg_550.read();
}

void dct_1d::thread_src5_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        src5_ce0 = ap_const_logic_1;
    } else {
        src5_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_src6_address0() {
    src6_address0 = src6_addr_reg_555.read();
}

void dct_1d::thread_src6_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        src6_ce0 = ap_const_logic_1;
    } else {
        src6_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_src7_address0() {
    src7_address0 = src7_addr_reg_560.read();
}

void dct_1d::thread_src7_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        src7_ce0 = ap_const_logic_1;
    } else {
        src7_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_src_address0() {
    src_address0 = src_addr_reg_525.read();
}

void dct_1d::thread_src_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        src_ce0 = ap_const_logic_1;
    } else {
        src_ce0 = ap_const_logic_0;
    }
}

void dct_1d::thread_src_offset_cast_fu_328_p1() {
    src_offset_cast_fu_328_p1 = esl_zext<64,4>(src_offset.read());
}

void dct_1d::thread_tmp_3_fu_316_p3() {
    tmp_3_fu_316_p3 = esl_concat<4,3>(dst_offset.read(), ap_const_lv3_0);
}

void dct_1d::thread_zext_ln60_fu_352_p1() {
    zext_ln60_fu_352_p1 = esl_zext<64,4>(k_0_reg_305.read());
}

void dct_1d::thread_zext_ln63_1_fu_405_p1() {
    zext_ln63_1_fu_405_p1 = esl_zext<64,8>(add_ln63_8_reg_574_pp0_iter1_reg.read());
}

void dct_1d::thread_zext_ln63_cast_fu_324_p1() {
    zext_ln63_cast_fu_324_p1 = esl_zext<8,7>(tmp_3_fu_316_p3.read());
}

void dct_1d::thread_zext_ln63_fu_364_p1() {
    zext_ln63_fu_364_p1 = esl_zext<8,4>(k_0_reg_305.read());
}

void dct_1d::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln55_fu_340_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln55_fu_340_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

