

================================================================
== Vitis HLS Report for 'Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1'
================================================================
* Date:           Wed Jan  3 23:39:00 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.367 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|      204|  50.000 ns|  2.040 us|    5|  204|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_53_1  |        3|      201|         2|          2|          1|  1 ~ 100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      14|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      47|    -|
|Register         |        -|    -|      27|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      27|      61|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln53_fu_85_p2   |         +|   0|  0|   7|           7|           1|
    |icmp_ln53_fu_79_p2  |      icmp|   0|  0|   3|           7|           6|
    |icmp_ln54_fu_96_p2  |      icmp|   0|  0|   4|           8|           8|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  14|          22|          15|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  25|          6|    1|          6|
    |phi_ln54_fu_40  |   9|          2|    7|         14|
    |phi_ln54_out    |  13|          3|    7|         21|
    +----------------+----+-----------+-----+-----------+
    |Total           |  47|         11|   15|         41|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |add_ln53_reg_126       |  7|   0|    7|          0|
    |ap_CS_fsm              |  5|   0|    5|          0|
    |icmp_ln53_reg_122      |  1|   0|    1|          0|
    |phi_ln54_fu_40         |  7|   0|    7|          0|
    |phi_ln54_load_reg_117  |  7|   0|    7|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 27|   0|   27|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-----------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|  Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1|  return value|
|bypassOpt_load                                 |   in|    8|     ap_none|                                                bypassOpt_load|        scalar|
|phi_ln54_out                                   |  out|    7|      ap_vld|                                                  phi_ln54_out|       pointer|
|phi_ln54_out_ap_vld                            |  out|    1|      ap_vld|                                                  phi_ln54_out|       pointer|
|placement_dynamic_dict_Opt2Tile_keys_address0  |  out|    7|   ap_memory|                          placement_dynamic_dict_Opt2Tile_keys|         array|
|placement_dynamic_dict_Opt2Tile_keys_ce0       |  out|    1|   ap_memory|                          placement_dynamic_dict_Opt2Tile_keys|         array|
|placement_dynamic_dict_Opt2Tile_keys_q0        |   in|    8|   ap_memory|                          placement_dynamic_dict_Opt2Tile_keys|         array|
+-----------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 2 
4 --> 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln54 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bypassOpt_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %bypassOpt_load"   --->   Operation 7 'read' 'bypassOpt_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 0, i7 %phi_ln54"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%phi_ln54_load = load i7 %phi_ln54" [DynMap/DynMap_4HLS.cpp:53]   --->   Operation 10 'load' 'phi_ln54_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.06ns)   --->   "%icmp_ln53 = icmp_ult  i7 %phi_ln54_load, i7 100" [DynMap/DynMap_4HLS.cpp:53]   --->   Operation 12 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 100, i64 50"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.31ns)   --->   "%add_ln53 = add i7 %phi_ln54_load, i7 1" [DynMap/DynMap_4HLS.cpp:53]   --->   Operation 14 'add' 'add_ln53' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %..loopexit24_crit_edge.exitStub, void %.split41" [DynMap/DynMap_4HLS.cpp:53]   --->   Operation 15 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln54_cast = zext i7 %phi_ln54_load" [DynMap/DynMap_4HLS.cpp:53]   --->   Operation 16 'zext' 'trunc_ln54_cast' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%placement_dynamic_dict_Opt2Tile_keys_addr = getelementptr i8 %placement_dynamic_dict_Opt2Tile_keys, i64 0, i64 %trunc_ln54_cast" [DynMap/DynMap_4HLS.cpp:54]   --->   Operation 17 'getelementptr' 'placement_dynamic_dict_Opt2Tile_keys_addr' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_keys_load = load i7 %placement_dynamic_dict_Opt2Tile_keys_addr" [DynMap/DynMap_4HLS.cpp:54]   --->   Operation 18 'load' 'placement_dynamic_dict_Opt2Tile_keys_load' <Predicate = (icmp_ln53)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 4.36>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_55" [DynMap/DynMap_4HLS.cpp:54]   --->   Operation 19 'specloopname' 'specloopname_ln54' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (1.75ns)   --->   "%placement_dynamic_dict_Opt2Tile_keys_load = load i7 %placement_dynamic_dict_Opt2Tile_keys_addr" [DynMap/DynMap_4HLS.cpp:54]   --->   Operation 20 'load' 'placement_dynamic_dict_Opt2Tile_keys_load' <Predicate = (icmp_ln53)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_3 : Operation 21 [1/1] (1.31ns)   --->   "%icmp_ln54 = icmp_eq  i8 %placement_dynamic_dict_Opt2Tile_keys_load, i8 %bypassOpt_load_read" [DynMap/DynMap_4HLS.cpp:54]   --->   Operation 21 'icmp' 'icmp_ln54' <Predicate = (icmp_ln53)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void, void %.split41..loopexit24_crit_edge.exitStub" [DynMap/DynMap_4HLS.cpp:54]   --->   Operation 22 'br' 'br_ln54' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln53 = store i7 %add_ln53, i7 %phi_ln54" [DynMap/DynMap_4HLS.cpp:53]   --->   Operation 23 'store' 'store_ln53' <Predicate = (icmp_ln53 & !icmp_ln54)> <Delay = 1.29>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = (icmp_ln53 & !icmp_ln54)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %phi_ln54_out, i7 %phi_ln54_load" [DynMap/DynMap_4HLS.cpp:53]   --->   Operation 25 'write' 'write_ln53' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 26 'br' 'br_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %phi_ln54_out, i7 100"   --->   Operation 28 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bypassOpt_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phi_ln54_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ placement_dynamic_dict_Opt2Tile_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln54                                  (alloca           ) [ 011100]
bypassOpt_load_read                       (read             ) [ 001100]
store_ln0                                 (store            ) [ 000000]
br_ln0                                    (br               ) [ 000000]
phi_ln54_load                             (load             ) [ 000111]
specpipeline_ln0                          (specpipeline     ) [ 000000]
icmp_ln53                                 (icmp             ) [ 001111]
empty                                     (speclooptripcount) [ 000000]
add_ln53                                  (add              ) [ 000100]
br_ln53                                   (br               ) [ 000000]
trunc_ln54_cast                           (zext             ) [ 000000]
placement_dynamic_dict_Opt2Tile_keys_addr (getelementptr    ) [ 000100]
specloopname_ln54                         (specloopname     ) [ 000000]
placement_dynamic_dict_Opt2Tile_keys_load (load             ) [ 000000]
icmp_ln54                                 (icmp             ) [ 001100]
br_ln54                                   (br               ) [ 000000]
store_ln53                                (store            ) [ 000000]
br_ln0                                    (br               ) [ 000000]
write_ln53                                (write            ) [ 000000]
br_ln0                                    (br               ) [ 000000]
ret_ln0                                   (ret              ) [ 000000]
write_ln0                                 (write            ) [ 000000]
br_ln0                                    (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bypassOpt_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bypassOpt_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="phi_ln54_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phi_ln54_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="placement_dynamic_dict_Opt2Tile_keys">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i7P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="phi_ln54_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln54/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="bypassOpt_load_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bypassOpt_load_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="7" slack="0"/>
<pin id="53" dir="0" index="2" bw="7" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/4 write_ln0/5 "/>
</bind>
</comp>

<comp id="58" class="1004" name="placement_dynamic_dict_Opt2Tile_keys_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="7" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="placement_dynamic_dict_Opt2Tile_keys_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="7" slack="0"/>
<pin id="67" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="placement_dynamic_dict_Opt2Tile_keys_load/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln0_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="7" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="phi_ln54_load_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="7" slack="1"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln54_load/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_ln53_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="0"/>
<pin id="81" dir="0" index="1" bw="7" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="add_ln53_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="7" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="trunc_ln54_cast_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln54_cast/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln54_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="2"/>
<pin id="99" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln53_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="1"/>
<pin id="103" dir="0" index="1" bw="7" slack="2"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="phi_ln54_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln54 "/>
</bind>
</comp>

<comp id="112" class="1005" name="bypassOpt_load_read_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="2"/>
<pin id="114" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="bypassOpt_load_read "/>
</bind>
</comp>

<comp id="117" class="1005" name="phi_ln54_load_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="2"/>
<pin id="119" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="phi_ln54_load "/>
</bind>
</comp>

<comp id="122" class="1005" name="icmp_ln53_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln53 "/>
</bind>
</comp>

<comp id="126" class="1005" name="add_ln53_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="1"/>
<pin id="128" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53 "/>
</bind>
</comp>

<comp id="131" class="1005" name="placement_dynamic_dict_Opt2Tile_keys_addr_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="1"/>
<pin id="133" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="placement_dynamic_dict_Opt2Tile_keys_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="38" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="76" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="76" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="76" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="100"><net_src comp="65" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="40" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="110"><net_src comp="105" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="111"><net_src comp="105" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="115"><net_src comp="44" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="120"><net_src comp="76" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="125"><net_src comp="79" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="85" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="134"><net_src comp="58" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="65" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: phi_ln54_out | {4 5 }
	Port: placement_dynamic_dict_Opt2Tile_keys | {}
 - Input state : 
	Port: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 : bypassOpt_load | {1 }
	Port: Dependency_Update_BypassMode_SrcTgt_Pipeline_VITIS_LOOP_53_1 : placement_dynamic_dict_Opt2Tile_keys | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln53 : 1
		add_ln53 : 1
		br_ln53 : 2
		trunc_ln54_cast : 1
		placement_dynamic_dict_Opt2Tile_keys_addr : 2
		placement_dynamic_dict_Opt2Tile_keys_load : 3
	State 3
		icmp_ln54 : 1
		br_ln54 : 2
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   icmp   |         icmp_ln53_fu_79        |    0    |    3    |
|          |         icmp_ln54_fu_96        |    0    |    4    |
|----------|--------------------------------|---------|---------|
|    add   |         add_ln53_fu_85         |    0    |    7    |
|----------|--------------------------------|---------|---------|
|   read   | bypassOpt_load_read_read_fu_44 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |         grp_write_fu_50        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |      trunc_ln54_cast_fu_91     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    14   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|                 add_ln53_reg_126                |    7   |
|           bypassOpt_load_read_reg_112           |    8   |
|                icmp_ln53_reg_122                |    1   |
|              phi_ln54_load_reg_117              |    7   |
|                 phi_ln54_reg_105                |    7   |
|placement_dynamic_dict_Opt2Tile_keys_addr_reg_131|    7   |
+-------------------------------------------------+--------+
|                      Total                      |   37   |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_50 |  p2  |   2  |   7  |   14   ||    9    |
| grp_access_fu_65 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  2.596  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   18   |
|  Register |    -   |   37   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   37   |   32   |
+-----------+--------+--------+--------+
