// Seed: 771419967
module module_0 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri   id_2,
    output uwire id_3
);
  wor id_5 = 1;
  tri id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  id_13(
      .id_0(id_11), .id_1(1)
  );
  assign id_9 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    output wand  id_2,
    input  tri   id_3,
    input  wand  id_4,
    input  wor   id_5,
    output wire  id_6,
    input  tri0  id_7
);
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_1
  );
  assign modCall_1.id_6 = 0;
  assign id_2 = 1;
endmodule
