library IEEE;
use IEEE.std_logic_1164.all

entity clock_div is
	
	port(
		r_clk	  : in std_logic;
		r_reset : in std_logic;
		o_out   : out std_logic
	)
end clock_div;

architecture bhv of clock_div is

signal temp : std_logic;
signal counter : integer := 0;

begin
	process (r_clk, r_reset)
		begin
		if(r_reset = 0) then
			temp <= 0;
		elsif (r_clk'event and r_clk =1) then
			
			if(counter = 25000000)
				temp <= not temp;
			end if;
			 
			 counter = counter + 1;
		end if;
		o_out <= temp;
end bhv;

	