

Implementation tool: Xilinx Vivado v.2023.2
Project:             convex_hull.prj
Solution:            sol1
Device target:       xc7z020-clg400-1
Report date:         Mon Jun 23 19:22:16 -0300 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          19517
FF:           16431
DSP:              8
BRAM:             2
URAM:             0
LATCH:            0
SRL:            309
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      10.751
Timing not met
