# My Vitis Projects

***Version: Vitis 2022.2***

Board: `xilinx_u280_gen3x16_xdma_1_202211_1`

The workflow can be refered to these two github repo :

- [Vitis_Accel_Examples(2022.2)](https://github.com/Xilinx/Vitis_Accel_Examples/tree/2022.2) (Major Workflow)

- [Vitis_Tutorials(2022.2)](https://github.com/Xilinx/Vitis-Tutorials/tree/2022.2) (Create RTL Kernel)

The directory file structure is based on the [Vitis_Accel_Examples(2022.2)](https://github.com/Xilinx/Vitis_Accel_Examples/tree/2022.2).



---------------------------

- `rtl_kernel_practice`:
  
    My first project to create a RTL kernel and connect the RTL kernel with other C kernels using AXI-Stream protocol.

- `HBM_controller`:

    No done yet.
