Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  3 21:11:29 2022
| Host         : DESKTOP-J7D9945 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stage_8_control_sets_placed.rpt
| Design       : stage_8
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    59 |
|    Minimum number of control sets                        |    59 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   400 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    59 |
| >= 0 to < 4        |    56 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            4 |
| No           | No                    | Yes                    |             202 |          100 |
| No           | Yes                   | No                     |              84 |           44 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------+-----------------------------------+------------------+----------------+
|            Clock Signal            | Enable Signal |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------------------+---------------+-----------------------------------+------------------+----------------+
|  mult8/LO_imag_reg[3]_LDC_i_1_n_0  |               | mult8/LO_imag_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_imag_reg[0]_LDC_i_1_n_0  |               | mult8/LO_imag_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_imag_reg[10]_LDC_i_1_n_0 |               | mult8/LO_imag_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  mult8/LO_imag_reg[11]_LDC_i_1_n_0 |               | mult8/LO_imag_reg[11]_LDC_i_2_n_0 |                1 |              1 |
|  mult8/LO_imag_reg[13]_LDC_i_1_n_0 |               | mult8/LO_imag_reg[13]_LDC_i_2_n_0 |                1 |              1 |
|  mult8/LO_imag_reg[4]_LDC_i_1_n_0  |               | mult8/LO_imag_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_imag_reg[12]_LDC_i_1_n_0 |               | mult8/LO_imag_reg[12]_LDC_i_2_n_0 |                1 |              1 |
|  mult8/LO_imag_reg[1]_LDC_i_1_n_0  |               | mult8/LO_imag_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_imag_reg[2]_LDC_i_1_n_0  |               | mult8/LO_imag_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_real_reg[11]_LDC_i_1_n_0 |               | mult8/LO_real_reg[11]_LDC_i_2_n_0 |                1 |              1 |
|  mult8/LO_imag_reg[5]_LDC_i_1_n_0  |               | mult8/LO_imag_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_imag_reg[6]_LDC_i_1_n_0  |               | mult8/LO_imag_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_real_reg[12]_LDC_i_1_n_0 |               | mult8/LO_real_reg[12]_LDC_i_2_n_0 |                1 |              1 |
|  mult8/LO_real_reg[1]_LDC_i_1_n_0  |               | mult8/LO_real_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_real_reg[0]_LDC_i_1_n_0  |               | mult8/LO_real_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_real_reg[13]_LDC_i_1_n_0 |               | mult8/LO_real_reg[13]_LDC_i_2_n_0 |                1 |              1 |
|  mult8/LO_real_reg[2]_LDC_i_1_n_0  |               | mult8/LO_real_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_imag_reg[8]_LDC_i_1_n_0  |               | mult8/LO_imag_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_imag_reg[7]_LDC_i_1_n_0  |               | mult8/LO_imag_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_imag_reg[9]_LDC_i_1_n_0  |               | mult8/LO_imag_reg[9]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_real_reg[10]_LDC_i_1_n_0 |               | mult8/LO_real_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  mult8/LO_real_reg[6]_LDC_i_1_n_0  |               | mult8/LO_real_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_real_reg[9]_LDC_i_1_n_0  |               | mult8/LO_real_reg[9]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_real_reg[3]_LDC_i_1_n_0  |               | mult8/LO_real_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_real_reg[8]_LDC_i_1_n_0  |               | mult8/LO_real_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_real_reg[4]_LDC_i_1_n_0  |               | mult8/LO_real_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_real_reg[5]_LDC_i_1_n_0  |               | mult8/LO_real_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  mult8/LO_real_reg[7]_LDC_i_1_n_0  |               | mult8/LO_real_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_real_reg[7]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_imag_reg[3]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_imag_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_imag_reg[10]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_imag_reg[11]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_imag_reg[13]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_imag_reg[4]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_imag_reg[12]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_imag_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_imag_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_real_reg[11]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_imag_reg[5]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_imag_reg[6]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_real_reg[12]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_real_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_real_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_real_reg[13]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_real_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_imag_reg[8]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_imag_reg[7]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_imag_reg[9]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_real_reg[10]_LDC_i_1_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_real_reg[6]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_real_reg[9]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_real_reg[3]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_real_reg[8]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_real_reg[4]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               | mult8/LO_real_reg[5]_LDC_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                     |               |                                   |                4 |             52 |
|  clk_IBUF_BUFG                     |               | butterfly8/cnt_reg[2]             |               16 |             56 |
|  clk_IBUF_BUFG                     |               | rst_IBUF                          |               72 |            174 |
+------------------------------------+---------------+-----------------------------------+------------------+----------------+


