# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../or_gate.v" \
"../../../../or_gate.srcs/sources_1/new/test_data.v" \
"../../../../or_gate.srcs/sources_1/new/verify.v" \
"../../../../or_gate.srcs/sim_1/new/tb_or_gate.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
