// Seed: 2442273706
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1.id_0 = 0;
  output wire id_1;
endmodule
module module_1 (
    output logic id_0
);
  parameter id_2 = -1 ? !1 : 1 >> 1;
  always id_0 <= id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  wire id_2;
  localparam id_3 = -1, id_4 = 1;
  if (-1'b0) id_5(1'b0, 1);
  else begin : LABEL_0
    assign id_2 = id_3;
  end
endmodule
