Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Fri May 10 16:18:13 2024
| Host         : Minseok running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UpCounter_10k_timing_summary_routed.rpt -pb UpCounter_10k_timing_summary_routed.pb -rpx UpCounter_10k_timing_summary_routed.rpx -warn_on_violation
| Design       : UpCounter_10k
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_ClkDiv_10Hz/r_tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_FndController/U_ClkDiv/r_tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.053        0.000                      0                   43        0.264        0.000                      0                   43        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.053        0.000                      0                   43        0.264        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.211ns (24.634%)  route 3.705ns (75.366%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.577    U_ClkDiv_10Hz/counter[20]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.296     6.873 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.153    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.277 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.856    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.554    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.265     9.943    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.124    10.067 r  U_ClkDiv_10Hz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000    10.067    U_ClkDiv_10Hz/counter_0[22]
    SLICE_X62Y17         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511    14.852    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y17         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[22]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.029    15.120    U_ClkDiv_10Hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 1.237ns (25.031%)  route 3.705ns (74.969%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.577    U_ClkDiv_10Hz/counter[20]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.296     6.873 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.153    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.277 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.856    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.554    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.265     9.943    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.150    10.093 r  U_ClkDiv_10Hz/counter[23]_i_1/O
                         net (fo=1, routed)           0.000    10.093    U_ClkDiv_10Hz/counter_0[23]
    SLICE_X62Y17         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.511    14.852    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y17         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[23]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.075    15.166    U_ClkDiv_10Hz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 1.211ns (25.027%)  route 3.628ns (74.973%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 r  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.577    U_ClkDiv_10Hz/counter[20]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.296     6.873 f  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.153    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.277 f  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.856    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.980 f  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.554    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.678 f  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.188     9.866    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X58Y20         LUT3 (Prop_lut3_I0_O)        0.124     9.990 r  U_ClkDiv_10Hz/r_tick_i_1/O
                         net (fo=1, routed)           0.000     9.990    U_ClkDiv_10Hz/r_tick_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.848    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X58Y20         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X58Y20         FDRE (Setup_fdre_C_D)        0.029    15.102    U_ClkDiv_10Hz/r_tick_reg
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                          -9.990    
  -------------------------------------------------------------------
                         slack                                  5.112    

Slack (MET) :             5.144ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.827ns  (logic 1.211ns (25.089%)  route 3.616ns (74.911%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.577    U_ClkDiv_10Hz/counter[20]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.296     6.873 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.153    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.277 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.856    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.554    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.176     9.854    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.978 r  U_ClkDiv_10Hz/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.978    U_ClkDiv_10Hz/counter_0[14]
    SLICE_X62Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.513    14.854    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[14]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDCE (Setup_fdce_C_D)        0.029    15.122    U_ClkDiv_10Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  5.144    

Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 1.239ns (25.521%)  route 3.616ns (74.479%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.577    U_ClkDiv_10Hz/counter[20]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.296     6.873 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.153    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.277 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.856    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.554    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.176     9.854    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.152    10.006 r  U_ClkDiv_10Hz/counter[17]_i_1/O
                         net (fo=1, routed)           0.000    10.006    U_ClkDiv_10Hz/counter_0[17]
    SLICE_X62Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.513    14.854    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[17]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDCE (Setup_fdce_C_D)        0.075    15.168    U_ClkDiv_10Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.211ns (25.362%)  route 3.564ns (74.638%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.577    U_ClkDiv_10Hz/counter[20]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.296     6.873 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.153    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.277 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.856    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.554    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.124     9.802    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.926 r  U_ClkDiv_10Hz/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.926    U_ClkDiv_10Hz/counter_0[18]
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.512    14.853    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[18]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.029    15.145    U_ClkDiv_10Hz/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 1.211ns (25.422%)  route 3.553ns (74.578%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.577    U_ClkDiv_10Hz/counter[20]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.296     6.873 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.153    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.277 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.856    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.554    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.113     9.791    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.915 r  U_ClkDiv_10Hz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.915    U_ClkDiv_10Hz/counter_0[19]
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.512    14.853    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.031    15.147    U_ClkDiv_10Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.915    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.237ns (25.766%)  route 3.564ns (74.234%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.577    U_ClkDiv_10Hz/counter[20]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.296     6.873 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.153    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.277 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.856    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.554    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.124     9.802    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.150     9.952 r  U_ClkDiv_10Hz/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.952    U_ClkDiv_10Hz/counter_0[21]
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.512    14.853    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[21]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.075    15.191    U_ClkDiv_10Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 1.237ns (25.827%)  route 3.553ns (74.173%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.577    U_ClkDiv_10Hz/counter[20]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.296     6.873 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.153    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.277 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.856    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.554    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.113     9.791    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X62Y16         LUT2 (Prop_lut2_I0_O)        0.150     9.941 r  U_ClkDiv_10Hz/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.941    U_ClkDiv_10Hz/counter_0[20]
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.512    14.853    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.075    15.191    U_ClkDiv_10Hz/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 U_ClkDiv_10Hz/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 1.211ns (25.938%)  route 3.458ns (74.062%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.630     5.151    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 f  U_ClkDiv_10Hz/counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.577    U_ClkDiv_10Hz/counter[20]
    SLICE_X62Y16         LUT4 (Prop_lut4_I0_O)        0.296     6.873 r  U_ClkDiv_10Hz/counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.153    U_ClkDiv_10Hz/counter[23]_i_7_n_0
    SLICE_X62Y16         LUT5 (Prop_lut5_I4_O)        0.124     7.277 r  U_ClkDiv_10Hz/counter[23]_i_6/O
                         net (fo=1, routed)           0.579     7.856    U_ClkDiv_10Hz/counter[23]_i_6_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  U_ClkDiv_10Hz/counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.554    U_ClkDiv_10Hz/counter[23]_i_3_n_0
    SLICE_X62Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          1.018     9.696    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X62Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.820 r  U_ClkDiv_10Hz/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     9.820    U_ClkDiv_10Hz/counter_0[15]
    SLICE_X62Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.513    14.854    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y15         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[15]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y15         FDCE (Setup_fdce_C_D)        0.031    15.124    U_ClkDiv_10Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  5.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.469    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X60Y19         FDRE                                         r  U_FndController/U_ClkDiv/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  U_FndController/U_ClkDiv/r_tick_reg/Q
                         net (fo=3, routed)           0.175     1.808    U_FndController/U_ClkDiv/CLK
    SLICE_X60Y19         LUT3 (Prop_lut3_I2_O)        0.045     1.853 r  U_FndController/U_ClkDiv/r_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.853    U_FndController/U_ClkDiv/r_tick_i_1__0_n_0
    SLICE_X60Y19         FDRE                                         r  U_FndController/U_ClkDiv/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.854     1.981    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X60Y19         FDRE                                         r  U_FndController/U_ClkDiv/r_tick_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.120     1.589    U_FndController/U_ClkDiv/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/r_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/r_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.565%)  route 0.197ns (51.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.468    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X58Y20         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U_ClkDiv_10Hz/r_tick_reg/Q
                         net (fo=15, routed)          0.197     1.806    U_ClkDiv_10Hz/CLK
    SLICE_X58Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.851 r  U_ClkDiv_10Hz/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.851    U_ClkDiv_10Hz/r_tick_i_1_n_0
    SLICE_X58Y20         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.853     1.980    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X58Y20         FDRE                                         r  U_ClkDiv_10Hz/r_tick_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X58Y20         FDRE (Hold_fdre_C_D)         0.091     1.559    U_ClkDiv_10Hz/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.891%)  route 0.248ns (57.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.475    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_ClkDiv_10Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.248     1.864    U_ClkDiv_10Hz/counter[0]
    SLICE_X62Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.909 r  U_ClkDiv_10Hz/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.909    U_ClkDiv_10Hz/counter_0[0]
    SLICE_X62Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     1.989    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X62Y12         FDCE (Hold_fdce_C_D)         0.092     1.567    U_ClkDiv_10Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.231ns (46.595%)  route 0.265ns (53.405%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.474    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  U_ClkDiv_10Hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.131     1.746    U_ClkDiv_10Hz/counter[1]
    SLICE_X62Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.791 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.133     1.925    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.045     1.970 r  U_ClkDiv_10Hz/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.970    U_ClkDiv_10Hz/counter_0[4]
    SLICE_X62Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     1.989    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[4]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X62Y12         FDCE (Hold_fdce_C_D)         0.092     1.582    U_ClkDiv_10Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.189ns (46.373%)  route 0.219ns (53.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.472    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X61Y16         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 f  U_FndController/U_ClkDiv/counter_reg[0]/Q
                         net (fo=3, routed)           0.099     1.712    U_FndController/U_ClkDiv/counter_reg_n_0_[0]
    SLICE_X60Y16         LUT1 (Prop_lut1_I0_O)        0.048     1.760 r  U_FndController/U_ClkDiv/counter[0]_i_1/O
                         net (fo=1, routed)           0.119     1.880    U_FndController/U_ClkDiv/counter[0]
    SLICE_X61Y16         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X61Y16         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[0]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDCE (Hold_fdce_C_D)         0.004     1.476    U_FndController/U_ClkDiv/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.237ns (40.530%)  route 0.348ns (59.470%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.474    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  U_ClkDiv_10Hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.131     1.746    U_ClkDiv_10Hz/counter[1]
    SLICE_X62Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.791 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.216     2.008    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X62Y13         LUT2 (Prop_lut2_I0_O)        0.051     2.059 r  U_ClkDiv_10Hz/counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     2.059    U_ClkDiv_10Hz/counter_0[8]
    SLICE_X62Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.861     1.988    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[8]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y13         FDCE (Hold_fdce_C_D)         0.107     1.581    U_ClkDiv_10Hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.914%)  route 0.348ns (60.087%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.474    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.141     1.615 f  U_ClkDiv_10Hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.131     1.746    U_ClkDiv_10Hz/counter[1]
    SLICE_X62Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.791 r  U_ClkDiv_10Hz/counter[23]_i_2/O
                         net (fo=24, routed)          0.216     2.008    U_ClkDiv_10Hz/counter[23]_i_2_n_0
    SLICE_X62Y13         LUT2 (Prop_lut2_I0_O)        0.045     2.053 r  U_ClkDiv_10Hz/counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     2.053    U_ClkDiv_10Hz/counter_0[7]
    SLICE_X62Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.861     1.988    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y13         FDCE (Hold_fdce_C_D)         0.092     1.566    U_ClkDiv_10Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.474    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y14         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y14         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_ClkDiv_10Hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.062     1.677    U_ClkDiv_10Hz/counter[11]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.788 r  U_ClkDiv_10Hz/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.949    U_ClkDiv_10Hz/data0[11]
    SLICE_X62Y14         LUT2 (Prop_lut2_I1_O)        0.108     2.057 r  U_ClkDiv_10Hz/counter[11]_i_1__1/O
                         net (fo=1, routed)           0.000     2.057    U_ClkDiv_10Hz/counter_0[11]
    SLICE_X62Y14         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.861     1.988    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y14         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X62Y14         FDCE (Hold_fdce_C_D)         0.092     1.566    U_ClkDiv_10Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_ClkDiv_10Hz/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ClkDiv_10Hz/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.473    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_ClkDiv_10Hz/counter_reg[19]/Q
                         net (fo=2, routed)           0.062     1.676    U_ClkDiv_10Hz/counter[19]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.787 r  U_ClkDiv_10Hz/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.161     1.948    U_ClkDiv_10Hz/data0[19]
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.108     2.056 r  U_ClkDiv_10Hz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.056    U_ClkDiv_10Hz/counter_0[19]
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     1.986    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y16         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.092     1.565    U_ClkDiv_10Hz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_FndController/U_ClkDiv/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController/U_ClkDiv/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.471    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  U_FndController/U_ClkDiv/counter_reg[11]/Q
                         net (fo=2, routed)           0.062     1.674    U_FndController/U_ClkDiv/counter_reg_n_0_[11]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.785 r  U_FndController/U_ClkDiv/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.946    U_FndController/U_ClkDiv/counter0_carry__1_n_5
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.108     2.054 r  U_FndController/U_ClkDiv/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.054    U_FndController/U_ClkDiv/counter[11]
    SLICE_X58Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X58Y17         FDCE (Hold_fdce_C_D)         0.092     1.563    U_FndController/U_ClkDiv/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.491    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y12   U_ClkDiv_10Hz/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   U_ClkDiv_10Hz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   U_ClkDiv_10Hz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   U_ClkDiv_10Hz/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y15   U_ClkDiv_10Hz/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_ClkDiv_10Hz/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_ClkDiv_10Hz/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_ClkDiv_10Hz/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_ClkDiv_10Hz/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_ClkDiv_10Hz/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Counter_2bit_10Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndFont[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.732ns  (logic 8.673ns (39.911%)  route 13.059ns (60.089%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE                         0.000     0.000 r  U_Counter_2bit_10Hz/counter_reg[3]/C
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U_Counter_2bit_10Hz/counter_reg[3]/Q
                         net (fo=24, routed)          1.056     1.475    U_Counter_2bit_10Hz/Q[3]
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.324     1.799 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_9/O
                         net (fo=1, routed)           0.962     2.761    U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_9_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.326     3.087 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_1/O
                         net (fo=2, routed)           1.207     4.294    U_Counter_2bit_10Hz/counter_reg[9]_0[3]
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.418 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     4.418    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2_1[3]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.794 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.794    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.911 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     4.920    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.235 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__3/O[3]
                         net (fo=14, routed)          1.231     6.466    U_FndController/U_DigitSplitter/counter_reg[10]_0[2]
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.307     6.773 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry_i_4/O
                         net (fo=1, routed)           0.000     6.773    U_FndController/U_DigitSplitter/o_digit_1000__50_carry_i_4_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.174 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    U_FndController/U_DigitSplitter/o_digit_1000__50_carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.508 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry__0/O[1]
                         net (fo=3, routed)           1.167     8.675    U_Counter_2bit_10Hz/o_digit_1000__74_carry__1[1]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.303     8.978 r  U_Counter_2bit_10Hz/o_digit_1000__74_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.978    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1_0[3]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.379 r  U_FndController/U_DigitSplitter/o_digit_1000__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.379    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.607 r  U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1/CO[2]
                         net (fo=6, routed)           0.842    10.449    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1_n_1
    SLICE_X59Y25         LUT3 (Prop_lut3_I2_O)        0.339    10.788 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_60/O
                         net (fo=4, routed)           0.799    11.586    U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_60_n_0
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.332    11.918 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_43/O
                         net (fo=3, routed)           0.898    12.817    U_FndController/U_DigitSplitter/o_digit_1000[7]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.941 f  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_32/O
                         net (fo=4, routed)           0.825    13.765    U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_32_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.889 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.938    14.827    U_Counter_2bit_10Hz/fndFont_OBUF[4]_inst_i_1_2
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.124    14.951 r  U_Counter_2bit_10Hz/fndFont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.833    15.784    U_Counter_2bit_10Hz/sel0[1]
    SLICE_X63Y27         LUT4 (Prop_lut4_I0_O)        0.124    15.908 r  U_Counter_2bit_10Hz/fndFont_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.292    18.201    fndFont_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    21.732 r  fndFont_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.732    fndFont[6]
    U7                                                                r  fndFont[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_2bit_10Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndFont[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.574ns  (logic 8.907ns (41.287%)  route 12.667ns (58.713%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE                         0.000     0.000 r  U_Counter_2bit_10Hz/counter_reg[3]/C
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U_Counter_2bit_10Hz/counter_reg[3]/Q
                         net (fo=24, routed)          1.056     1.475    U_Counter_2bit_10Hz/Q[3]
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.324     1.799 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_9/O
                         net (fo=1, routed)           0.962     2.761    U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_9_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.326     3.087 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_1/O
                         net (fo=2, routed)           1.207     4.294    U_Counter_2bit_10Hz/counter_reg[9]_0[3]
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.418 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     4.418    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2_1[3]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.794 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.794    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.911 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     4.920    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.235 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__3/O[3]
                         net (fo=14, routed)          1.231     6.466    U_FndController/U_DigitSplitter/counter_reg[10]_0[2]
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.307     6.773 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry_i_4/O
                         net (fo=1, routed)           0.000     6.773    U_FndController/U_DigitSplitter/o_digit_1000__50_carry_i_4_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.174 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    U_FndController/U_DigitSplitter/o_digit_1000__50_carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.508 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry__0/O[1]
                         net (fo=3, routed)           1.167     8.675    U_Counter_2bit_10Hz/o_digit_1000__74_carry__1[1]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.303     8.978 r  U_Counter_2bit_10Hz/o_digit_1000__74_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.978    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1_0[3]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.379 r  U_FndController/U_DigitSplitter/o_digit_1000__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.379    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.607 r  U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1/CO[2]
                         net (fo=6, routed)           0.842    10.449    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1_n_1
    SLICE_X59Y25         LUT3 (Prop_lut3_I2_O)        0.339    10.788 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_60/O
                         net (fo=4, routed)           0.799    11.586    U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_60_n_0
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.332    11.918 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_43/O
                         net (fo=3, routed)           0.898    12.817    U_FndController/U_DigitSplitter/o_digit_1000[7]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.941 f  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_32/O
                         net (fo=4, routed)           0.825    13.765    U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_32_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.889 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.938    14.827    U_Counter_2bit_10Hz/fndFont_OBUF[4]_inst_i_1_2
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.124    14.951 r  U_Counter_2bit_10Hz/fndFont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.835    15.786    U_FndController/U_DigitSplitter/sel0[1]
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.152    15.938 r  U_FndController/U_DigitSplitter/fndFont_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.898    17.837    fndFont_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.737    21.574 r  fndFont_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.574    fndFont[1]
    W6                                                                r  fndFont[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_2bit_10Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndFont[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.566ns  (logic 8.908ns (41.303%)  route 12.659ns (58.697%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE                         0.000     0.000 r  U_Counter_2bit_10Hz/counter_reg[3]/C
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U_Counter_2bit_10Hz/counter_reg[3]/Q
                         net (fo=24, routed)          1.056     1.475    U_Counter_2bit_10Hz/Q[3]
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.324     1.799 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_9/O
                         net (fo=1, routed)           0.962     2.761    U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_9_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.326     3.087 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_1/O
                         net (fo=2, routed)           1.207     4.294    U_Counter_2bit_10Hz/counter_reg[9]_0[3]
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.418 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     4.418    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2_1[3]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.794 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.794    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.911 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     4.920    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.235 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__3/O[3]
                         net (fo=14, routed)          1.231     6.466    U_FndController/U_DigitSplitter/counter_reg[10]_0[2]
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.307     6.773 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry_i_4/O
                         net (fo=1, routed)           0.000     6.773    U_FndController/U_DigitSplitter/o_digit_1000__50_carry_i_4_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.174 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    U_FndController/U_DigitSplitter/o_digit_1000__50_carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.508 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry__0/O[1]
                         net (fo=3, routed)           1.167     8.675    U_Counter_2bit_10Hz/o_digit_1000__74_carry__1[1]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.303     8.978 r  U_Counter_2bit_10Hz/o_digit_1000__74_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.978    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1_0[3]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.379 r  U_FndController/U_DigitSplitter/o_digit_1000__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.379    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.607 r  U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1/CO[2]
                         net (fo=6, routed)           0.842    10.449    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1_n_1
    SLICE_X59Y25         LUT3 (Prop_lut3_I2_O)        0.339    10.788 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_60/O
                         net (fo=4, routed)           0.799    11.586    U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_60_n_0
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.332    11.918 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_43/O
                         net (fo=3, routed)           0.898    12.817    U_FndController/U_DigitSplitter/o_digit_1000[7]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.941 f  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_32/O
                         net (fo=4, routed)           0.825    13.765    U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_32_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.889 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.938    14.827    U_Counter_2bit_10Hz/fndFont_OBUF[4]_inst_i_1_2
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.124    14.951 r  U_Counter_2bit_10Hz/fndFont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.833    15.784    U_Counter_2bit_10Hz/sel0[1]
    SLICE_X63Y27         LUT4 (Prop_lut4_I0_O)        0.152    15.936 r  U_Counter_2bit_10Hz/fndFont_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.892    17.829    fndFont_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    21.566 r  fndFont_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.566    fndFont[3]
    V8                                                                r  fndFont[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_2bit_10Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndFont[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.424ns  (logic 8.878ns (41.441%)  route 12.546ns (58.559%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE                         0.000     0.000 r  U_Counter_2bit_10Hz/counter_reg[3]/C
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U_Counter_2bit_10Hz/counter_reg[3]/Q
                         net (fo=24, routed)          1.056     1.475    U_Counter_2bit_10Hz/Q[3]
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.324     1.799 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_9/O
                         net (fo=1, routed)           0.962     2.761    U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_9_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.326     3.087 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_1/O
                         net (fo=2, routed)           1.207     4.294    U_Counter_2bit_10Hz/counter_reg[9]_0[3]
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.418 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     4.418    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2_1[3]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.794 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.794    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.911 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     4.920    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.235 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__3/O[3]
                         net (fo=14, routed)          1.231     6.466    U_FndController/U_DigitSplitter/counter_reg[10]_0[2]
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.307     6.773 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry_i_4/O
                         net (fo=1, routed)           0.000     6.773    U_FndController/U_DigitSplitter/o_digit_1000__50_carry_i_4_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.174 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    U_FndController/U_DigitSplitter/o_digit_1000__50_carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.508 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry__0/O[1]
                         net (fo=3, routed)           1.167     8.675    U_Counter_2bit_10Hz/o_digit_1000__74_carry__1[1]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.303     8.978 r  U_Counter_2bit_10Hz/o_digit_1000__74_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.978    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1_0[3]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.379 r  U_FndController/U_DigitSplitter/o_digit_1000__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.379    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.607 r  U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1/CO[2]
                         net (fo=6, routed)           0.842    10.449    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1_n_1
    SLICE_X59Y25         LUT3 (Prop_lut3_I2_O)        0.339    10.788 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_60/O
                         net (fo=4, routed)           0.799    11.586    U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_60_n_0
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.332    11.918 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_43/O
                         net (fo=3, routed)           0.898    12.817    U_FndController/U_DigitSplitter/o_digit_1000[7]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.941 f  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_32/O
                         net (fo=4, routed)           0.825    13.765    U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_32_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.889 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.938    14.827    U_Counter_2bit_10Hz/fndFont_OBUF[4]_inst_i_1_2
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.124    14.951 r  U_Counter_2bit_10Hz/fndFont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.668    15.619    U_FndController/U_DigitSplitter/sel0[1]
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.153    15.772 r  U_FndController/U_DigitSplitter/fndFont_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.944    17.717    fndFont_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    21.424 r  fndFont_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.424    fndFont[5]
    V5                                                                r  fndFont[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_2bit_10Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndFont[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.346ns  (logic 8.662ns (40.579%)  route 12.684ns (59.421%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE                         0.000     0.000 r  U_Counter_2bit_10Hz/counter_reg[3]/C
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U_Counter_2bit_10Hz/counter_reg[3]/Q
                         net (fo=24, routed)          1.056     1.475    U_Counter_2bit_10Hz/Q[3]
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.324     1.799 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_9/O
                         net (fo=1, routed)           0.962     2.761    U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_9_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.326     3.087 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_1/O
                         net (fo=2, routed)           1.207     4.294    U_Counter_2bit_10Hz/counter_reg[9]_0[3]
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.418 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     4.418    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2_1[3]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.794 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.794    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.911 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     4.920    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.235 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__3/O[3]
                         net (fo=14, routed)          1.231     6.466    U_FndController/U_DigitSplitter/counter_reg[10]_0[2]
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.307     6.773 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry_i_4/O
                         net (fo=1, routed)           0.000     6.773    U_FndController/U_DigitSplitter/o_digit_1000__50_carry_i_4_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.174 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    U_FndController/U_DigitSplitter/o_digit_1000__50_carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.508 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry__0/O[1]
                         net (fo=3, routed)           1.167     8.675    U_Counter_2bit_10Hz/o_digit_1000__74_carry__1[1]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.303     8.978 r  U_Counter_2bit_10Hz/o_digit_1000__74_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.978    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1_0[3]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.379 r  U_FndController/U_DigitSplitter/o_digit_1000__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.379    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.607 r  U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1/CO[2]
                         net (fo=6, routed)           0.842    10.449    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1_n_1
    SLICE_X59Y25         LUT3 (Prop_lut3_I2_O)        0.339    10.788 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_60/O
                         net (fo=4, routed)           0.799    11.586    U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_60_n_0
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.332    11.918 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_43/O
                         net (fo=3, routed)           0.898    12.817    U_FndController/U_DigitSplitter/o_digit_1000[7]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.941 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_32/O
                         net (fo=4, routed)           0.825    13.765    U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_32_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.889 f  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.938    14.827    U_Counter_2bit_10Hz/fndFont_OBUF[4]_inst_i_1_2
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.124    14.951 f  U_Counter_2bit_10Hz/fndFont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.663    15.614    U_FndController/U_Counter_2bit/sel0[1]
    SLICE_X63Y27         LUT4 (Prop_lut4_I3_O)        0.124    15.738 r  U_FndController/U_Counter_2bit/fndFont_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.088    17.826    fndFont_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    21.346 r  fndFont_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.346    fndFont[4]
    U5                                                                r  fndFont[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_2bit_10Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndFont[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.175ns  (logic 8.677ns (40.978%)  route 12.498ns (59.022%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE                         0.000     0.000 r  U_Counter_2bit_10Hz/counter_reg[3]/C
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U_Counter_2bit_10Hz/counter_reg[3]/Q
                         net (fo=24, routed)          1.056     1.475    U_Counter_2bit_10Hz/Q[3]
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.324     1.799 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_9/O
                         net (fo=1, routed)           0.962     2.761    U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_9_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.326     3.087 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_1/O
                         net (fo=2, routed)           1.207     4.294    U_Counter_2bit_10Hz/counter_reg[9]_0[3]
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.418 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     4.418    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2_1[3]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.794 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.794    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.911 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     4.920    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.235 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__3/O[3]
                         net (fo=14, routed)          1.231     6.466    U_FndController/U_DigitSplitter/counter_reg[10]_0[2]
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.307     6.773 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry_i_4/O
                         net (fo=1, routed)           0.000     6.773    U_FndController/U_DigitSplitter/o_digit_1000__50_carry_i_4_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.174 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    U_FndController/U_DigitSplitter/o_digit_1000__50_carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.508 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry__0/O[1]
                         net (fo=3, routed)           1.167     8.675    U_Counter_2bit_10Hz/o_digit_1000__74_carry__1[1]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.303     8.978 r  U_Counter_2bit_10Hz/o_digit_1000__74_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.978    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1_0[3]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.379 r  U_FndController/U_DigitSplitter/o_digit_1000__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.379    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.607 r  U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1/CO[2]
                         net (fo=6, routed)           0.842    10.449    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1_n_1
    SLICE_X59Y25         LUT3 (Prop_lut3_I2_O)        0.339    10.788 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_60/O
                         net (fo=4, routed)           0.799    11.586    U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_60_n_0
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.332    11.918 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_43/O
                         net (fo=3, routed)           0.898    12.817    U_FndController/U_DigitSplitter/o_digit_1000[7]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.941 f  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_32/O
                         net (fo=4, routed)           0.825    13.765    U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_32_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.889 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.938    14.827    U_Counter_2bit_10Hz/fndFont_OBUF[4]_inst_i_1_2
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.124    14.951 r  U_Counter_2bit_10Hz/fndFont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.668    15.619    U_FndController/U_DigitSplitter/sel0[1]
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.124    15.743 r  U_FndController/U_DigitSplitter/fndFont_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.896    17.640    fndFont_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    21.175 r  fndFont_OBUF[2]_inst/O
                         net (fo=0)                   0.000    21.175    fndFont[2]
    U8                                                                r  fndFont[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_2bit_10Hz/counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndFont[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.172ns  (logic 8.653ns (40.869%)  route 12.519ns (59.131%))
  Logic Levels:           20  (CARRY4=7 FDCE=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE                         0.000     0.000 r  U_Counter_2bit_10Hz/counter_reg[3]/C
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U_Counter_2bit_10Hz/counter_reg[3]/Q
                         net (fo=24, routed)          1.056     1.475    U_Counter_2bit_10Hz/Q[3]
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.324     1.799 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_9/O
                         net (fo=1, routed)           0.962     2.761    U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_9_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.326     3.087 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_1/O
                         net (fo=2, routed)           1.207     4.294    U_Counter_2bit_10Hz/counter_reg[9]_0[3]
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     4.418 r  U_Counter_2bit_10Hz/o_digit_1000__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     4.418    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2_1[3]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.794 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.794    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.911 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     4.920    U_FndController/U_DigitSplitter/o_digit_1000__1_carry__2_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     5.235 r  U_FndController/U_DigitSplitter/o_digit_1000__1_carry__3/O[3]
                         net (fo=14, routed)          1.231     6.466    U_FndController/U_DigitSplitter/counter_reg[10]_0[2]
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.307     6.773 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry_i_4/O
                         net (fo=1, routed)           0.000     6.773    U_FndController/U_DigitSplitter/o_digit_1000__50_carry_i_4_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.174 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry/CO[3]
                         net (fo=1, routed)           0.000     7.174    U_FndController/U_DigitSplitter/o_digit_1000__50_carry_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.508 r  U_FndController/U_DigitSplitter/o_digit_1000__50_carry__0/O[1]
                         net (fo=3, routed)           1.167     8.675    U_Counter_2bit_10Hz/o_digit_1000__74_carry__1[1]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.303     8.978 r  U_Counter_2bit_10Hz/o_digit_1000__74_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.978    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1_0[3]
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.379 r  U_FndController/U_DigitSplitter/o_digit_1000__74_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.379    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__0_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.607 r  U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1/CO[2]
                         net (fo=6, routed)           0.842    10.449    U_FndController/U_DigitSplitter/o_digit_1000__74_carry__1_n_1
    SLICE_X59Y25         LUT3 (Prop_lut3_I2_O)        0.339    10.788 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_60/O
                         net (fo=4, routed)           0.799    11.586    U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_60_n_0
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.332    11.918 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_43/O
                         net (fo=3, routed)           0.898    12.817    U_FndController/U_DigitSplitter/o_digit_1000[7]
    SLICE_X58Y27         LUT6 (Prop_lut6_I1_O)        0.124    12.941 f  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_32/O
                         net (fo=4, routed)           0.825    13.765    U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_32_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I4_O)        0.124    13.889 r  U_FndController/U_DigitSplitter/fndFont_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.938    14.827    U_Counter_2bit_10Hz/fndFont_OBUF[4]_inst_i_1_2
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.124    14.951 r  U_Counter_2bit_10Hz/fndFont_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.835    15.786    U_FndController/U_DigitSplitter/sel0[1]
    SLICE_X63Y27         LUT4 (Prop_lut4_I2_O)        0.124    15.910 r  U_FndController/U_DigitSplitter/fndFont_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.751    17.661    fndFont_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    21.172 r  fndFont_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.172    fndFont[0]
    W7                                                                r  fndFont[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FndController/U_Counter_2bit/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndCom[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 4.388ns (62.153%)  route 2.672ns (37.847%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE                         0.000     0.000 r  U_FndController/U_Counter_2bit/counter_reg[1]/C
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U_FndController/U_Counter_2bit/counter_reg[1]/Q
                         net (fo=17, routed)          0.865     1.383    U_FndController/U_Counter_2bit/Q[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.152     1.535 r  U_FndController/U_Counter_2bit/fndCom_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.342    fndCom_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.061 r  fndCom_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.061    fndCom[3]
    W4                                                                r  fndCom[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FndController/U_Counter_2bit/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndCom[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.949ns  (logic 4.373ns (62.929%)  route 2.576ns (37.071%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE                         0.000     0.000 r  U_FndController/U_Counter_2bit/counter_reg[1]/C
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_FndController/U_Counter_2bit/counter_reg[1]/Q
                         net (fo=17, routed)          0.860     1.378    U_FndController/U_Counter_2bit/Q[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.150     1.528 r  U_FndController/U_Counter_2bit/fndCom_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     3.244    fndCom_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.949 r  fndCom_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.949    fndCom[0]
    U2                                                                r  fndCom[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FndController/U_Counter_2bit/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fndCom[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.673ns  (logic 4.141ns (62.059%)  route 2.532ns (37.941%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE                         0.000     0.000 r  U_FndController/U_Counter_2bit/counter_reg[1]/C
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_FndController/U_Counter_2bit/counter_reg[1]/Q
                         net (fo=17, routed)          0.860     1.378    U_FndController/U_Counter_2bit/Q[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.124     1.502 r  U_FndController/U_Counter_2bit/fndCom_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.672     3.174    fndCom_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.673 r  fndCom_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.673    fndCom[1]
    U4                                                                r  fndCom[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Counter_2bit_10Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Counter_2bit_10Hz/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE                         0.000     0.000 r  U_Counter_2bit_10Hz/counter_reg[0]/C
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U_Counter_2bit_10Hz/counter_reg[0]/Q
                         net (fo=13, routed)          0.185     0.326    U_Counter_2bit_10Hz/Q[0]
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  U_Counter_2bit_10Hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.371    U_Counter_2bit_10Hz/counter[0]
    SLICE_X58Y21         FDCE                                         r  U_Counter_2bit_10Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FndController/U_Counter_2bit/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_FndController/U_Counter_2bit/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE                         0.000     0.000 r  U_FndController/U_Counter_2bit/counter_reg[1]/C
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_FndController/U_Counter_2bit/counter_reg[1]/Q
                         net (fo=17, routed)          0.187     0.351    U_FndController/U_Counter_2bit/Q[1]
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.043     0.394 r  U_FndController/U_Counter_2bit/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.394    U_FndController/U_Counter_2bit/counter[1]_i_1__1_n_0
    SLICE_X60Y27         FDCE                                         r  U_FndController/U_Counter_2bit/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FndController/U_Counter_2bit/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_FndController/U_Counter_2bit/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.186ns (45.801%)  route 0.220ns (54.199%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDCE                         0.000     0.000 r  U_FndController/U_Counter_2bit/counter_reg[0]/C
    SLICE_X62Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U_FndController/U_Counter_2bit/counter_reg[0]/Q
                         net (fo=18, routed)          0.220     0.361    U_FndController/U_Counter_2bit/Q[0]
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.045     0.406 r  U_FndController/U_Counter_2bit/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.406    U_FndController/U_Counter_2bit/counter[0]_i_1__1_n_0
    SLICE_X62Y27         FDCE                                         r  U_FndController/U_Counter_2bit/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_2bit_10Hz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Counter_2bit_10Hz/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.628ns  (logic 0.231ns (36.794%)  route 0.397ns (63.206%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE                         0.000     0.000 r  U_Counter_2bit_10Hz/counter_reg[2]/C
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U_Counter_2bit_10Hz/counter_reg[2]/Q
                         net (fo=21, routed)          0.236     0.377    U_Counter_2bit_10Hz/Q[2]
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.422 r  U_Counter_2bit_10Hz/counter[13]_i_3/O
                         net (fo=14, routed)          0.161     0.583    U_Counter_2bit_10Hz/counter[13]_i_3_n_0
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.628 r  U_Counter_2bit_10Hz/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.628    U_Counter_2bit_10Hz/counter[2]
    SLICE_X58Y21         FDCE                                         r  U_Counter_2bit_10Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_2bit_10Hz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Counter_2bit_10Hz/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.235ns (37.195%)  route 0.397ns (62.805%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE                         0.000     0.000 r  U_Counter_2bit_10Hz/counter_reg[2]/C
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U_Counter_2bit_10Hz/counter_reg[2]/Q
                         net (fo=21, routed)          0.236     0.377    U_Counter_2bit_10Hz/Q[2]
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.422 r  U_Counter_2bit_10Hz/counter[13]_i_3/O
                         net (fo=14, routed)          0.161     0.583    U_Counter_2bit_10Hz/counter[13]_i_3_n_0
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.049     0.632 r  U_Counter_2bit_10Hz/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.632    U_Counter_2bit_10Hz/counter[3]
    SLICE_X58Y21         FDCE                                         r  U_Counter_2bit_10Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_2bit_10Hz/counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Counter_2bit_10Hz/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.359ns (53.260%)  route 0.315ns (46.740%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDCE                         0.000     0.000 r  U_Counter_2bit_10Hz/counter_reg[12]/C
    SLICE_X58Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_Counter_2bit_10Hz/counter_reg[12]/Q
                         net (fo=41, routed)          0.089     0.230    U_Counter_2bit_10Hz/Q[12]
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.338 r  U_Counter_2bit_10Hz/counter_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.226     0.564    U_Counter_2bit_10Hz/counter_reg[12]_i_2_n_4
    SLICE_X58Y23         LUT2 (Prop_lut2_I0_O)        0.110     0.674 r  U_Counter_2bit_10Hz/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.674    U_Counter_2bit_10Hz/counter[12]
    SLICE_X58Y23         FDCE                                         r  U_Counter_2bit_10Hz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_2bit_10Hz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Counter_2bit_10Hz/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.708ns  (logic 0.231ns (32.636%)  route 0.477ns (67.364%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE                         0.000     0.000 r  U_Counter_2bit_10Hz/counter_reg[2]/C
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U_Counter_2bit_10Hz/counter_reg[2]/Q
                         net (fo=21, routed)          0.236     0.377    U_Counter_2bit_10Hz/Q[2]
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.422 r  U_Counter_2bit_10Hz/counter[13]_i_3/O
                         net (fo=14, routed)          0.241     0.663    U_Counter_2bit_10Hz/counter[13]_i_3_n_0
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.708 r  U_Counter_2bit_10Hz/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.708    U_Counter_2bit_10Hz/counter[4]
    SLICE_X58Y22         FDCE                                         r  U_Counter_2bit_10Hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_2bit_10Hz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Counter_2bit_10Hz/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.709ns  (logic 0.231ns (32.590%)  route 0.478ns (67.410%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE                         0.000     0.000 r  U_Counter_2bit_10Hz/counter_reg[2]/C
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U_Counter_2bit_10Hz/counter_reg[2]/Q
                         net (fo=21, routed)          0.236     0.377    U_Counter_2bit_10Hz/Q[2]
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.422 r  U_Counter_2bit_10Hz/counter[13]_i_3/O
                         net (fo=14, routed)          0.242     0.664    U_Counter_2bit_10Hz/counter[13]_i_3_n_0
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.709 r  U_Counter_2bit_10Hz/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.709    U_Counter_2bit_10Hz/counter[6]
    SLICE_X58Y22         FDCE                                         r  U_Counter_2bit_10Hz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_2bit_10Hz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Counter_2bit_10Hz/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.234ns (32.921%)  route 0.477ns (67.079%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE                         0.000     0.000 r  U_Counter_2bit_10Hz/counter_reg[2]/C
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U_Counter_2bit_10Hz/counter_reg[2]/Q
                         net (fo=21, routed)          0.236     0.377    U_Counter_2bit_10Hz/Q[2]
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.422 r  U_Counter_2bit_10Hz/counter[13]_i_3/O
                         net (fo=14, routed)          0.241     0.663    U_Counter_2bit_10Hz/counter[13]_i_3_n_0
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.048     0.711 r  U_Counter_2bit_10Hz/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.711    U_Counter_2bit_10Hz/counter[5]
    SLICE_X58Y22         FDCE                                         r  U_Counter_2bit_10Hz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_2bit_10Hz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Counter_2bit_10Hz/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.235ns (32.969%)  route 0.478ns (67.031%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDCE                         0.000     0.000 r  U_Counter_2bit_10Hz/counter_reg[2]/C
    SLICE_X58Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U_Counter_2bit_10Hz/counter_reg[2]/Q
                         net (fo=21, routed)          0.236     0.377    U_Counter_2bit_10Hz/Q[2]
    SLICE_X61Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.422 r  U_Counter_2bit_10Hz/counter[13]_i_3/O
                         net (fo=14, routed)          0.242     0.664    U_Counter_2bit_10Hz/counter[13]_i_3_n_0
    SLICE_X58Y22         LUT2 (Prop_lut2_I1_O)        0.049     0.713 r  U_Counter_2bit_10Hz/counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.713    U_Counter_2bit_10Hz/counter[7]
    SLICE_X58Y22         FDCE                                         r  U_Counter_2bit_10Hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ClkDiv_10Hz/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.314ns  (logic 1.441ns (27.121%)  route 3.873ns (72.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=59, routed)          3.873     5.314    U_ClkDiv_10Hz/AR[0]
    SLICE_X62Y12         FDCE                                         f  U_ClkDiv_10Hz/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.515     4.856    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ClkDiv_10Hz/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.314ns  (logic 1.441ns (27.121%)  route 3.873ns (72.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=59, routed)          3.873     5.314    U_ClkDiv_10Hz/AR[0]
    SLICE_X62Y12         FDCE                                         f  U_ClkDiv_10Hz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.515     4.856    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ClkDiv_10Hz/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.314ns  (logic 1.441ns (27.121%)  route 3.873ns (72.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=59, routed)          3.873     5.314    U_ClkDiv_10Hz/AR[0]
    SLICE_X62Y12         FDCE                                         f  U_ClkDiv_10Hz/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.515     4.856    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ClkDiv_10Hz/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.314ns  (logic 1.441ns (27.121%)  route 3.873ns (72.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=59, routed)          3.873     5.314    U_ClkDiv_10Hz/AR[0]
    SLICE_X62Y12         FDCE                                         f  U_ClkDiv_10Hz/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.515     4.856    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y12         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ClkDiv_10Hz/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.173ns  (logic 1.441ns (27.860%)  route 3.732ns (72.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=59, routed)          3.732     5.173    U_ClkDiv_10Hz/AR[0]
    SLICE_X62Y13         FDCE                                         f  U_ClkDiv_10Hz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514     4.855    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ClkDiv_10Hz/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.173ns  (logic 1.441ns (27.860%)  route 3.732ns (72.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=59, routed)          3.732     5.173    U_ClkDiv_10Hz/AR[0]
    SLICE_X62Y13         FDCE                                         f  U_ClkDiv_10Hz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514     4.855    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ClkDiv_10Hz/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.173ns  (logic 1.441ns (27.860%)  route 3.732ns (72.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=59, routed)          3.732     5.173    U_ClkDiv_10Hz/AR[0]
    SLICE_X62Y13         FDCE                                         f  U_ClkDiv_10Hz/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514     4.855    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ClkDiv_10Hz/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.173ns  (logic 1.441ns (27.860%)  route 3.732ns (72.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=59, routed)          3.732     5.173    U_ClkDiv_10Hz/AR[0]
    SLICE_X62Y13         FDCE                                         f  U_ClkDiv_10Hz/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514     4.855    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ClkDiv_10Hz/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.173ns  (logic 1.441ns (27.860%)  route 3.732ns (72.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=59, routed)          3.732     5.173    U_ClkDiv_10Hz/AR[0]
    SLICE_X62Y13         FDCE                                         f  U_ClkDiv_10Hz/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514     4.855    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_ClkDiv_10Hz/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.173ns  (logic 1.441ns (27.860%)  route 3.732ns (72.140%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=59, routed)          3.732     5.173    U_ClkDiv_10Hz/AR[0]
    SLICE_X62Y13         FDCE                                         f  U_ClkDiv_10Hz/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514     4.855    U_ClkDiv_10Hz/r_tick_reg_0
    SLICE_X62Y13         FDCE                                         r  U_ClkDiv_10Hz/counter_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_FndController/U_ClkDiv/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.210ns (13.239%)  route 1.373ns (86.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=59, routed)          1.373     1.583    U_FndController/U_ClkDiv/AR[0]
    SLICE_X58Y17         FDCE                                         f  U_FndController/U_ClkDiv/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_FndController/U_ClkDiv/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.210ns (13.239%)  route 1.373ns (86.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=59, routed)          1.373     1.583    U_FndController/U_ClkDiv/AR[0]
    SLICE_X58Y17         FDCE                                         f  U_FndController/U_ClkDiv/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_FndController/U_ClkDiv/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.210ns (13.239%)  route 1.373ns (86.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=59, routed)          1.373     1.583    U_FndController/U_ClkDiv/AR[0]
    SLICE_X58Y17         FDCE                                         f  U_FndController/U_ClkDiv/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_FndController/U_ClkDiv/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.210ns (13.239%)  route 1.373ns (86.761%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=59, routed)          1.373     1.583    U_FndController/U_ClkDiv/AR[0]
    SLICE_X58Y17         FDCE                                         f  U_FndController/U_ClkDiv/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.983    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y17         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_FndController/U_ClkDiv/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.601ns  (logic 0.210ns (13.085%)  route 1.392ns (86.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=59, routed)          1.392     1.601    U_FndController/U_ClkDiv/AR[0]
    SLICE_X61Y16         FDCE                                         f  U_FndController/U_ClkDiv/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X61Y16         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_FndController/U_ClkDiv/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.601ns  (logic 0.210ns (13.085%)  route 1.392ns (86.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=59, routed)          1.392     1.601    U_FndController/U_ClkDiv/AR[0]
    SLICE_X60Y16         FDCE                                         f  U_FndController/U_ClkDiv/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X60Y16         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_FndController/U_ClkDiv/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.601ns  (logic 0.210ns (13.085%)  route 1.392ns (86.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=59, routed)          1.392     1.601    U_FndController/U_ClkDiv/AR[0]
    SLICE_X60Y16         FDCE                                         f  U_FndController/U_ClkDiv/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X60Y16         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_FndController/U_ClkDiv/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.601ns  (logic 0.210ns (13.085%)  route 1.392ns (86.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=59, routed)          1.392     1.601    U_FndController/U_ClkDiv/AR[0]
    SLICE_X60Y16         FDCE                                         f  U_FndController/U_ClkDiv/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X60Y16         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_FndController/U_ClkDiv/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.601ns  (logic 0.210ns (13.085%)  route 1.392ns (86.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=59, routed)          1.392     1.601    U_FndController/U_ClkDiv/AR[0]
    SLICE_X60Y16         FDCE                                         f  U_FndController/U_ClkDiv/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X60Y16         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_FndController/U_ClkDiv/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.210ns (12.897%)  route 1.415ns (87.103%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=59, routed)          1.415     1.625    U_FndController/U_ClkDiv/AR[0]
    SLICE_X58Y16         FDCE                                         f  U_FndController/U_ClkDiv/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.984    U_FndController/U_ClkDiv/counter_reg[16]_0
    SLICE_X58Y16         FDCE                                         r  U_FndController/U_ClkDiv/counter_reg[5]/C





