0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/Arman/Lab_5/Lab_5.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/Arman/Lab_5/Lab_5.srcs/sim_1/new/tb_RCA_4bits.v,1555084539,verilog,,,,tb_RCA_4bits,,,,,,,,
C:/Users/Arman/Lab_5/Lab_5.srcs/sources_1/new/RCA_4bits.v,1555088155,verilog,,,,RCA_4bits,,,,,,,,
C:/Users/Arman/Lab_5/Lab_5.srcs/sources_1/new/full_adder.v,1555087994,verilog,,,,full_adder,,,,,,,,
C:/Users/Arman/Lab_5/Lab_5.srcs/sources_1/new/register_logic.v,1555083926,verilog,,,,register_logic,,,,,,,,
