<?xml version="1.0" encoding="UTF-8"?>
<CodeBlocks_project_file>
	<FileVersion major="1" minor="6"/>
	<Project>
		<Option title="ODIN_II"/>
		<Option makefile_is_custom="1"/>
		<Option compiler="gcc"/>
		<Option virtualFolders="CMake Files\;CMake Files\ODIN_II\;CMake Files\cmake\;CMake Files\cmake\modules\;CMake Files\libs\;CMake Files\libs\libarchfpga\;CMake Files\libs\libvtrutil\;CMake Files\libs\liblog\;CMake Files\libs\libpugiutil\;CMake Files\libs\libeasygl\;CMake Files\libs\libeasygl\cmake\;CMake Files\libs\libeasygl\cmake\modules\;CMake Files\libs\EXTERNAL\;CMake Files\libs\EXTERNAL\libpugixml\;CMake Files\libs\EXTERNAL\libcatch\;CMake Files\libs\EXTERNAL\libargparse\;CMake Files\libs\EXTERNAL\libsdcparse\;CMake Files\libs\EXTERNAL\libsdcparse\cmake\;CMake Files\libs\EXTERNAL\libsdcparse\cmake\modules\;CMake Files\libs\EXTERNAL\libblifparse\;CMake Files\libs\EXTERNAL\libblifparse\cmake\;CMake Files\libs\EXTERNAL\libblifparse\cmake\modules\;CMake Files\libs\EXTERNAL\libtatum\;CMake Files\libs\EXTERNAL\libtatum\libtatum\;CMake Files\libs\EXTERNAL\libtatum\cmake\;CMake Files\libs\EXTERNAL\libtatum\cmake\modules\;CMake Files\vpr\;CMake Files\abc\;CMake Files\ace2\;"/>
		<Build>
			<Target title="all">
				<Option working_dir="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II"/>
				<Option type="4"/>
				<MakeCommands>
					<Build command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 all"/>
					<CompileFile command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 &quot;$file&quot;"/>
					<Clean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 clean"/>
					<DistClean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 clean"/>
				</MakeCommands>
			</Target>
			<Target title="odin_II">
				<Option output="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/odin_II" prefix_auto="0" extension_auto="0"/>
				<Option working_dir="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II"/>
				<Option object_output="./"/>
				<Option type="1"/>
				<Option compiler="gcc"/>
				<Compiler>
					<Add option="-DVTR_ASSERT_LEVEL=2"/>
					<Add option="-DUSING_BISON"/>
					<Add option="-DYYERROR_VERBOSE"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libvtrutil/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/liblog/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libarchfpga/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libpugixml/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libpugiutil/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libargparse/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/x86_64-redhat-linux"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/backward"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/include"/>
					<Add directory="/usr/local/include"/>
					<Add directory="/usr/include"/>
				</Compiler>
				<MakeCommands>
					<Build command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 odin_II"/>
					<CompileFile command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 &quot;$file&quot;"/>
					<Clean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 clean"/>
					<DistClean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 clean"/>
				</MakeCommands>
			</Target>
			<Target title="odin_II/fast">
				<Option output="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/odin_II" prefix_auto="0" extension_auto="0"/>
				<Option working_dir="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II"/>
				<Option object_output="./"/>
				<Option type="1"/>
				<Option compiler="gcc"/>
				<Compiler>
					<Add option="-DVTR_ASSERT_LEVEL=2"/>
					<Add option="-DUSING_BISON"/>
					<Add option="-DYYERROR_VERBOSE"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libvtrutil/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/liblog/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libarchfpga/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libpugixml/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libpugiutil/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libargparse/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/x86_64-redhat-linux"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/backward"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/include"/>
					<Add directory="/usr/local/include"/>
					<Add directory="/usr/include"/>
				</Compiler>
				<MakeCommands>
					<Build command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 odin_II/fast"/>
					<CompileFile command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 &quot;$file&quot;"/>
					<Clean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 clean"/>
					<DistClean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 clean"/>
				</MakeCommands>
			</Target>
			<Target title="libodin_ii">
				<Option output="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/libodin_ii.a" prefix_auto="0" extension_auto="0"/>
				<Option working_dir="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II"/>
				<Option object_output="./"/>
				<Option type="2"/>
				<Option compiler="gcc"/>
				<Compiler>
					<Add option="-DVTR_ASSERT_LEVEL=2"/>
					<Add option="-DUSING_BISON"/>
					<Add option="-DYYERROR_VERBOSE"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libvtrutil/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/liblog/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libarchfpga/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libpugixml/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libpugiutil/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libargparse/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/x86_64-redhat-linux"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/backward"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/include"/>
					<Add directory="/usr/local/include"/>
					<Add directory="/usr/include"/>
				</Compiler>
				<MakeCommands>
					<Build command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 libodin_ii"/>
					<CompileFile command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 &quot;$file&quot;"/>
					<Clean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 clean"/>
					<DistClean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 clean"/>
				</MakeCommands>
			</Target>
			<Target title="libodin_ii/fast">
				<Option output="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/libodin_ii.a" prefix_auto="0" extension_auto="0"/>
				<Option working_dir="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II"/>
				<Option object_output="./"/>
				<Option type="2"/>
				<Option compiler="gcc"/>
				<Compiler>
					<Add option="-DVTR_ASSERT_LEVEL=2"/>
					<Add option="-DUSING_BISON"/>
					<Add option="-DYYERROR_VERBOSE"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libvtrutil/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/liblog/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libarchfpga/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libpugixml/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libpugiutil/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libargparse/src"/>
					<Add directory="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/src"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/x86_64-redhat-linux"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/../../../../include/c++/8/backward"/>
					<Add directory="/usr/lib/gcc/x86_64-redhat-linux/8/include"/>
					<Add directory="/usr/local/include"/>
					<Add directory="/usr/include"/>
				</Compiler>
				<MakeCommands>
					<Build command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 libodin_ii/fast"/>
					<CompileFile command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 &quot;$file&quot;"/>
					<Clean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 clean"/>
					<DistClean command="/usr/bin/gmake -j12 -f &quot;/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/Makefile&quot;  VERBOSE=1 clean"/>
				</MakeCommands>
			</Target>
		</Build>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/ace.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/adders.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/ast_elaborate.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/ast_loop_unroll.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/ast_util.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/hard_blocks.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/hashtable.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/implicit_memory.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/ace.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/adders.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/ast_elaborate.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/ast_loop_unroll.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/ast_util.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/globals.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/hard_blocks.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/hashtable.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/implicit_memory.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/memories.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/multipliers.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/netlist_check.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/netlist_cleanup.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/netlist_create_from_ast.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/netlist_utils.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/netlist_visualizer.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/node_creation_library.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/odin_ii.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/odin_util.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/output_blif.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/parse_making_ast.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/partial_map.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/read_blif.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/read_xml_config_file.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/sim_block.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/simulate_blif.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/soft_logic_def_parser.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/string_cache.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/subtractions.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/types.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/verilog_bison_user_defined.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/include/verilog_preprocessor.h">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/memories.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/multipliers.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/netlist_check.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/netlist_cleanup.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/netlist_create_from_ast.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/netlist_utils.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/netlist_visualizer.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/node_creation_library.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/odin_ii.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/odin_util.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/output_blif.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/parse_making_ast.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/partial_map.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/read_blif.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/read_xml_config_file.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/simulate_blif.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/soft_logic_def_parser.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/string_cache.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/subtractions.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/SRC/verilog_preprocessor.cpp">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/main.cpp">
			<Option target="odin_II"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/verilog_bison.c">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/verilog_bison.c.rule">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/verilog_flex.c">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake-build-debug/ODIN_II/verilog_flex.c.rule">
			<Option target="libodin_ii"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/CMakeLists.txt">
			<Option virtualFolder="CMake Files\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ODIN_II/CMakeLists.txt">
			<Option virtualFolder="CMake Files\ODIN_II\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/cmake/modules/FilesToDirs.cmake">
			<Option virtualFolder="CMake Files\cmake\modules\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libarchfpga/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\libarchfpga\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libvtrutil/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\libvtrutil\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/liblog/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\liblog\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libpugiutil/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\libpugiutil\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libeasygl/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\libeasygl\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libeasygl/cmake/modules/FindCairo.cmake">
			<Option virtualFolder="CMake Files\libs\libeasygl\cmake\modules\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/libeasygl/cmake/modules/FindFontconfig.cmake">
			<Option virtualFolder="CMake Files\libs\libeasygl\cmake\modules\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libpugixml/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libpugixml\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libcatch/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libcatch\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libargparse/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libargparse\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libsdcparse/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libsdcparse\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libsdcparse/cmake/modules/HeadersToIncludeDirs.cmake">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libsdcparse\cmake\modules\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libblifparse/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libblifparse\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libblifparse/cmake/modules/HeadersToIncludeDirs.cmake">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libblifparse\cmake\modules\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libtatum/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libtatum\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libtatum/libtatum/CMakeLists.txt">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libtatum\libtatum\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/libs/EXTERNAL/libtatum/cmake/modules/FindTBB.cmake">
			<Option virtualFolder="CMake Files\libs\EXTERNAL\libtatum\cmake\modules\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/vpr/CMakeLists.txt">
			<Option virtualFolder="CMake Files\vpr\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/abc/CMakeLists.txt">
			<Option virtualFolder="CMake Files\abc\"/>
		</Unit>
		<Unit filename="/home/neshragh/pluscolon/assign/vtr-verilog-to-routing/ace2/CMakeLists.txt">
			<Option virtualFolder="CMake Files\ace2\"/>
		</Unit>
	</Project>
</CodeBlocks_project_file>
