
NUCLEO_TIM_Capture.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036c8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  080037d4  080037d4  000137d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038b4  080038b4  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080038b4  080038b4  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080038b4  080038b4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038b4  080038b4  000138b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038b8  080038b8  000138b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080038bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  20000070  0800392c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000170  0800392c  00020170  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b72b  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001de9  00000000  00000000  0002b7c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c08  00000000  00000000  0002d5b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b00  00000000  00000000  0002e1b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000156ea  00000000  00000000  0002ecb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000936a  00000000  00000000  000443a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00072b7e  00000000  00000000  0004d70c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c028a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037d0  00000000  00000000  000c0308  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080037bc 	.word	0x080037bc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080037bc 	.word	0x080037bc

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000160:	4b2d      	ldr	r3, [pc, #180]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a2c      	ldr	r2, [pc, #176]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000166:	f043 0310 	orr.w	r3, r3, #16
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b2a      	ldr	r3, [pc, #168]	; (8000218 <MX_GPIO_Init+0xcc>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0310 	and.w	r3, r3, #16
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000178:	4b27      	ldr	r3, [pc, #156]	; (8000218 <MX_GPIO_Init+0xcc>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a26      	ldr	r2, [pc, #152]	; (8000218 <MX_GPIO_Init+0xcc>)
 800017e:	f043 0320 	orr.w	r3, r3, #32
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b24      	ldr	r3, [pc, #144]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0320 	and.w	r3, r3, #32
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000190:	4b21      	ldr	r3, [pc, #132]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a20      	ldr	r2, [pc, #128]	; (8000218 <MX_GPIO_Init+0xcc>)
 8000196:	f043 0304 	orr.w	r3, r3, #4
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b1e      	ldr	r3, [pc, #120]	; (8000218 <MX_GPIO_Init+0xcc>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0304 	and.w	r3, r3, #4
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001a8:	4b1b      	ldr	r3, [pc, #108]	; (8000218 <MX_GPIO_Init+0xcc>)
 80001aa:	699b      	ldr	r3, [r3, #24]
 80001ac:	4a1a      	ldr	r2, [pc, #104]	; (8000218 <MX_GPIO_Init+0xcc>)
 80001ae:	f043 0308 	orr.w	r3, r3, #8
 80001b2:	6193      	str	r3, [r2, #24]
 80001b4:	4b18      	ldr	r3, [pc, #96]	; (8000218 <MX_GPIO_Init+0xcc>)
 80001b6:	699b      	ldr	r3, [r3, #24]
 80001b8:	f003 0308 	and.w	r3, r3, #8
 80001bc:	603b      	str	r3, [r7, #0]
 80001be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80001c0:	2200      	movs	r2, #0
 80001c2:	2120      	movs	r1, #32
 80001c4:	4815      	ldr	r0, [pc, #84]	; (800021c <MX_GPIO_Init+0xd0>)
 80001c6:	f000 ff75 	bl	80010b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80001ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80001ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80001d0:	4b13      	ldr	r3, [pc, #76]	; (8000220 <MX_GPIO_Init+0xd4>)
 80001d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001d4:	2300      	movs	r3, #0
 80001d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80001d8:	f107 0310 	add.w	r3, r7, #16
 80001dc:	4619      	mov	r1, r3
 80001de:	4811      	ldr	r0, [pc, #68]	; (8000224 <MX_GPIO_Init+0xd8>)
 80001e0:	f000 fe0e 	bl	8000e00 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80001e4:	2320      	movs	r3, #32
 80001e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001e8:	2301      	movs	r3, #1
 80001ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001ec:	2300      	movs	r3, #0
 80001ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80001f0:	2302      	movs	r3, #2
 80001f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80001f4:	f107 0310 	add.w	r3, r7, #16
 80001f8:	4619      	mov	r1, r3
 80001fa:	4808      	ldr	r0, [pc, #32]	; (800021c <MX_GPIO_Init+0xd0>)
 80001fc:	f000 fe00 	bl	8000e00 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000200:	2200      	movs	r2, #0
 8000202:	2100      	movs	r1, #0
 8000204:	2028      	movs	r0, #40	; 0x28
 8000206:	f000 fdc4 	bl	8000d92 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800020a:	2028      	movs	r0, #40	; 0x28
 800020c:	f000 fddd 	bl	8000dca <HAL_NVIC_EnableIRQ>

}
 8000210:	bf00      	nop
 8000212:	3720      	adds	r7, #32
 8000214:	46bd      	mov	sp, r7
 8000216:	bd80      	pop	{r7, pc}
 8000218:	40021000 	.word	0x40021000
 800021c:	40010800 	.word	0x40010800
 8000220:	10110000 	.word	0x10110000
 8000224:	40011000 	.word	0x40011000

08000228 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800022c:	f000 fc56 	bl	8000adc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000230:	f000 f828 	bl	8000284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000234:	f7ff ff8a 	bl	800014c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000238:	f000 fb76 	bl	8000928 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800023c:	f000 fa96 	bl	800076c <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000240:	f000 fb48 	bl	80008d4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);	// 开启输入捕获中断
 8000244:	2100      	movs	r1, #0
 8000246:	480b      	ldr	r0, [pc, #44]	; (8000274 <main+0x4c>)
 8000248:	f001 fbea 	bl	8001a20 <HAL_TIM_IC_Start_IT>
  __HAL_TIM_ENABLE_IT(&htim2,TIM_IT_UPDATE);	//使能更新中断
 800024c:	4b09      	ldr	r3, [pc, #36]	; (8000274 <main+0x4c>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	68da      	ldr	r2, [r3, #12]
 8000252:	4b08      	ldr	r3, [pc, #32]	; (8000274 <main+0x4c>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	f042 0201 	orr.w	r2, r2, #1
 800025a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

	  HAL_Delay(10);
 800025c:	200a      	movs	r0, #10
 800025e:	f000 fc9f 	bl	8000ba0 <HAL_Delay>
	  printf("Cycle = %d  Width = %d\r\n", Cycle, Width);
 8000262:	4b05      	ldr	r3, [pc, #20]	; (8000278 <main+0x50>)
 8000264:	6819      	ldr	r1, [r3, #0]
 8000266:	4b05      	ldr	r3, [pc, #20]	; (800027c <main+0x54>)
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	461a      	mov	r2, r3
 800026c:	4804      	ldr	r0, [pc, #16]	; (8000280 <main+0x58>)
 800026e:	f002 fbb7 	bl	80029e0 <iprintf>
	  HAL_Delay(10);
 8000272:	e7f3      	b.n	800025c <main+0x34>
 8000274:	200000a8 	.word	0x200000a8
 8000278:	2000008c 	.word	0x2000008c
 800027c:	20000090 	.word	0x20000090
 8000280:	080037d4 	.word	0x080037d4

08000284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	b090      	sub	sp, #64	; 0x40
 8000288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800028a:	f107 0318 	add.w	r3, r7, #24
 800028e:	2228      	movs	r2, #40	; 0x28
 8000290:	2100      	movs	r1, #0
 8000292:	4618      	mov	r0, r3
 8000294:	f002 fb9c 	bl	80029d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000298:	1d3b      	adds	r3, r7, #4
 800029a:	2200      	movs	r2, #0
 800029c:	601a      	str	r2, [r3, #0]
 800029e:	605a      	str	r2, [r3, #4]
 80002a0:	609a      	str	r2, [r3, #8]
 80002a2:	60da      	str	r2, [r3, #12]
 80002a4:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002a6:	2302      	movs	r3, #2
 80002a8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002aa:	2301      	movs	r3, #1
 80002ac:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ae:	2310      	movs	r3, #16
 80002b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002b2:	2302      	movs	r3, #2
 80002b4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80002b6:	2300      	movs	r3, #0
 80002b8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80002ba:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80002be:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c0:	f107 0318 	add.w	r3, r7, #24
 80002c4:	4618      	mov	r0, r3
 80002c6:	f000 ff2f 	bl	8001128 <HAL_RCC_OscConfig>
 80002ca:	4603      	mov	r3, r0
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d001      	beq.n	80002d4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80002d0:	f000 f90e 	bl	80004f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d4:	230f      	movs	r3, #15
 80002d6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002d8:	2302      	movs	r3, #2
 80002da:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002dc:	2300      	movs	r3, #0
 80002de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002e6:	2300      	movs	r3, #0
 80002e8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002ea:	1d3b      	adds	r3, r7, #4
 80002ec:	2102      	movs	r1, #2
 80002ee:	4618      	mov	r0, r3
 80002f0:	f001 f99a 	bl	8001628 <HAL_RCC_ClockConfig>
 80002f4:	4603      	mov	r3, r0
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d001      	beq.n	80002fe <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80002fa:	f000 f8f9 	bl	80004f0 <Error_Handler>
  }
}
 80002fe:	bf00      	nop
 8000300:	3740      	adds	r7, #64	; 0x40
 8000302:	46bd      	mov	sp, r7
 8000304:	bd80      	pop	{r7, pc}
	...

08000308 <HAL_TIM_PeriodElapsedCallback>:
uint8_t		TIM5CH1_CAPTURE_STA = 0;	// 输入捕获状态
uint32_t	TIM5CH1_CAPTURE_VAL;		// 输入捕获值(TIM2/TIM5是32位的定时器所以这里定义为uint32_t)

// 中断服务函数里面会自动调用这个回调函数  这个是定时器更新中断中处理的函数
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000308:	b480      	push	{r7}
 800030a:	b083      	sub	sp, #12
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2)	// 判断是定时器5发生中断
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000318:	d122      	bne.n	8000360 <HAL_TIM_PeriodElapsedCallback+0x58>
  {
    if ((TIM5CH1_CAPTURE_STA & 0x80) == 0) // 还未成功捕获
 800031a:	4b14      	ldr	r3, [pc, #80]	; (800036c <HAL_TIM_PeriodElapsedCallback+0x64>)
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	b25b      	sxtb	r3, r3
 8000320:	2b00      	cmp	r3, #0
 8000322:	db1d      	blt.n	8000360 <HAL_TIM_PeriodElapsedCallback+0x58>
    {
      if (TIM5CH1_CAPTURE_STA & 0x40)		   // 捕获到高电平
 8000324:	4b11      	ldr	r3, [pc, #68]	; (800036c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000326:	781b      	ldrb	r3, [r3, #0]
 8000328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800032c:	2b00      	cmp	r3, #0
 800032e:	d017      	beq.n	8000360 <HAL_TIM_PeriodElapsedCallback+0x58>
      {
        if ( (TIM5CH1_CAPTURE_STA & 0x3f) == 0x3f )		// 如果高电平太长  做溢出处理
 8000330:	4b0e      	ldr	r3, [pc, #56]	; (800036c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000332:	781b      	ldrb	r3, [r3, #0]
 8000334:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000338:	2b3f      	cmp	r3, #63	; 0x3f
 800033a:	d10b      	bne.n	8000354 <HAL_TIM_PeriodElapsedCallback+0x4c>
        {
          TIM5CH1_CAPTURE_STA |= 0x80;				// 标记成功捕获了一次
 800033c:	4b0b      	ldr	r3, [pc, #44]	; (800036c <HAL_TIM_PeriodElapsedCallback+0x64>)
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000344:	b2da      	uxtb	r2, r3
 8000346:	4b09      	ldr	r3, [pc, #36]	; (800036c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000348:	701a      	strb	r2, [r3, #0]
          TIM5CH1_CAPTURE_VAL = 0xffffffff;
 800034a:	4b09      	ldr	r3, [pc, #36]	; (8000370 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800034c:	f04f 32ff 	mov.w	r2, #4294967295
 8000350:	601a      	str	r2, [r3, #0]
          TIM5CH1_CAPTURE_STA++;		// 若没有溢出, 就只让TIM5CH1_CAPTURE_STA自加就ok
        }
      }
    }
  }
}
 8000352:	e005      	b.n	8000360 <HAL_TIM_PeriodElapsedCallback+0x58>
          TIM5CH1_CAPTURE_STA++;		// 若没有溢出, 就只让TIM5CH1_CAPTURE_STA自加就ok
 8000354:	4b05      	ldr	r3, [pc, #20]	; (800036c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000356:	781b      	ldrb	r3, [r3, #0]
 8000358:	3301      	adds	r3, #1
 800035a:	b2da      	uxtb	r2, r3
 800035c:	4b03      	ldr	r3, [pc, #12]	; (800036c <HAL_TIM_PeriodElapsedCallback+0x64>)
 800035e:	701a      	strb	r2, [r3, #0]
}
 8000360:	bf00      	nop
 8000362:	370c      	adds	r7, #12
 8000364:	46bd      	mov	sp, r7
 8000366:	bc80      	pop	{r7}
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	20000094 	.word	0x20000094
 8000370:	200000a4 	.word	0x200000a4

08000374 <HAL_TIM_IC_CaptureCallback>:

// 定时器输入捕获中断处理回调函数，该函数在 HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim) 中会被调用

uint8_t  DownEdgeFlag = 0;
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
 800037a:	6078      	str	r0, [r7, #4]
  if ( (TIM5CH1_CAPTURE_STA & 0x80) == 0 )	// 还未成功捕获
 800037c:	4b56      	ldr	r3, [pc, #344]	; (80004d8 <HAL_TIM_IC_CaptureCallback+0x164>)
 800037e:	781b      	ldrb	r3, [r3, #0]
 8000380:	b25b      	sxtb	r3, r3
 8000382:	2b00      	cmp	r3, #0
 8000384:	f2c0 80a4 	blt.w	80004d0 <HAL_TIM_IC_CaptureCallback+0x15c>
  {
    if (TIM5CH1_CAPTURE_STA & 0x40)			// 捕获到一个下降沿
 8000388:	4b53      	ldr	r3, [pc, #332]	; (80004d8 <HAL_TIM_IC_CaptureCallback+0x164>)
 800038a:	781b      	ldrb	r3, [r3, #0]
 800038c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000390:	2b00      	cmp	r3, #0
 8000392:	d033      	beq.n	80003fc <HAL_TIM_IC_CaptureCallback+0x88>
    {
      //TIM5CH1_CAPTURE_STA |= 0x80;		// 标记成功捕获到一次高电平脉宽
      TIM5CH1_CAPTURE_VAL = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);	// 获取当前的捕获值. 即CCRx2
 8000394:	2100      	movs	r1, #0
 8000396:	4851      	ldr	r0, [pc, #324]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 8000398:	f001 fe06 	bl	8001fa8 <HAL_TIM_ReadCapturedValue>
 800039c:	4602      	mov	r2, r0
 800039e:	4b50      	ldr	r3, [pc, #320]	; (80004e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80003a0:	601a      	str	r2, [r3, #0]

     // if (TIM5CH1_CAPTURE_STA & 0x80)   // 如果捕获完成
      	   // {
      Width = TIM5CH1_CAPTURE_STA & 0x3f;
 80003a2:	4b4d      	ldr	r3, [pc, #308]	; (80004d8 <HAL_TIM_IC_CaptureCallback+0x164>)
 80003a4:	781b      	ldrb	r3, [r3, #0]
 80003a6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80003aa:	4a4e      	ldr	r2, [pc, #312]	; (80004e4 <HAL_TIM_IC_CaptureCallback+0x170>)
 80003ac:	6013      	str	r3, [r2, #0]
      Width *= 0xffff;				// Total Overflow Time(总的溢出时间)
 80003ae:	4b4d      	ldr	r3, [pc, #308]	; (80004e4 <HAL_TIM_IC_CaptureCallback+0x170>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4613      	mov	r3, r2
 80003b4:	041b      	lsls	r3, r3, #16
 80003b6:	1a9b      	subs	r3, r3, r2
 80003b8:	4a4a      	ldr	r2, [pc, #296]	; (80004e4 <HAL_TIM_IC_CaptureCallback+0x170>)
 80003ba:	6013      	str	r3, [r2, #0]
      Width += TIM5CH1_CAPTURE_VAL;    // Get Total High Level Time(获取总的高电平时长)
 80003bc:	4b49      	ldr	r3, [pc, #292]	; (80004e4 <HAL_TIM_IC_CaptureCallback+0x170>)
 80003be:	681a      	ldr	r2, [r3, #0]
 80003c0:	4b47      	ldr	r3, [pc, #284]	; (80004e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	4413      	add	r3, r2
 80003c6:	4a47      	ldr	r2, [pc, #284]	; (80004e4 <HAL_TIM_IC_CaptureCallback+0x170>)
 80003c8:	6013      	str	r3, [r2, #0]
      	      //  printf("HIGH: %f ms\r\n", (float)temp/1000); // Print Total High Level Time(打印总的高电平时长)
      //TIM5CH1_CAPTURE_STA = 0;			    // Clear Capture State , Open The Next Capture(清除捕获状态，打开下一次捕获)
      	   //}
      TIM5CH1_CAPTURE_STA &= 0xbf;
 80003ca:	4b43      	ldr	r3, [pc, #268]	; (80004d8 <HAL_TIM_IC_CaptureCallback+0x164>)
 80003cc:	781b      	ldrb	r3, [r3, #0]
 80003ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80003d2:	b2da      	uxtb	r2, r3
 80003d4:	4b40      	ldr	r3, [pc, #256]	; (80004d8 <HAL_TIM_IC_CaptureCallback+0x164>)
 80003d6:	701a      	strb	r2, [r3, #0]
      DownEdgeFlag = 1;
 80003d8:	4b43      	ldr	r3, [pc, #268]	; (80004e8 <HAL_TIM_IC_CaptureCallback+0x174>)
 80003da:	2201      	movs	r2, #1
 80003dc:	701a      	strb	r2, [r3, #0]


      TIM_RESET_CAPTUREPOLARITY(&htim2, TIM_CHANNEL_1);						// 清除原来的设置
 80003de:	4b3f      	ldr	r3, [pc, #252]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	6a1a      	ldr	r2, [r3, #32]
 80003e4:	4b3d      	ldr	r3, [pc, #244]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	f022 020a 	bic.w	r2, r2, #10
 80003ec:	621a      	str	r2, [r3, #32]
      TIM_SET_CAPTUREPOLARITY(&htim2, TIM_CHANNEL_1, TIM_ICPOLARITY_RISING);	// 配置TIM5通道1上升沿捕获
 80003ee:	4b3b      	ldr	r3, [pc, #236]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 80003f0:	681a      	ldr	r2, [r3, #0]
 80003f2:	4b3a      	ldr	r3, [pc, #232]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	6a12      	ldr	r2, [r2, #32]
 80003f8:	621a      	str	r2, [r3, #32]
    	}


    }
  }
}
 80003fa:	e069      	b.n	80004d0 <HAL_TIM_IC_CaptureCallback+0x15c>
    	if(DownEdgeFlag == 1) {
 80003fc:	4b3a      	ldr	r3, [pc, #232]	; (80004e8 <HAL_TIM_IC_CaptureCallback+0x174>)
 80003fe:	781b      	ldrb	r3, [r3, #0]
 8000400:	2b01      	cmp	r3, #1
 8000402:	d124      	bne.n	800044e <HAL_TIM_IC_CaptureCallback+0xda>
    		TIM5CH1_CAPTURE_VAL = HAL_TIM_ReadCapturedValue(&htim2, TIM_CHANNEL_1);
 8000404:	2100      	movs	r1, #0
 8000406:	4835      	ldr	r0, [pc, #212]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 8000408:	f001 fdce 	bl	8001fa8 <HAL_TIM_ReadCapturedValue>
 800040c:	4602      	mov	r2, r0
 800040e:	4b34      	ldr	r3, [pc, #208]	; (80004e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8000410:	601a      	str	r2, [r3, #0]
    		Cycle = TIM5CH1_CAPTURE_STA & 0x3f;
 8000412:	4b31      	ldr	r3, [pc, #196]	; (80004d8 <HAL_TIM_IC_CaptureCallback+0x164>)
 8000414:	781b      	ldrb	r3, [r3, #0]
 8000416:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800041a:	4a34      	ldr	r2, [pc, #208]	; (80004ec <HAL_TIM_IC_CaptureCallback+0x178>)
 800041c:	6013      	str	r3, [r2, #0]
    		Cycle *= 0xffff;				// Total Overflow Time(总的溢出时间)
 800041e:	4b33      	ldr	r3, [pc, #204]	; (80004ec <HAL_TIM_IC_CaptureCallback+0x178>)
 8000420:	681a      	ldr	r2, [r3, #0]
 8000422:	4613      	mov	r3, r2
 8000424:	041b      	lsls	r3, r3, #16
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	4a30      	ldr	r2, [pc, #192]	; (80004ec <HAL_TIM_IC_CaptureCallback+0x178>)
 800042a:	6013      	str	r3, [r2, #0]
    		Cycle += TIM5CH1_CAPTURE_VAL;    // Get Total High Level Time(获取总的高电平时长)
 800042c:	4b2f      	ldr	r3, [pc, #188]	; (80004ec <HAL_TIM_IC_CaptureCallback+0x178>)
 800042e:	681a      	ldr	r2, [r3, #0]
 8000430:	4b2b      	ldr	r3, [pc, #172]	; (80004e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	4413      	add	r3, r2
 8000436:	4a2d      	ldr	r2, [pc, #180]	; (80004ec <HAL_TIM_IC_CaptureCallback+0x178>)
 8000438:	6013      	str	r3, [r2, #0]
    		TIM5CH1_CAPTURE_STA = 0;
 800043a:	4b27      	ldr	r3, [pc, #156]	; (80004d8 <HAL_TIM_IC_CaptureCallback+0x164>)
 800043c:	2200      	movs	r2, #0
 800043e:	701a      	strb	r2, [r3, #0]
    		TIM5CH1_CAPTURE_VAL = 0;
 8000440:	4b27      	ldr	r3, [pc, #156]	; (80004e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8000442:	2200      	movs	r2, #0
 8000444:	601a      	str	r2, [r3, #0]
    		DownEdgeFlag = 0;
 8000446:	4b28      	ldr	r3, [pc, #160]	; (80004e8 <HAL_TIM_IC_CaptureCallback+0x174>)
 8000448:	2200      	movs	r2, #0
 800044a:	701a      	strb	r2, [r3, #0]
}
 800044c:	e040      	b.n	80004d0 <HAL_TIM_IC_CaptureCallback+0x15c>
      TIM5CH1_CAPTURE_STA = 0;	// 清空自定义的状态寄存器
 800044e:	4b22      	ldr	r3, [pc, #136]	; (80004d8 <HAL_TIM_IC_CaptureCallback+0x164>)
 8000450:	2200      	movs	r2, #0
 8000452:	701a      	strb	r2, [r3, #0]
      TIM5CH1_CAPTURE_VAL = 0;	// 清空捕获值
 8000454:	4b22      	ldr	r3, [pc, #136]	; (80004e0 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8000456:	2200      	movs	r2, #0
 8000458:	601a      	str	r2, [r3, #0]
      TIM5CH1_CAPTURE_STA |= 0x40;// 标记捕获到了上升沿
 800045a:	4b1f      	ldr	r3, [pc, #124]	; (80004d8 <HAL_TIM_IC_CaptureCallback+0x164>)
 800045c:	781b      	ldrb	r3, [r3, #0]
 800045e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000462:	b2da      	uxtb	r2, r3
 8000464:	4b1c      	ldr	r3, [pc, #112]	; (80004d8 <HAL_TIM_IC_CaptureCallback+0x164>)
 8000466:	701a      	strb	r2, [r3, #0]
      __HAL_TIM_DISABLE(&htim2);	//关闭定时器5
 8000468:	4b1c      	ldr	r3, [pc, #112]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	6a1a      	ldr	r2, [r3, #32]
 800046e:	f241 1311 	movw	r3, #4369	; 0x1111
 8000472:	4013      	ands	r3, r2
 8000474:	2b00      	cmp	r3, #0
 8000476:	d10f      	bne.n	8000498 <HAL_TIM_IC_CaptureCallback+0x124>
 8000478:	4b18      	ldr	r3, [pc, #96]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	6a1a      	ldr	r2, [r3, #32]
 800047e:	f240 4344 	movw	r3, #1092	; 0x444
 8000482:	4013      	ands	r3, r2
 8000484:	2b00      	cmp	r3, #0
 8000486:	d107      	bne.n	8000498 <HAL_TIM_IC_CaptureCallback+0x124>
 8000488:	4b14      	ldr	r3, [pc, #80]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	681a      	ldr	r2, [r3, #0]
 800048e:	4b13      	ldr	r3, [pc, #76]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	f022 0201 	bic.w	r2, r2, #1
 8000496:	601a      	str	r2, [r3, #0]
      __HAL_TIM_SET_COUNTER(&htim2,0);
 8000498:	4b10      	ldr	r3, [pc, #64]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	2200      	movs	r2, #0
 800049e:	625a      	str	r2, [r3, #36]	; 0x24
      TIM_RESET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1);   //一定要先清除原来的设置！！
 80004a0:	4b0e      	ldr	r3, [pc, #56]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	6a1a      	ldr	r2, [r3, #32]
 80004a6:	4b0d      	ldr	r3, [pc, #52]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	f022 020a 	bic.w	r2, r2, #10
 80004ae:	621a      	str	r2, [r3, #32]
      TIM_SET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1,TIM_ICPOLARITY_FALLING);//定时器5通道1设置为下降沿捕获
 80004b0:	4b0a      	ldr	r3, [pc, #40]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	6a1a      	ldr	r2, [r3, #32]
 80004b6:	4b09      	ldr	r3, [pc, #36]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	f042 0202 	orr.w	r2, r2, #2
 80004be:	621a      	str	r2, [r3, #32]
      __HAL_TIM_ENABLE(&htim2);//使能定时器5
 80004c0:	4b06      	ldr	r3, [pc, #24]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	681a      	ldr	r2, [r3, #0]
 80004c6:	4b05      	ldr	r3, [pc, #20]	; (80004dc <HAL_TIM_IC_CaptureCallback+0x168>)
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	f042 0201 	orr.w	r2, r2, #1
 80004ce:	601a      	str	r2, [r3, #0]
}
 80004d0:	bf00      	nop
 80004d2:	3708      	adds	r7, #8
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	20000094 	.word	0x20000094
 80004dc:	200000a8 	.word	0x200000a8
 80004e0:	200000a4 	.word	0x200000a4
 80004e4:	20000090 	.word	0x20000090
 80004e8:	20000095 	.word	0x20000095
 80004ec:	2000008c 	.word	0x2000008c

080004f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80004f4:	bf00      	nop
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bc80      	pop	{r7}
 80004fa:	4770      	bx	lr

080004fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	b085      	sub	sp, #20
 8000500:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000502:	4b15      	ldr	r3, [pc, #84]	; (8000558 <HAL_MspInit+0x5c>)
 8000504:	699b      	ldr	r3, [r3, #24]
 8000506:	4a14      	ldr	r2, [pc, #80]	; (8000558 <HAL_MspInit+0x5c>)
 8000508:	f043 0301 	orr.w	r3, r3, #1
 800050c:	6193      	str	r3, [r2, #24]
 800050e:	4b12      	ldr	r3, [pc, #72]	; (8000558 <HAL_MspInit+0x5c>)
 8000510:	699b      	ldr	r3, [r3, #24]
 8000512:	f003 0301 	and.w	r3, r3, #1
 8000516:	60bb      	str	r3, [r7, #8]
 8000518:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800051a:	4b0f      	ldr	r3, [pc, #60]	; (8000558 <HAL_MspInit+0x5c>)
 800051c:	69db      	ldr	r3, [r3, #28]
 800051e:	4a0e      	ldr	r2, [pc, #56]	; (8000558 <HAL_MspInit+0x5c>)
 8000520:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000524:	61d3      	str	r3, [r2, #28]
 8000526:	4b0c      	ldr	r3, [pc, #48]	; (8000558 <HAL_MspInit+0x5c>)
 8000528:	69db      	ldr	r3, [r3, #28]
 800052a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800052e:	607b      	str	r3, [r7, #4]
 8000530:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000532:	4b0a      	ldr	r3, [pc, #40]	; (800055c <HAL_MspInit+0x60>)
 8000534:	685b      	ldr	r3, [r3, #4]
 8000536:	60fb      	str	r3, [r7, #12]
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800053e:	60fb      	str	r3, [r7, #12]
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000546:	60fb      	str	r3, [r7, #12]
 8000548:	4a04      	ldr	r2, [pc, #16]	; (800055c <HAL_MspInit+0x60>)
 800054a:	68fb      	ldr	r3, [r7, #12]
 800054c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800054e:	bf00      	nop
 8000550:	3714      	adds	r7, #20
 8000552:	46bd      	mov	sp, r7
 8000554:	bc80      	pop	{r7}
 8000556:	4770      	bx	lr
 8000558:	40021000 	.word	0x40021000
 800055c:	40010000 	.word	0x40010000

08000560 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	bc80      	pop	{r7}
 800056a:	4770      	bx	lr

0800056c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000570:	e7fe      	b.n	8000570 <HardFault_Handler+0x4>

08000572 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000572:	b480      	push	{r7}
 8000574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000576:	e7fe      	b.n	8000576 <MemManage_Handler+0x4>

08000578 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800057c:	e7fe      	b.n	800057c <BusFault_Handler+0x4>

0800057e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800057e:	b480      	push	{r7}
 8000580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000582:	e7fe      	b.n	8000582 <UsageFault_Handler+0x4>

08000584 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000588:	bf00      	nop
 800058a:	46bd      	mov	sp, r7
 800058c:	bc80      	pop	{r7}
 800058e:	4770      	bx	lr

08000590 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000594:	bf00      	nop
 8000596:	46bd      	mov	sp, r7
 8000598:	bc80      	pop	{r7}
 800059a:	4770      	bx	lr

0800059c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005a0:	bf00      	nop
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bc80      	pop	{r7}
 80005a6:	4770      	bx	lr

080005a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005ac:	f000 fadc 	bl	8000b68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005b0:	bf00      	nop
 80005b2:	bd80      	pop	{r7, pc}

080005b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80005b8:	4802      	ldr	r0, [pc, #8]	; (80005c4 <TIM2_IRQHandler+0x10>)
 80005ba:	f001 fa99 	bl	8001af0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80005be:	bf00      	nop
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	200000a8 	.word	0x200000a8

080005c8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80005cc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80005d0:	f000 fd88 	bl	80010e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80005d4:	bf00      	nop
 80005d6:	bd80      	pop	{r7, pc}

080005d8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b086      	sub	sp, #24
 80005dc:	af00      	add	r7, sp, #0
 80005de:	60f8      	str	r0, [r7, #12]
 80005e0:	60b9      	str	r1, [r7, #8]
 80005e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005e4:	2300      	movs	r3, #0
 80005e6:	617b      	str	r3, [r7, #20]
 80005e8:	e00a      	b.n	8000600 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80005ea:	f3af 8000 	nop.w
 80005ee:	4601      	mov	r1, r0
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	1c5a      	adds	r2, r3, #1
 80005f4:	60ba      	str	r2, [r7, #8]
 80005f6:	b2ca      	uxtb	r2, r1
 80005f8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	3301      	adds	r3, #1
 80005fe:	617b      	str	r3, [r7, #20]
 8000600:	697a      	ldr	r2, [r7, #20]
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	429a      	cmp	r2, r3
 8000606:	dbf0      	blt.n	80005ea <_read+0x12>
	}

return len;
 8000608:	687b      	ldr	r3, [r7, #4]
}
 800060a:	4618      	mov	r0, r3
 800060c:	3718      	adds	r7, #24
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}

08000612 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000612:	b580      	push	{r7, lr}
 8000614:	b086      	sub	sp, #24
 8000616:	af00      	add	r7, sp, #0
 8000618:	60f8      	str	r0, [r7, #12]
 800061a:	60b9      	str	r1, [r7, #8]
 800061c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800061e:	2300      	movs	r3, #0
 8000620:	617b      	str	r3, [r7, #20]
 8000622:	e009      	b.n	8000638 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000624:	68bb      	ldr	r3, [r7, #8]
 8000626:	1c5a      	adds	r2, r3, #1
 8000628:	60ba      	str	r2, [r7, #8]
 800062a:	781b      	ldrb	r3, [r3, #0]
 800062c:	4618      	mov	r0, r3
 800062e:	f000 fa1d 	bl	8000a6c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000632:	697b      	ldr	r3, [r7, #20]
 8000634:	3301      	adds	r3, #1
 8000636:	617b      	str	r3, [r7, #20]
 8000638:	697a      	ldr	r2, [r7, #20]
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	429a      	cmp	r2, r3
 800063e:	dbf1      	blt.n	8000624 <_write+0x12>
	}
	return len;
 8000640:	687b      	ldr	r3, [r7, #4]
}
 8000642:	4618      	mov	r0, r3
 8000644:	3718      	adds	r7, #24
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}

0800064a <_close>:

int _close(int file)
{
 800064a:	b480      	push	{r7}
 800064c:	b083      	sub	sp, #12
 800064e:	af00      	add	r7, sp, #0
 8000650:	6078      	str	r0, [r7, #4]
	return -1;
 8000652:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000656:	4618      	mov	r0, r3
 8000658:	370c      	adds	r7, #12
 800065a:	46bd      	mov	sp, r7
 800065c:	bc80      	pop	{r7}
 800065e:	4770      	bx	lr

08000660 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000660:	b480      	push	{r7}
 8000662:	b083      	sub	sp, #12
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
 8000668:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800066a:	683b      	ldr	r3, [r7, #0]
 800066c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000670:	605a      	str	r2, [r3, #4]
	return 0;
 8000672:	2300      	movs	r3, #0
}
 8000674:	4618      	mov	r0, r3
 8000676:	370c      	adds	r7, #12
 8000678:	46bd      	mov	sp, r7
 800067a:	bc80      	pop	{r7}
 800067c:	4770      	bx	lr

0800067e <_isatty>:

int _isatty(int file)
{
 800067e:	b480      	push	{r7}
 8000680:	b083      	sub	sp, #12
 8000682:	af00      	add	r7, sp, #0
 8000684:	6078      	str	r0, [r7, #4]
	return 1;
 8000686:	2301      	movs	r3, #1
}
 8000688:	4618      	mov	r0, r3
 800068a:	370c      	adds	r7, #12
 800068c:	46bd      	mov	sp, r7
 800068e:	bc80      	pop	{r7}
 8000690:	4770      	bx	lr

08000692 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000692:	b480      	push	{r7}
 8000694:	b085      	sub	sp, #20
 8000696:	af00      	add	r7, sp, #0
 8000698:	60f8      	str	r0, [r7, #12]
 800069a:	60b9      	str	r1, [r7, #8]
 800069c:	607a      	str	r2, [r7, #4]
	return 0;
 800069e:	2300      	movs	r3, #0
}
 80006a0:	4618      	mov	r0, r3
 80006a2:	3714      	adds	r7, #20
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bc80      	pop	{r7}
 80006a8:	4770      	bx	lr
	...

080006ac <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80006b4:	4b11      	ldr	r3, [pc, #68]	; (80006fc <_sbrk+0x50>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d102      	bne.n	80006c2 <_sbrk+0x16>
		heap_end = &end;
 80006bc:	4b0f      	ldr	r3, [pc, #60]	; (80006fc <_sbrk+0x50>)
 80006be:	4a10      	ldr	r2, [pc, #64]	; (8000700 <_sbrk+0x54>)
 80006c0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80006c2:	4b0e      	ldr	r3, [pc, #56]	; (80006fc <_sbrk+0x50>)
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80006c8:	4b0c      	ldr	r3, [pc, #48]	; (80006fc <_sbrk+0x50>)
 80006ca:	681a      	ldr	r2, [r3, #0]
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	4413      	add	r3, r2
 80006d0:	466a      	mov	r2, sp
 80006d2:	4293      	cmp	r3, r2
 80006d4:	d907      	bls.n	80006e6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80006d6:	f002 f951 	bl	800297c <__errno>
 80006da:	4602      	mov	r2, r0
 80006dc:	230c      	movs	r3, #12
 80006de:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80006e0:	f04f 33ff 	mov.w	r3, #4294967295
 80006e4:	e006      	b.n	80006f4 <_sbrk+0x48>
	}

	heap_end += incr;
 80006e6:	4b05      	ldr	r3, [pc, #20]	; (80006fc <_sbrk+0x50>)
 80006e8:	681a      	ldr	r2, [r3, #0]
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	4413      	add	r3, r2
 80006ee:	4a03      	ldr	r2, [pc, #12]	; (80006fc <_sbrk+0x50>)
 80006f0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80006f2:	68fb      	ldr	r3, [r7, #12]
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3710      	adds	r7, #16
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	20000098 	.word	0x20000098
 8000700:	20000170 	.word	0x20000170

08000704 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000704:	b480      	push	{r7}
 8000706:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000708:	4b15      	ldr	r3, [pc, #84]	; (8000760 <SystemInit+0x5c>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4a14      	ldr	r2, [pc, #80]	; (8000760 <SystemInit+0x5c>)
 800070e:	f043 0301 	orr.w	r3, r3, #1
 8000712:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000714:	4b12      	ldr	r3, [pc, #72]	; (8000760 <SystemInit+0x5c>)
 8000716:	685a      	ldr	r2, [r3, #4]
 8000718:	4911      	ldr	r1, [pc, #68]	; (8000760 <SystemInit+0x5c>)
 800071a:	4b12      	ldr	r3, [pc, #72]	; (8000764 <SystemInit+0x60>)
 800071c:	4013      	ands	r3, r2
 800071e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000720:	4b0f      	ldr	r3, [pc, #60]	; (8000760 <SystemInit+0x5c>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4a0e      	ldr	r2, [pc, #56]	; (8000760 <SystemInit+0x5c>)
 8000726:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800072a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800072e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000730:	4b0b      	ldr	r3, [pc, #44]	; (8000760 <SystemInit+0x5c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a0a      	ldr	r2, [pc, #40]	; (8000760 <SystemInit+0x5c>)
 8000736:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800073a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800073c:	4b08      	ldr	r3, [pc, #32]	; (8000760 <SystemInit+0x5c>)
 800073e:	685b      	ldr	r3, [r3, #4]
 8000740:	4a07      	ldr	r2, [pc, #28]	; (8000760 <SystemInit+0x5c>)
 8000742:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000746:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000748:	4b05      	ldr	r3, [pc, #20]	; (8000760 <SystemInit+0x5c>)
 800074a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800074e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000750:	4b05      	ldr	r3, [pc, #20]	; (8000768 <SystemInit+0x64>)
 8000752:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000756:	609a      	str	r2, [r3, #8]
#endif 
}
 8000758:	bf00      	nop
 800075a:	46bd      	mov	sp, r7
 800075c:	bc80      	pop	{r7}
 800075e:	4770      	bx	lr
 8000760:	40021000 	.word	0x40021000
 8000764:	f8ff0000 	.word	0xf8ff0000
 8000768:	e000ed00 	.word	0xe000ed00

0800076c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b08a      	sub	sp, #40	; 0x28
 8000770:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000772:	f107 0318 	add.w	r3, r7, #24
 8000776:	2200      	movs	r2, #0
 8000778:	601a      	str	r2, [r3, #0]
 800077a:	605a      	str	r2, [r3, #4]
 800077c:	609a      	str	r2, [r3, #8]
 800077e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000780:	f107 0310 	add.w	r3, r7, #16
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
 8000788:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800078a:	463b      	mov	r3, r7
 800078c:	2200      	movs	r2, #0
 800078e:	601a      	str	r2, [r3, #0]
 8000790:	605a      	str	r2, [r3, #4]
 8000792:	609a      	str	r2, [r3, #8]
 8000794:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 8000796:	4b2c      	ldr	r3, [pc, #176]	; (8000848 <MX_TIM2_Init+0xdc>)
 8000798:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800079c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64-1;
 800079e:	4b2a      	ldr	r3, [pc, #168]	; (8000848 <MX_TIM2_Init+0xdc>)
 80007a0:	223f      	movs	r2, #63	; 0x3f
 80007a2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007a4:	4b28      	ldr	r3, [pc, #160]	; (8000848 <MX_TIM2_Init+0xdc>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff;
 80007aa:	4b27      	ldr	r3, [pc, #156]	; (8000848 <MX_TIM2_Init+0xdc>)
 80007ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007b0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007b2:	4b25      	ldr	r3, [pc, #148]	; (8000848 <MX_TIM2_Init+0xdc>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007b8:	4b23      	ldr	r3, [pc, #140]	; (8000848 <MX_TIM2_Init+0xdc>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007be:	4822      	ldr	r0, [pc, #136]	; (8000848 <MX_TIM2_Init+0xdc>)
 80007c0:	f001 f8ce 	bl	8001960 <HAL_TIM_Base_Init>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80007ca:	f7ff fe91 	bl	80004f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007d2:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80007d4:	f107 0318 	add.w	r3, r7, #24
 80007d8:	4619      	mov	r1, r3
 80007da:	481b      	ldr	r0, [pc, #108]	; (8000848 <MX_TIM2_Init+0xdc>)
 80007dc:	f001 fb2c 	bl	8001e38 <HAL_TIM_ConfigClockSource>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80007e6:	f7ff fe83 	bl	80004f0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80007ea:	4817      	ldr	r0, [pc, #92]	; (8000848 <MX_TIM2_Init+0xdc>)
 80007ec:	f001 f8e3 	bl	80019b6 <HAL_TIM_IC_Init>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d001      	beq.n	80007fa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80007f6:	f7ff fe7b 	bl	80004f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80007fa:	2320      	movs	r3, #32
 80007fc:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007fe:	2300      	movs	r3, #0
 8000800:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000802:	f107 0310 	add.w	r3, r7, #16
 8000806:	4619      	mov	r1, r3
 8000808:	480f      	ldr	r0, [pc, #60]	; (8000848 <MX_TIM2_Init+0xdc>)
 800080a:	f001 fe56 	bl	80024ba <HAL_TIMEx_MasterConfigSynchronization>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8000814:	f7ff fe6c 	bl	80004f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000818:	2300      	movs	r3, #0
 800081a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800081c:	2301      	movs	r3, #1
 800081e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000820:	2300      	movs	r3, #0
 8000822:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000824:	2300      	movs	r3, #0
 8000826:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000828:	463b      	mov	r3, r7
 800082a:	2200      	movs	r2, #0
 800082c:	4619      	mov	r1, r3
 800082e:	4806      	ldr	r0, [pc, #24]	; (8000848 <MX_TIM2_Init+0xdc>)
 8000830:	f001 fa66 	bl	8001d00 <HAL_TIM_IC_ConfigChannel>
 8000834:	4603      	mov	r3, r0
 8000836:	2b00      	cmp	r3, #0
 8000838:	d001      	beq.n	800083e <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800083a:	f7ff fe59 	bl	80004f0 <Error_Handler>
  }

}
 800083e:	bf00      	nop
 8000840:	3728      	adds	r7, #40	; 0x28
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	200000a8 	.word	0x200000a8

0800084c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b088      	sub	sp, #32
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000854:	f107 0310 	add.w	r3, r7, #16
 8000858:	2200      	movs	r2, #0
 800085a:	601a      	str	r2, [r3, #0]
 800085c:	605a      	str	r2, [r3, #4]
 800085e:	609a      	str	r2, [r3, #8]
 8000860:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800086a:	d12b      	bne.n	80008c4 <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800086c:	4b17      	ldr	r3, [pc, #92]	; (80008cc <HAL_TIM_Base_MspInit+0x80>)
 800086e:	69db      	ldr	r3, [r3, #28]
 8000870:	4a16      	ldr	r2, [pc, #88]	; (80008cc <HAL_TIM_Base_MspInit+0x80>)
 8000872:	f043 0301 	orr.w	r3, r3, #1
 8000876:	61d3      	str	r3, [r2, #28]
 8000878:	4b14      	ldr	r3, [pc, #80]	; (80008cc <HAL_TIM_Base_MspInit+0x80>)
 800087a:	69db      	ldr	r3, [r3, #28]
 800087c:	f003 0301 	and.w	r3, r3, #1
 8000880:	60fb      	str	r3, [r7, #12]
 8000882:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000884:	4b11      	ldr	r3, [pc, #68]	; (80008cc <HAL_TIM_Base_MspInit+0x80>)
 8000886:	699b      	ldr	r3, [r3, #24]
 8000888:	4a10      	ldr	r2, [pc, #64]	; (80008cc <HAL_TIM_Base_MspInit+0x80>)
 800088a:	f043 0304 	orr.w	r3, r3, #4
 800088e:	6193      	str	r3, [r2, #24]
 8000890:	4b0e      	ldr	r3, [pc, #56]	; (80008cc <HAL_TIM_Base_MspInit+0x80>)
 8000892:	699b      	ldr	r3, [r3, #24]
 8000894:	f003 0304 	and.w	r3, r3, #4
 8000898:	60bb      	str	r3, [r7, #8]
 800089a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800089c:	2301      	movs	r3, #1
 800089e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008a0:	2300      	movs	r3, #0
 80008a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a4:	2300      	movs	r3, #0
 80008a6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a8:	f107 0310 	add.w	r3, r7, #16
 80008ac:	4619      	mov	r1, r3
 80008ae:	4808      	ldr	r0, [pc, #32]	; (80008d0 <HAL_TIM_Base_MspInit+0x84>)
 80008b0:	f000 faa6 	bl	8000e00 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80008b4:	2200      	movs	r2, #0
 80008b6:	2100      	movs	r1, #0
 80008b8:	201c      	movs	r0, #28
 80008ba:	f000 fa6a 	bl	8000d92 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80008be:	201c      	movs	r0, #28
 80008c0:	f000 fa83 	bl	8000dca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80008c4:	bf00      	nop
 80008c6:	3720      	adds	r7, #32
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	40021000 	.word	0x40021000
 80008d0:	40010800 	.word	0x40010800

080008d4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80008d8:	4b11      	ldr	r3, [pc, #68]	; (8000920 <MX_USART1_UART_Init+0x4c>)
 80008da:	4a12      	ldr	r2, [pc, #72]	; (8000924 <MX_USART1_UART_Init+0x50>)
 80008dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008de:	4b10      	ldr	r3, [pc, #64]	; (8000920 <MX_USART1_UART_Init+0x4c>)
 80008e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008e6:	4b0e      	ldr	r3, [pc, #56]	; (8000920 <MX_USART1_UART_Init+0x4c>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008ec:	4b0c      	ldr	r3, [pc, #48]	; (8000920 <MX_USART1_UART_Init+0x4c>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008f2:	4b0b      	ldr	r3, [pc, #44]	; (8000920 <MX_USART1_UART_Init+0x4c>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008f8:	4b09      	ldr	r3, [pc, #36]	; (8000920 <MX_USART1_UART_Init+0x4c>)
 80008fa:	220c      	movs	r2, #12
 80008fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008fe:	4b08      	ldr	r3, [pc, #32]	; (8000920 <MX_USART1_UART_Init+0x4c>)
 8000900:	2200      	movs	r2, #0
 8000902:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000904:	4b06      	ldr	r3, [pc, #24]	; (8000920 <MX_USART1_UART_Init+0x4c>)
 8000906:	2200      	movs	r2, #0
 8000908:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800090a:	4805      	ldr	r0, [pc, #20]	; (8000920 <MX_USART1_UART_Init+0x4c>)
 800090c:	f001 fe2b 	bl	8002566 <HAL_UART_Init>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000916:	f7ff fdeb 	bl	80004f0 <Error_Handler>
  }

}
 800091a:	bf00      	nop
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	200000e8 	.word	0x200000e8
 8000924:	40013800 	.word	0x40013800

08000928 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800092c:	4b11      	ldr	r3, [pc, #68]	; (8000974 <MX_USART2_UART_Init+0x4c>)
 800092e:	4a12      	ldr	r2, [pc, #72]	; (8000978 <MX_USART2_UART_Init+0x50>)
 8000930:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000932:	4b10      	ldr	r3, [pc, #64]	; (8000974 <MX_USART2_UART_Init+0x4c>)
 8000934:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000938:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800093a:	4b0e      	ldr	r3, [pc, #56]	; (8000974 <MX_USART2_UART_Init+0x4c>)
 800093c:	2200      	movs	r2, #0
 800093e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000940:	4b0c      	ldr	r3, [pc, #48]	; (8000974 <MX_USART2_UART_Init+0x4c>)
 8000942:	2200      	movs	r2, #0
 8000944:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000946:	4b0b      	ldr	r3, [pc, #44]	; (8000974 <MX_USART2_UART_Init+0x4c>)
 8000948:	2200      	movs	r2, #0
 800094a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800094c:	4b09      	ldr	r3, [pc, #36]	; (8000974 <MX_USART2_UART_Init+0x4c>)
 800094e:	220c      	movs	r2, #12
 8000950:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000952:	4b08      	ldr	r3, [pc, #32]	; (8000974 <MX_USART2_UART_Init+0x4c>)
 8000954:	2200      	movs	r2, #0
 8000956:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000958:	4b06      	ldr	r3, [pc, #24]	; (8000974 <MX_USART2_UART_Init+0x4c>)
 800095a:	2200      	movs	r2, #0
 800095c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800095e:	4805      	ldr	r0, [pc, #20]	; (8000974 <MX_USART2_UART_Init+0x4c>)
 8000960:	f001 fe01 	bl	8002566 <HAL_UART_Init>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800096a:	f7ff fdc1 	bl	80004f0 <Error_Handler>
  }

}
 800096e:	bf00      	nop
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	20000128 	.word	0x20000128
 8000978:	40004400 	.word	0x40004400

0800097c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08a      	sub	sp, #40	; 0x28
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000984:	f107 0318 	add.w	r3, r7, #24
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	4a31      	ldr	r2, [pc, #196]	; (8000a5c <HAL_UART_MspInit+0xe0>)
 8000998:	4293      	cmp	r3, r2
 800099a:	d132      	bne.n	8000a02 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800099c:	4b30      	ldr	r3, [pc, #192]	; (8000a60 <HAL_UART_MspInit+0xe4>)
 800099e:	699b      	ldr	r3, [r3, #24]
 80009a0:	4a2f      	ldr	r2, [pc, #188]	; (8000a60 <HAL_UART_MspInit+0xe4>)
 80009a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009a6:	6193      	str	r3, [r2, #24]
 80009a8:	4b2d      	ldr	r3, [pc, #180]	; (8000a60 <HAL_UART_MspInit+0xe4>)
 80009aa:	699b      	ldr	r3, [r3, #24]
 80009ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009b0:	617b      	str	r3, [r7, #20]
 80009b2:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b4:	4b2a      	ldr	r3, [pc, #168]	; (8000a60 <HAL_UART_MspInit+0xe4>)
 80009b6:	699b      	ldr	r3, [r3, #24]
 80009b8:	4a29      	ldr	r2, [pc, #164]	; (8000a60 <HAL_UART_MspInit+0xe4>)
 80009ba:	f043 0304 	orr.w	r3, r3, #4
 80009be:	6193      	str	r3, [r2, #24]
 80009c0:	4b27      	ldr	r3, [pc, #156]	; (8000a60 <HAL_UART_MspInit+0xe4>)
 80009c2:	699b      	ldr	r3, [r3, #24]
 80009c4:	f003 0304 	and.w	r3, r3, #4
 80009c8:	613b      	str	r3, [r7, #16]
 80009ca:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80009d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d2:	2302      	movs	r3, #2
 80009d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009d6:	2303      	movs	r3, #3
 80009d8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009da:	f107 0318 	add.w	r3, r7, #24
 80009de:	4619      	mov	r1, r3
 80009e0:	4820      	ldr	r0, [pc, #128]	; (8000a64 <HAL_UART_MspInit+0xe8>)
 80009e2:	f000 fa0d 	bl	8000e00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80009e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ec:	2300      	movs	r3, #0
 80009ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f4:	f107 0318 	add.w	r3, r7, #24
 80009f8:	4619      	mov	r1, r3
 80009fa:	481a      	ldr	r0, [pc, #104]	; (8000a64 <HAL_UART_MspInit+0xe8>)
 80009fc:	f000 fa00 	bl	8000e00 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000a00:	e028      	b.n	8000a54 <HAL_UART_MspInit+0xd8>
  else if(uartHandle->Instance==USART2)
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4a18      	ldr	r2, [pc, #96]	; (8000a68 <HAL_UART_MspInit+0xec>)
 8000a08:	4293      	cmp	r3, r2
 8000a0a:	d123      	bne.n	8000a54 <HAL_UART_MspInit+0xd8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a0c:	4b14      	ldr	r3, [pc, #80]	; (8000a60 <HAL_UART_MspInit+0xe4>)
 8000a0e:	69db      	ldr	r3, [r3, #28]
 8000a10:	4a13      	ldr	r2, [pc, #76]	; (8000a60 <HAL_UART_MspInit+0xe4>)
 8000a12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a16:	61d3      	str	r3, [r2, #28]
 8000a18:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <HAL_UART_MspInit+0xe4>)
 8000a1a:	69db      	ldr	r3, [r3, #28]
 8000a1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a20:	60fb      	str	r3, [r7, #12]
 8000a22:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a24:	4b0e      	ldr	r3, [pc, #56]	; (8000a60 <HAL_UART_MspInit+0xe4>)
 8000a26:	699b      	ldr	r3, [r3, #24]
 8000a28:	4a0d      	ldr	r2, [pc, #52]	; (8000a60 <HAL_UART_MspInit+0xe4>)
 8000a2a:	f043 0304 	orr.w	r3, r3, #4
 8000a2e:	6193      	str	r3, [r2, #24]
 8000a30:	4b0b      	ldr	r3, [pc, #44]	; (8000a60 <HAL_UART_MspInit+0xe4>)
 8000a32:	699b      	ldr	r3, [r3, #24]
 8000a34:	f003 0304 	and.w	r3, r3, #4
 8000a38:	60bb      	str	r3, [r7, #8]
 8000a3a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a3c:	230c      	movs	r3, #12
 8000a3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a40:	2302      	movs	r3, #2
 8000a42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a44:	2302      	movs	r3, #2
 8000a46:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a48:	f107 0318 	add.w	r3, r7, #24
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4805      	ldr	r0, [pc, #20]	; (8000a64 <HAL_UART_MspInit+0xe8>)
 8000a50:	f000 f9d6 	bl	8000e00 <HAL_GPIO_Init>
}
 8000a54:	bf00      	nop
 8000a56:	3728      	adds	r7, #40	; 0x28
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	40013800 	.word	0x40013800
 8000a60:	40021000 	.word	0x40021000
 8000a64:	40010800 	.word	0x40010800
 8000a68:	40004400 	.word	0x40004400

08000a6c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8000a74:	1d39      	adds	r1, r7, #4
 8000a76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	4803      	ldr	r0, [pc, #12]	; (8000a8c <__io_putchar+0x20>)
 8000a7e:	f001 fdbf 	bl	8002600 <HAL_UART_Transmit>
  return ch;
 8000a82:	687b      	ldr	r3, [r7, #4]
}
 8000a84:	4618      	mov	r0, r3
 8000a86:	3708      	adds	r7, #8
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	200000e8 	.word	0x200000e8

08000a90 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000a90:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000a92:	e003      	b.n	8000a9c <LoopCopyDataInit>

08000a94 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000a94:	4b0b      	ldr	r3, [pc, #44]	; (8000ac4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000a96:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000a98:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000a9a:	3104      	adds	r1, #4

08000a9c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000a9c:	480a      	ldr	r0, [pc, #40]	; (8000ac8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000a9e:	4b0b      	ldr	r3, [pc, #44]	; (8000acc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000aa0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000aa2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000aa4:	d3f6      	bcc.n	8000a94 <CopyDataInit>
  ldr r2, =_sbss
 8000aa6:	4a0a      	ldr	r2, [pc, #40]	; (8000ad0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000aa8:	e002      	b.n	8000ab0 <LoopFillZerobss>

08000aaa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000aaa:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000aac:	f842 3b04 	str.w	r3, [r2], #4

08000ab0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000ab0:	4b08      	ldr	r3, [pc, #32]	; (8000ad4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000ab2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000ab4:	d3f9      	bcc.n	8000aaa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000ab6:	f7ff fe25 	bl	8000704 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000aba:	f001 ff65 	bl	8002988 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000abe:	f7ff fbb3 	bl	8000228 <main>
  bx lr
 8000ac2:	4770      	bx	lr
  ldr r3, =_sidata
 8000ac4:	080038bc 	.word	0x080038bc
  ldr r0, =_sdata
 8000ac8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000acc:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8000ad0:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8000ad4:	20000170 	.word	0x20000170

08000ad8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ad8:	e7fe      	b.n	8000ad8 <ADC1_2_IRQHandler>
	...

08000adc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ae0:	4b08      	ldr	r3, [pc, #32]	; (8000b04 <HAL_Init+0x28>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a07      	ldr	r2, [pc, #28]	; (8000b04 <HAL_Init+0x28>)
 8000ae6:	f043 0310 	orr.w	r3, r3, #16
 8000aea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aec:	2003      	movs	r0, #3
 8000aee:	f000 f945 	bl	8000d7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000af2:	2000      	movs	r0, #0
 8000af4:	f000 f808 	bl	8000b08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000af8:	f7ff fd00 	bl	80004fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000afc:	2300      	movs	r3, #0
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40022000 	.word	0x40022000

08000b08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b10:	4b12      	ldr	r3, [pc, #72]	; (8000b5c <HAL_InitTick+0x54>)
 8000b12:	681a      	ldr	r2, [r3, #0]
 8000b14:	4b12      	ldr	r3, [pc, #72]	; (8000b60 <HAL_InitTick+0x58>)
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	4619      	mov	r1, r3
 8000b1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b26:	4618      	mov	r0, r3
 8000b28:	f000 f95d 	bl	8000de6 <HAL_SYSTICK_Config>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b32:	2301      	movs	r3, #1
 8000b34:	e00e      	b.n	8000b54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2b0f      	cmp	r3, #15
 8000b3a:	d80a      	bhi.n	8000b52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	6879      	ldr	r1, [r7, #4]
 8000b40:	f04f 30ff 	mov.w	r0, #4294967295
 8000b44:	f000 f925 	bl	8000d92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b48:	4a06      	ldr	r2, [pc, #24]	; (8000b64 <HAL_InitTick+0x5c>)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	e000      	b.n	8000b54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b52:	2301      	movs	r3, #1
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20000000 	.word	0x20000000
 8000b60:	20000008 	.word	0x20000008
 8000b64:	20000004 	.word	0x20000004

08000b68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b6c:	4b05      	ldr	r3, [pc, #20]	; (8000b84 <HAL_IncTick+0x1c>)
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	461a      	mov	r2, r3
 8000b72:	4b05      	ldr	r3, [pc, #20]	; (8000b88 <HAL_IncTick+0x20>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4413      	add	r3, r2
 8000b78:	4a03      	ldr	r2, [pc, #12]	; (8000b88 <HAL_IncTick+0x20>)
 8000b7a:	6013      	str	r3, [r2, #0]
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bc80      	pop	{r7}
 8000b82:	4770      	bx	lr
 8000b84:	20000008 	.word	0x20000008
 8000b88:	20000168 	.word	0x20000168

08000b8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b90:	4b02      	ldr	r3, [pc, #8]	; (8000b9c <HAL_GetTick+0x10>)
 8000b92:	681b      	ldr	r3, [r3, #0]
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bc80      	pop	{r7}
 8000b9a:	4770      	bx	lr
 8000b9c:	20000168 	.word	0x20000168

08000ba0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ba8:	f7ff fff0 	bl	8000b8c <HAL_GetTick>
 8000bac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bb8:	d005      	beq.n	8000bc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bba:	4b09      	ldr	r3, [pc, #36]	; (8000be0 <HAL_Delay+0x40>)
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	4413      	add	r3, r2
 8000bc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bc6:	bf00      	nop
 8000bc8:	f7ff ffe0 	bl	8000b8c <HAL_GetTick>
 8000bcc:	4602      	mov	r2, r0
 8000bce:	68bb      	ldr	r3, [r7, #8]
 8000bd0:	1ad3      	subs	r3, r2, r3
 8000bd2:	68fa      	ldr	r2, [r7, #12]
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	d8f7      	bhi.n	8000bc8 <HAL_Delay+0x28>
  {
  }
}
 8000bd8:	bf00      	nop
 8000bda:	3710      	adds	r7, #16
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	20000008 	.word	0x20000008

08000be4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	f003 0307 	and.w	r3, r3, #7
 8000bf2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <__NVIC_SetPriorityGrouping+0x44>)
 8000bf6:	68db      	ldr	r3, [r3, #12]
 8000bf8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bfa:	68ba      	ldr	r2, [r7, #8]
 8000bfc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c00:	4013      	ands	r3, r2
 8000c02:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c0c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c10:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c16:	4a04      	ldr	r2, [pc, #16]	; (8000c28 <__NVIC_SetPriorityGrouping+0x44>)
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	60d3      	str	r3, [r2, #12]
}
 8000c1c:	bf00      	nop
 8000c1e:	3714      	adds	r7, #20
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bc80      	pop	{r7}
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	e000ed00 	.word	0xe000ed00

08000c2c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c30:	4b04      	ldr	r3, [pc, #16]	; (8000c44 <__NVIC_GetPriorityGrouping+0x18>)
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	0a1b      	lsrs	r3, r3, #8
 8000c36:	f003 0307 	and.w	r3, r3, #7
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bc80      	pop	{r7}
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	e000ed00 	.word	0xe000ed00

08000c48 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	4603      	mov	r3, r0
 8000c50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	db0b      	blt.n	8000c72 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c5a:	79fb      	ldrb	r3, [r7, #7]
 8000c5c:	f003 021f 	and.w	r2, r3, #31
 8000c60:	4906      	ldr	r1, [pc, #24]	; (8000c7c <__NVIC_EnableIRQ+0x34>)
 8000c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c66:	095b      	lsrs	r3, r3, #5
 8000c68:	2001      	movs	r0, #1
 8000c6a:	fa00 f202 	lsl.w	r2, r0, r2
 8000c6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c72:	bf00      	nop
 8000c74:	370c      	adds	r7, #12
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bc80      	pop	{r7}
 8000c7a:	4770      	bx	lr
 8000c7c:	e000e100 	.word	0xe000e100

08000c80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	4603      	mov	r3, r0
 8000c88:	6039      	str	r1, [r7, #0]
 8000c8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	db0a      	blt.n	8000caa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	b2da      	uxtb	r2, r3
 8000c98:	490c      	ldr	r1, [pc, #48]	; (8000ccc <__NVIC_SetPriority+0x4c>)
 8000c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9e:	0112      	lsls	r2, r2, #4
 8000ca0:	b2d2      	uxtb	r2, r2
 8000ca2:	440b      	add	r3, r1
 8000ca4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ca8:	e00a      	b.n	8000cc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	b2da      	uxtb	r2, r3
 8000cae:	4908      	ldr	r1, [pc, #32]	; (8000cd0 <__NVIC_SetPriority+0x50>)
 8000cb0:	79fb      	ldrb	r3, [r7, #7]
 8000cb2:	f003 030f 	and.w	r3, r3, #15
 8000cb6:	3b04      	subs	r3, #4
 8000cb8:	0112      	lsls	r2, r2, #4
 8000cba:	b2d2      	uxtb	r2, r2
 8000cbc:	440b      	add	r3, r1
 8000cbe:	761a      	strb	r2, [r3, #24]
}
 8000cc0:	bf00      	nop
 8000cc2:	370c      	adds	r7, #12
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bc80      	pop	{r7}
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	e000e100 	.word	0xe000e100
 8000cd0:	e000ed00 	.word	0xe000ed00

08000cd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	b089      	sub	sp, #36	; 0x24
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	60f8      	str	r0, [r7, #12]
 8000cdc:	60b9      	str	r1, [r7, #8]
 8000cde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	f003 0307 	and.w	r3, r3, #7
 8000ce6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ce8:	69fb      	ldr	r3, [r7, #28]
 8000cea:	f1c3 0307 	rsb	r3, r3, #7
 8000cee:	2b04      	cmp	r3, #4
 8000cf0:	bf28      	it	cs
 8000cf2:	2304      	movcs	r3, #4
 8000cf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cf6:	69fb      	ldr	r3, [r7, #28]
 8000cf8:	3304      	adds	r3, #4
 8000cfa:	2b06      	cmp	r3, #6
 8000cfc:	d902      	bls.n	8000d04 <NVIC_EncodePriority+0x30>
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	3b03      	subs	r3, #3
 8000d02:	e000      	b.n	8000d06 <NVIC_EncodePriority+0x32>
 8000d04:	2300      	movs	r3, #0
 8000d06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d08:	f04f 32ff 	mov.w	r2, #4294967295
 8000d0c:	69bb      	ldr	r3, [r7, #24]
 8000d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d12:	43da      	mvns	r2, r3
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	401a      	ands	r2, r3
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d1c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	fa01 f303 	lsl.w	r3, r1, r3
 8000d26:	43d9      	mvns	r1, r3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d2c:	4313      	orrs	r3, r2
         );
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	3724      	adds	r7, #36	; 0x24
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bc80      	pop	{r7}
 8000d36:	4770      	bx	lr

08000d38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	3b01      	subs	r3, #1
 8000d44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d48:	d301      	bcc.n	8000d4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e00f      	b.n	8000d6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d4e:	4a0a      	ldr	r2, [pc, #40]	; (8000d78 <SysTick_Config+0x40>)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	3b01      	subs	r3, #1
 8000d54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d56:	210f      	movs	r1, #15
 8000d58:	f04f 30ff 	mov.w	r0, #4294967295
 8000d5c:	f7ff ff90 	bl	8000c80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d60:	4b05      	ldr	r3, [pc, #20]	; (8000d78 <SysTick_Config+0x40>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d66:	4b04      	ldr	r3, [pc, #16]	; (8000d78 <SysTick_Config+0x40>)
 8000d68:	2207      	movs	r2, #7
 8000d6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d6c:	2300      	movs	r3, #0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	e000e010 	.word	0xe000e010

08000d7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d84:	6878      	ldr	r0, [r7, #4]
 8000d86:	f7ff ff2d 	bl	8000be4 <__NVIC_SetPriorityGrouping>
}
 8000d8a:	bf00      	nop
 8000d8c:	3708      	adds	r7, #8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d92:	b580      	push	{r7, lr}
 8000d94:	b086      	sub	sp, #24
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	4603      	mov	r3, r0
 8000d9a:	60b9      	str	r1, [r7, #8]
 8000d9c:	607a      	str	r2, [r7, #4]
 8000d9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000da0:	2300      	movs	r3, #0
 8000da2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000da4:	f7ff ff42 	bl	8000c2c <__NVIC_GetPriorityGrouping>
 8000da8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000daa:	687a      	ldr	r2, [r7, #4]
 8000dac:	68b9      	ldr	r1, [r7, #8]
 8000dae:	6978      	ldr	r0, [r7, #20]
 8000db0:	f7ff ff90 	bl	8000cd4 <NVIC_EncodePriority>
 8000db4:	4602      	mov	r2, r0
 8000db6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dba:	4611      	mov	r1, r2
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f7ff ff5f 	bl	8000c80 <__NVIC_SetPriority>
}
 8000dc2:	bf00      	nop
 8000dc4:	3718      	adds	r7, #24
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}

08000dca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b082      	sub	sp, #8
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f7ff ff35 	bl	8000c48 <__NVIC_EnableIRQ>
}
 8000dde:	bf00      	nop
 8000de0:	3708      	adds	r7, #8
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}

08000de6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000de6:	b580      	push	{r7, lr}
 8000de8:	b082      	sub	sp, #8
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f7ff ffa2 	bl	8000d38 <SysTick_Config>
 8000df4:	4603      	mov	r3, r0
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
	...

08000e00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b08b      	sub	sp, #44	; 0x2c
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
 8000e08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e12:	e127      	b.n	8001064 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e14:	2201      	movs	r2, #1
 8000e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e18:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	69fa      	ldr	r2, [r7, #28]
 8000e24:	4013      	ands	r3, r2
 8000e26:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e28:	69ba      	ldr	r2, [r7, #24]
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	f040 8116 	bne.w	800105e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	2b12      	cmp	r3, #18
 8000e38:	d034      	beq.n	8000ea4 <HAL_GPIO_Init+0xa4>
 8000e3a:	2b12      	cmp	r3, #18
 8000e3c:	d80d      	bhi.n	8000e5a <HAL_GPIO_Init+0x5a>
 8000e3e:	2b02      	cmp	r3, #2
 8000e40:	d02b      	beq.n	8000e9a <HAL_GPIO_Init+0x9a>
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	d804      	bhi.n	8000e50 <HAL_GPIO_Init+0x50>
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d031      	beq.n	8000eae <HAL_GPIO_Init+0xae>
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d01c      	beq.n	8000e88 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e4e:	e048      	b.n	8000ee2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e50:	2b03      	cmp	r3, #3
 8000e52:	d043      	beq.n	8000edc <HAL_GPIO_Init+0xdc>
 8000e54:	2b11      	cmp	r3, #17
 8000e56:	d01b      	beq.n	8000e90 <HAL_GPIO_Init+0x90>
          break;
 8000e58:	e043      	b.n	8000ee2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e5a:	4a89      	ldr	r2, [pc, #548]	; (8001080 <HAL_GPIO_Init+0x280>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d026      	beq.n	8000eae <HAL_GPIO_Init+0xae>
 8000e60:	4a87      	ldr	r2, [pc, #540]	; (8001080 <HAL_GPIO_Init+0x280>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d806      	bhi.n	8000e74 <HAL_GPIO_Init+0x74>
 8000e66:	4a87      	ldr	r2, [pc, #540]	; (8001084 <HAL_GPIO_Init+0x284>)
 8000e68:	4293      	cmp	r3, r2
 8000e6a:	d020      	beq.n	8000eae <HAL_GPIO_Init+0xae>
 8000e6c:	4a86      	ldr	r2, [pc, #536]	; (8001088 <HAL_GPIO_Init+0x288>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d01d      	beq.n	8000eae <HAL_GPIO_Init+0xae>
          break;
 8000e72:	e036      	b.n	8000ee2 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e74:	4a85      	ldr	r2, [pc, #532]	; (800108c <HAL_GPIO_Init+0x28c>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d019      	beq.n	8000eae <HAL_GPIO_Init+0xae>
 8000e7a:	4a85      	ldr	r2, [pc, #532]	; (8001090 <HAL_GPIO_Init+0x290>)
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	d016      	beq.n	8000eae <HAL_GPIO_Init+0xae>
 8000e80:	4a84      	ldr	r2, [pc, #528]	; (8001094 <HAL_GPIO_Init+0x294>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d013      	beq.n	8000eae <HAL_GPIO_Init+0xae>
          break;
 8000e86:	e02c      	b.n	8000ee2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	623b      	str	r3, [r7, #32]
          break;
 8000e8e:	e028      	b.n	8000ee2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	68db      	ldr	r3, [r3, #12]
 8000e94:	3304      	adds	r3, #4
 8000e96:	623b      	str	r3, [r7, #32]
          break;
 8000e98:	e023      	b.n	8000ee2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	68db      	ldr	r3, [r3, #12]
 8000e9e:	3308      	adds	r3, #8
 8000ea0:	623b      	str	r3, [r7, #32]
          break;
 8000ea2:	e01e      	b.n	8000ee2 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	330c      	adds	r3, #12
 8000eaa:	623b      	str	r3, [r7, #32]
          break;
 8000eac:	e019      	b.n	8000ee2 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	689b      	ldr	r3, [r3, #8]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d102      	bne.n	8000ebc <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000eb6:	2304      	movs	r3, #4
 8000eb8:	623b      	str	r3, [r7, #32]
          break;
 8000eba:	e012      	b.n	8000ee2 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	689b      	ldr	r3, [r3, #8]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d105      	bne.n	8000ed0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ec4:	2308      	movs	r3, #8
 8000ec6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	69fa      	ldr	r2, [r7, #28]
 8000ecc:	611a      	str	r2, [r3, #16]
          break;
 8000ece:	e008      	b.n	8000ee2 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ed0:	2308      	movs	r3, #8
 8000ed2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	69fa      	ldr	r2, [r7, #28]
 8000ed8:	615a      	str	r2, [r3, #20]
          break;
 8000eda:	e002      	b.n	8000ee2 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000edc:	2300      	movs	r3, #0
 8000ede:	623b      	str	r3, [r7, #32]
          break;
 8000ee0:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ee2:	69bb      	ldr	r3, [r7, #24]
 8000ee4:	2bff      	cmp	r3, #255	; 0xff
 8000ee6:	d801      	bhi.n	8000eec <HAL_GPIO_Init+0xec>
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	e001      	b.n	8000ef0 <HAL_GPIO_Init+0xf0>
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	3304      	adds	r3, #4
 8000ef0:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ef2:	69bb      	ldr	r3, [r7, #24]
 8000ef4:	2bff      	cmp	r3, #255	; 0xff
 8000ef6:	d802      	bhi.n	8000efe <HAL_GPIO_Init+0xfe>
 8000ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	e002      	b.n	8000f04 <HAL_GPIO_Init+0x104>
 8000efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f00:	3b08      	subs	r3, #8
 8000f02:	009b      	lsls	r3, r3, #2
 8000f04:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	681a      	ldr	r2, [r3, #0]
 8000f0a:	210f      	movs	r1, #15
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f12:	43db      	mvns	r3, r3
 8000f14:	401a      	ands	r2, r3
 8000f16:	6a39      	ldr	r1, [r7, #32]
 8000f18:	693b      	ldr	r3, [r7, #16]
 8000f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f1e:	431a      	orrs	r2, r3
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	f000 8096 	beq.w	800105e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f32:	4b59      	ldr	r3, [pc, #356]	; (8001098 <HAL_GPIO_Init+0x298>)
 8000f34:	699b      	ldr	r3, [r3, #24]
 8000f36:	4a58      	ldr	r2, [pc, #352]	; (8001098 <HAL_GPIO_Init+0x298>)
 8000f38:	f043 0301 	orr.w	r3, r3, #1
 8000f3c:	6193      	str	r3, [r2, #24]
 8000f3e:	4b56      	ldr	r3, [pc, #344]	; (8001098 <HAL_GPIO_Init+0x298>)
 8000f40:	699b      	ldr	r3, [r3, #24]
 8000f42:	f003 0301 	and.w	r3, r3, #1
 8000f46:	60bb      	str	r3, [r7, #8]
 8000f48:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f4a:	4a54      	ldr	r2, [pc, #336]	; (800109c <HAL_GPIO_Init+0x29c>)
 8000f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f4e:	089b      	lsrs	r3, r3, #2
 8000f50:	3302      	adds	r3, #2
 8000f52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f56:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f5a:	f003 0303 	and.w	r3, r3, #3
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	220f      	movs	r2, #15
 8000f62:	fa02 f303 	lsl.w	r3, r2, r3
 8000f66:	43db      	mvns	r3, r3
 8000f68:	68fa      	ldr	r2, [r7, #12]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4a4b      	ldr	r2, [pc, #300]	; (80010a0 <HAL_GPIO_Init+0x2a0>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d013      	beq.n	8000f9e <HAL_GPIO_Init+0x19e>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4a4a      	ldr	r2, [pc, #296]	; (80010a4 <HAL_GPIO_Init+0x2a4>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d00d      	beq.n	8000f9a <HAL_GPIO_Init+0x19a>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4a49      	ldr	r2, [pc, #292]	; (80010a8 <HAL_GPIO_Init+0x2a8>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d007      	beq.n	8000f96 <HAL_GPIO_Init+0x196>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4a48      	ldr	r2, [pc, #288]	; (80010ac <HAL_GPIO_Init+0x2ac>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d101      	bne.n	8000f92 <HAL_GPIO_Init+0x192>
 8000f8e:	2303      	movs	r3, #3
 8000f90:	e006      	b.n	8000fa0 <HAL_GPIO_Init+0x1a0>
 8000f92:	2304      	movs	r3, #4
 8000f94:	e004      	b.n	8000fa0 <HAL_GPIO_Init+0x1a0>
 8000f96:	2302      	movs	r3, #2
 8000f98:	e002      	b.n	8000fa0 <HAL_GPIO_Init+0x1a0>
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e000      	b.n	8000fa0 <HAL_GPIO_Init+0x1a0>
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fa2:	f002 0203 	and.w	r2, r2, #3
 8000fa6:	0092      	lsls	r2, r2, #2
 8000fa8:	4093      	lsls	r3, r2
 8000faa:	68fa      	ldr	r2, [r7, #12]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000fb0:	493a      	ldr	r1, [pc, #232]	; (800109c <HAL_GPIO_Init+0x29c>)
 8000fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fb4:	089b      	lsrs	r3, r3, #2
 8000fb6:	3302      	adds	r3, #2
 8000fb8:	68fa      	ldr	r2, [r7, #12]
 8000fba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fbe:	683b      	ldr	r3, [r7, #0]
 8000fc0:	685b      	ldr	r3, [r3, #4]
 8000fc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d006      	beq.n	8000fd8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000fca:	4b39      	ldr	r3, [pc, #228]	; (80010b0 <HAL_GPIO_Init+0x2b0>)
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	4938      	ldr	r1, [pc, #224]	; (80010b0 <HAL_GPIO_Init+0x2b0>)
 8000fd0:	69bb      	ldr	r3, [r7, #24]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	600b      	str	r3, [r1, #0]
 8000fd6:	e006      	b.n	8000fe6 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000fd8:	4b35      	ldr	r3, [pc, #212]	; (80010b0 <HAL_GPIO_Init+0x2b0>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	69bb      	ldr	r3, [r7, #24]
 8000fde:	43db      	mvns	r3, r3
 8000fe0:	4933      	ldr	r1, [pc, #204]	; (80010b0 <HAL_GPIO_Init+0x2b0>)
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fe6:	683b      	ldr	r3, [r7, #0]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d006      	beq.n	8001000 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ff2:	4b2f      	ldr	r3, [pc, #188]	; (80010b0 <HAL_GPIO_Init+0x2b0>)
 8000ff4:	685a      	ldr	r2, [r3, #4]
 8000ff6:	492e      	ldr	r1, [pc, #184]	; (80010b0 <HAL_GPIO_Init+0x2b0>)
 8000ff8:	69bb      	ldr	r3, [r7, #24]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	604b      	str	r3, [r1, #4]
 8000ffe:	e006      	b.n	800100e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001000:	4b2b      	ldr	r3, [pc, #172]	; (80010b0 <HAL_GPIO_Init+0x2b0>)
 8001002:	685a      	ldr	r2, [r3, #4]
 8001004:	69bb      	ldr	r3, [r7, #24]
 8001006:	43db      	mvns	r3, r3
 8001008:	4929      	ldr	r1, [pc, #164]	; (80010b0 <HAL_GPIO_Init+0x2b0>)
 800100a:	4013      	ands	r3, r2
 800100c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001016:	2b00      	cmp	r3, #0
 8001018:	d006      	beq.n	8001028 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800101a:	4b25      	ldr	r3, [pc, #148]	; (80010b0 <HAL_GPIO_Init+0x2b0>)
 800101c:	689a      	ldr	r2, [r3, #8]
 800101e:	4924      	ldr	r1, [pc, #144]	; (80010b0 <HAL_GPIO_Init+0x2b0>)
 8001020:	69bb      	ldr	r3, [r7, #24]
 8001022:	4313      	orrs	r3, r2
 8001024:	608b      	str	r3, [r1, #8]
 8001026:	e006      	b.n	8001036 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001028:	4b21      	ldr	r3, [pc, #132]	; (80010b0 <HAL_GPIO_Init+0x2b0>)
 800102a:	689a      	ldr	r2, [r3, #8]
 800102c:	69bb      	ldr	r3, [r7, #24]
 800102e:	43db      	mvns	r3, r3
 8001030:	491f      	ldr	r1, [pc, #124]	; (80010b0 <HAL_GPIO_Init+0x2b0>)
 8001032:	4013      	ands	r3, r2
 8001034:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800103e:	2b00      	cmp	r3, #0
 8001040:	d006      	beq.n	8001050 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001042:	4b1b      	ldr	r3, [pc, #108]	; (80010b0 <HAL_GPIO_Init+0x2b0>)
 8001044:	68da      	ldr	r2, [r3, #12]
 8001046:	491a      	ldr	r1, [pc, #104]	; (80010b0 <HAL_GPIO_Init+0x2b0>)
 8001048:	69bb      	ldr	r3, [r7, #24]
 800104a:	4313      	orrs	r3, r2
 800104c:	60cb      	str	r3, [r1, #12]
 800104e:	e006      	b.n	800105e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001050:	4b17      	ldr	r3, [pc, #92]	; (80010b0 <HAL_GPIO_Init+0x2b0>)
 8001052:	68da      	ldr	r2, [r3, #12]
 8001054:	69bb      	ldr	r3, [r7, #24]
 8001056:	43db      	mvns	r3, r3
 8001058:	4915      	ldr	r1, [pc, #84]	; (80010b0 <HAL_GPIO_Init+0x2b0>)
 800105a:	4013      	ands	r3, r2
 800105c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800105e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001060:	3301      	adds	r3, #1
 8001062:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800106a:	fa22 f303 	lsr.w	r3, r2, r3
 800106e:	2b00      	cmp	r3, #0
 8001070:	f47f aed0 	bne.w	8000e14 <HAL_GPIO_Init+0x14>
  }
}
 8001074:	bf00      	nop
 8001076:	372c      	adds	r7, #44	; 0x2c
 8001078:	46bd      	mov	sp, r7
 800107a:	bc80      	pop	{r7}
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	10210000 	.word	0x10210000
 8001084:	10110000 	.word	0x10110000
 8001088:	10120000 	.word	0x10120000
 800108c:	10310000 	.word	0x10310000
 8001090:	10320000 	.word	0x10320000
 8001094:	10220000 	.word	0x10220000
 8001098:	40021000 	.word	0x40021000
 800109c:	40010000 	.word	0x40010000
 80010a0:	40010800 	.word	0x40010800
 80010a4:	40010c00 	.word	0x40010c00
 80010a8:	40011000 	.word	0x40011000
 80010ac:	40011400 	.word	0x40011400
 80010b0:	40010400 	.word	0x40010400

080010b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
 80010bc:	460b      	mov	r3, r1
 80010be:	807b      	strh	r3, [r7, #2]
 80010c0:	4613      	mov	r3, r2
 80010c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010c4:	787b      	ldrb	r3, [r7, #1]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d003      	beq.n	80010d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010ca:	887a      	ldrh	r2, [r7, #2]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80010d0:	e003      	b.n	80010da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80010d2:	887b      	ldrh	r3, [r7, #2]
 80010d4:	041a      	lsls	r2, r3, #16
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	611a      	str	r2, [r3, #16]
}
 80010da:	bf00      	nop
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	bc80      	pop	{r7}
 80010e2:	4770      	bx	lr

080010e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80010ee:	4b08      	ldr	r3, [pc, #32]	; (8001110 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80010f0:	695a      	ldr	r2, [r3, #20]
 80010f2:	88fb      	ldrh	r3, [r7, #6]
 80010f4:	4013      	ands	r3, r2
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d006      	beq.n	8001108 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80010fa:	4a05      	ldr	r2, [pc, #20]	; (8001110 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80010fc:	88fb      	ldrh	r3, [r7, #6]
 80010fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001100:	88fb      	ldrh	r3, [r7, #6]
 8001102:	4618      	mov	r0, r3
 8001104:	f000 f806 	bl	8001114 <HAL_GPIO_EXTI_Callback>
  }
}
 8001108:	bf00      	nop
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40010400 	.word	0x40010400

08001114 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	4603      	mov	r3, r0
 800111c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr

08001128 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d101      	bne.n	800113a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001136:	2301      	movs	r3, #1
 8001138:	e26c      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	2b00      	cmp	r3, #0
 8001144:	f000 8087 	beq.w	8001256 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001148:	4b92      	ldr	r3, [pc, #584]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f003 030c 	and.w	r3, r3, #12
 8001150:	2b04      	cmp	r3, #4
 8001152:	d00c      	beq.n	800116e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001154:	4b8f      	ldr	r3, [pc, #572]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f003 030c 	and.w	r3, r3, #12
 800115c:	2b08      	cmp	r3, #8
 800115e:	d112      	bne.n	8001186 <HAL_RCC_OscConfig+0x5e>
 8001160:	4b8c      	ldr	r3, [pc, #560]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001168:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800116c:	d10b      	bne.n	8001186 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800116e:	4b89      	ldr	r3, [pc, #548]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d06c      	beq.n	8001254 <HAL_RCC_OscConfig+0x12c>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d168      	bne.n	8001254 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e246      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800118e:	d106      	bne.n	800119e <HAL_RCC_OscConfig+0x76>
 8001190:	4b80      	ldr	r3, [pc, #512]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a7f      	ldr	r2, [pc, #508]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001196:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800119a:	6013      	str	r3, [r2, #0]
 800119c:	e02e      	b.n	80011fc <HAL_RCC_OscConfig+0xd4>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d10c      	bne.n	80011c0 <HAL_RCC_OscConfig+0x98>
 80011a6:	4b7b      	ldr	r3, [pc, #492]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a7a      	ldr	r2, [pc, #488]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011b0:	6013      	str	r3, [r2, #0]
 80011b2:	4b78      	ldr	r3, [pc, #480]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a77      	ldr	r2, [pc, #476]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011bc:	6013      	str	r3, [r2, #0]
 80011be:	e01d      	b.n	80011fc <HAL_RCC_OscConfig+0xd4>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011c8:	d10c      	bne.n	80011e4 <HAL_RCC_OscConfig+0xbc>
 80011ca:	4b72      	ldr	r3, [pc, #456]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a71      	ldr	r2, [pc, #452]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011d4:	6013      	str	r3, [r2, #0]
 80011d6:	4b6f      	ldr	r3, [pc, #444]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a6e      	ldr	r2, [pc, #440]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011e0:	6013      	str	r3, [r2, #0]
 80011e2:	e00b      	b.n	80011fc <HAL_RCC_OscConfig+0xd4>
 80011e4:	4b6b      	ldr	r3, [pc, #428]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a6a      	ldr	r2, [pc, #424]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011ee:	6013      	str	r3, [r2, #0]
 80011f0:	4b68      	ldr	r3, [pc, #416]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a67      	ldr	r2, [pc, #412]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80011f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011fa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d013      	beq.n	800122c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001204:	f7ff fcc2 	bl	8000b8c <HAL_GetTick>
 8001208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800120a:	e008      	b.n	800121e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800120c:	f7ff fcbe 	bl	8000b8c <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	693b      	ldr	r3, [r7, #16]
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	2b64      	cmp	r3, #100	; 0x64
 8001218:	d901      	bls.n	800121e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e1fa      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800121e:	4b5d      	ldr	r3, [pc, #372]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0f0      	beq.n	800120c <HAL_RCC_OscConfig+0xe4>
 800122a:	e014      	b.n	8001256 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122c:	f7ff fcae 	bl	8000b8c <HAL_GetTick>
 8001230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001232:	e008      	b.n	8001246 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001234:	f7ff fcaa 	bl	8000b8c <HAL_GetTick>
 8001238:	4602      	mov	r2, r0
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	1ad3      	subs	r3, r2, r3
 800123e:	2b64      	cmp	r3, #100	; 0x64
 8001240:	d901      	bls.n	8001246 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001242:	2303      	movs	r3, #3
 8001244:	e1e6      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001246:	4b53      	ldr	r3, [pc, #332]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d1f0      	bne.n	8001234 <HAL_RCC_OscConfig+0x10c>
 8001252:	e000      	b.n	8001256 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001254:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0302 	and.w	r3, r3, #2
 800125e:	2b00      	cmp	r3, #0
 8001260:	d063      	beq.n	800132a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001262:	4b4c      	ldr	r3, [pc, #304]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	f003 030c 	and.w	r3, r3, #12
 800126a:	2b00      	cmp	r3, #0
 800126c:	d00b      	beq.n	8001286 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800126e:	4b49      	ldr	r3, [pc, #292]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f003 030c 	and.w	r3, r3, #12
 8001276:	2b08      	cmp	r3, #8
 8001278:	d11c      	bne.n	80012b4 <HAL_RCC_OscConfig+0x18c>
 800127a:	4b46      	ldr	r3, [pc, #280]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d116      	bne.n	80012b4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001286:	4b43      	ldr	r3, [pc, #268]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 0302 	and.w	r3, r3, #2
 800128e:	2b00      	cmp	r3, #0
 8001290:	d005      	beq.n	800129e <HAL_RCC_OscConfig+0x176>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	691b      	ldr	r3, [r3, #16]
 8001296:	2b01      	cmp	r3, #1
 8001298:	d001      	beq.n	800129e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e1ba      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800129e:	4b3d      	ldr	r3, [pc, #244]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	695b      	ldr	r3, [r3, #20]
 80012aa:	00db      	lsls	r3, r3, #3
 80012ac:	4939      	ldr	r1, [pc, #228]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80012ae:	4313      	orrs	r3, r2
 80012b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012b2:	e03a      	b.n	800132a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	691b      	ldr	r3, [r3, #16]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d020      	beq.n	80012fe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012bc:	4b36      	ldr	r3, [pc, #216]	; (8001398 <HAL_RCC_OscConfig+0x270>)
 80012be:	2201      	movs	r2, #1
 80012c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c2:	f7ff fc63 	bl	8000b8c <HAL_GetTick>
 80012c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012c8:	e008      	b.n	80012dc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012ca:	f7ff fc5f 	bl	8000b8c <HAL_GetTick>
 80012ce:	4602      	mov	r2, r0
 80012d0:	693b      	ldr	r3, [r7, #16]
 80012d2:	1ad3      	subs	r3, r2, r3
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d901      	bls.n	80012dc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80012d8:	2303      	movs	r3, #3
 80012da:	e19b      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012dc:	4b2d      	ldr	r3, [pc, #180]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	f003 0302 	and.w	r3, r3, #2
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d0f0      	beq.n	80012ca <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012e8:	4b2a      	ldr	r3, [pc, #168]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	695b      	ldr	r3, [r3, #20]
 80012f4:	00db      	lsls	r3, r3, #3
 80012f6:	4927      	ldr	r1, [pc, #156]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 80012f8:	4313      	orrs	r3, r2
 80012fa:	600b      	str	r3, [r1, #0]
 80012fc:	e015      	b.n	800132a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012fe:	4b26      	ldr	r3, [pc, #152]	; (8001398 <HAL_RCC_OscConfig+0x270>)
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001304:	f7ff fc42 	bl	8000b8c <HAL_GetTick>
 8001308:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800130a:	e008      	b.n	800131e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800130c:	f7ff fc3e 	bl	8000b8c <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	2b02      	cmp	r3, #2
 8001318:	d901      	bls.n	800131e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e17a      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800131e:	4b1d      	ldr	r3, [pc, #116]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d1f0      	bne.n	800130c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 0308 	and.w	r3, r3, #8
 8001332:	2b00      	cmp	r3, #0
 8001334:	d03a      	beq.n	80013ac <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	699b      	ldr	r3, [r3, #24]
 800133a:	2b00      	cmp	r3, #0
 800133c:	d019      	beq.n	8001372 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800133e:	4b17      	ldr	r3, [pc, #92]	; (800139c <HAL_RCC_OscConfig+0x274>)
 8001340:	2201      	movs	r2, #1
 8001342:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001344:	f7ff fc22 	bl	8000b8c <HAL_GetTick>
 8001348:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800134a:	e008      	b.n	800135e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800134c:	f7ff fc1e 	bl	8000b8c <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b02      	cmp	r3, #2
 8001358:	d901      	bls.n	800135e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e15a      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800135e:	4b0d      	ldr	r3, [pc, #52]	; (8001394 <HAL_RCC_OscConfig+0x26c>)
 8001360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	2b00      	cmp	r3, #0
 8001368:	d0f0      	beq.n	800134c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800136a:	2001      	movs	r0, #1
 800136c:	f000 fada 	bl	8001924 <RCC_Delay>
 8001370:	e01c      	b.n	80013ac <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001372:	4b0a      	ldr	r3, [pc, #40]	; (800139c <HAL_RCC_OscConfig+0x274>)
 8001374:	2200      	movs	r2, #0
 8001376:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001378:	f7ff fc08 	bl	8000b8c <HAL_GetTick>
 800137c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800137e:	e00f      	b.n	80013a0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001380:	f7ff fc04 	bl	8000b8c <HAL_GetTick>
 8001384:	4602      	mov	r2, r0
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	2b02      	cmp	r3, #2
 800138c:	d908      	bls.n	80013a0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800138e:	2303      	movs	r3, #3
 8001390:	e140      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>
 8001392:	bf00      	nop
 8001394:	40021000 	.word	0x40021000
 8001398:	42420000 	.word	0x42420000
 800139c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013a0:	4b9e      	ldr	r3, [pc, #632]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 80013a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a4:	f003 0302 	and.w	r3, r3, #2
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d1e9      	bne.n	8001380 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 0304 	and.w	r3, r3, #4
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	f000 80a6 	beq.w	8001506 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013ba:	2300      	movs	r3, #0
 80013bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013be:	4b97      	ldr	r3, [pc, #604]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d10d      	bne.n	80013e6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013ca:	4b94      	ldr	r3, [pc, #592]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 80013cc:	69db      	ldr	r3, [r3, #28]
 80013ce:	4a93      	ldr	r2, [pc, #588]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 80013d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013d4:	61d3      	str	r3, [r2, #28]
 80013d6:	4b91      	ldr	r3, [pc, #580]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 80013d8:	69db      	ldr	r3, [r3, #28]
 80013da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013de:	60bb      	str	r3, [r7, #8]
 80013e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013e2:	2301      	movs	r3, #1
 80013e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013e6:	4b8e      	ldr	r3, [pc, #568]	; (8001620 <HAL_RCC_OscConfig+0x4f8>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d118      	bne.n	8001424 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013f2:	4b8b      	ldr	r3, [pc, #556]	; (8001620 <HAL_RCC_OscConfig+0x4f8>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a8a      	ldr	r2, [pc, #552]	; (8001620 <HAL_RCC_OscConfig+0x4f8>)
 80013f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013fe:	f7ff fbc5 	bl	8000b8c <HAL_GetTick>
 8001402:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001404:	e008      	b.n	8001418 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001406:	f7ff fbc1 	bl	8000b8c <HAL_GetTick>
 800140a:	4602      	mov	r2, r0
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	2b64      	cmp	r3, #100	; 0x64
 8001412:	d901      	bls.n	8001418 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	e0fd      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001418:	4b81      	ldr	r3, [pc, #516]	; (8001620 <HAL_RCC_OscConfig+0x4f8>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001420:	2b00      	cmp	r3, #0
 8001422:	d0f0      	beq.n	8001406 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d106      	bne.n	800143a <HAL_RCC_OscConfig+0x312>
 800142c:	4b7b      	ldr	r3, [pc, #492]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 800142e:	6a1b      	ldr	r3, [r3, #32]
 8001430:	4a7a      	ldr	r2, [pc, #488]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 8001432:	f043 0301 	orr.w	r3, r3, #1
 8001436:	6213      	str	r3, [r2, #32]
 8001438:	e02d      	b.n	8001496 <HAL_RCC_OscConfig+0x36e>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	68db      	ldr	r3, [r3, #12]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d10c      	bne.n	800145c <HAL_RCC_OscConfig+0x334>
 8001442:	4b76      	ldr	r3, [pc, #472]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 8001444:	6a1b      	ldr	r3, [r3, #32]
 8001446:	4a75      	ldr	r2, [pc, #468]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 8001448:	f023 0301 	bic.w	r3, r3, #1
 800144c:	6213      	str	r3, [r2, #32]
 800144e:	4b73      	ldr	r3, [pc, #460]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 8001450:	6a1b      	ldr	r3, [r3, #32]
 8001452:	4a72      	ldr	r2, [pc, #456]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 8001454:	f023 0304 	bic.w	r3, r3, #4
 8001458:	6213      	str	r3, [r2, #32]
 800145a:	e01c      	b.n	8001496 <HAL_RCC_OscConfig+0x36e>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	2b05      	cmp	r3, #5
 8001462:	d10c      	bne.n	800147e <HAL_RCC_OscConfig+0x356>
 8001464:	4b6d      	ldr	r3, [pc, #436]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 8001466:	6a1b      	ldr	r3, [r3, #32]
 8001468:	4a6c      	ldr	r2, [pc, #432]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 800146a:	f043 0304 	orr.w	r3, r3, #4
 800146e:	6213      	str	r3, [r2, #32]
 8001470:	4b6a      	ldr	r3, [pc, #424]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 8001472:	6a1b      	ldr	r3, [r3, #32]
 8001474:	4a69      	ldr	r2, [pc, #420]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 8001476:	f043 0301 	orr.w	r3, r3, #1
 800147a:	6213      	str	r3, [r2, #32]
 800147c:	e00b      	b.n	8001496 <HAL_RCC_OscConfig+0x36e>
 800147e:	4b67      	ldr	r3, [pc, #412]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 8001480:	6a1b      	ldr	r3, [r3, #32]
 8001482:	4a66      	ldr	r2, [pc, #408]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 8001484:	f023 0301 	bic.w	r3, r3, #1
 8001488:	6213      	str	r3, [r2, #32]
 800148a:	4b64      	ldr	r3, [pc, #400]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 800148c:	6a1b      	ldr	r3, [r3, #32]
 800148e:	4a63      	ldr	r2, [pc, #396]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 8001490:	f023 0304 	bic.w	r3, r3, #4
 8001494:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	2b00      	cmp	r3, #0
 800149c:	d015      	beq.n	80014ca <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800149e:	f7ff fb75 	bl	8000b8c <HAL_GetTick>
 80014a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014a4:	e00a      	b.n	80014bc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014a6:	f7ff fb71 	bl	8000b8c <HAL_GetTick>
 80014aa:	4602      	mov	r2, r0
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80014b4:	4293      	cmp	r3, r2
 80014b6:	d901      	bls.n	80014bc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e0ab      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014bc:	4b57      	ldr	r3, [pc, #348]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 80014be:	6a1b      	ldr	r3, [r3, #32]
 80014c0:	f003 0302 	and.w	r3, r3, #2
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d0ee      	beq.n	80014a6 <HAL_RCC_OscConfig+0x37e>
 80014c8:	e014      	b.n	80014f4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ca:	f7ff fb5f 	bl	8000b8c <HAL_GetTick>
 80014ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014d0:	e00a      	b.n	80014e8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014d2:	f7ff fb5b 	bl	8000b8c <HAL_GetTick>
 80014d6:	4602      	mov	r2, r0
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d901      	bls.n	80014e8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e095      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014e8:	4b4c      	ldr	r3, [pc, #304]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 80014ea:	6a1b      	ldr	r3, [r3, #32]
 80014ec:	f003 0302 	and.w	r3, r3, #2
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d1ee      	bne.n	80014d2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80014f4:	7dfb      	ldrb	r3, [r7, #23]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d105      	bne.n	8001506 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014fa:	4b48      	ldr	r3, [pc, #288]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 80014fc:	69db      	ldr	r3, [r3, #28]
 80014fe:	4a47      	ldr	r2, [pc, #284]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 8001500:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001504:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	69db      	ldr	r3, [r3, #28]
 800150a:	2b00      	cmp	r3, #0
 800150c:	f000 8081 	beq.w	8001612 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001510:	4b42      	ldr	r3, [pc, #264]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f003 030c 	and.w	r3, r3, #12
 8001518:	2b08      	cmp	r3, #8
 800151a:	d061      	beq.n	80015e0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	69db      	ldr	r3, [r3, #28]
 8001520:	2b02      	cmp	r3, #2
 8001522:	d146      	bne.n	80015b2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001524:	4b3f      	ldr	r3, [pc, #252]	; (8001624 <HAL_RCC_OscConfig+0x4fc>)
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800152a:	f7ff fb2f 	bl	8000b8c <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001532:	f7ff fb2b 	bl	8000b8c <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e067      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001544:	4b35      	ldr	r3, [pc, #212]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800154c:	2b00      	cmp	r3, #0
 800154e:	d1f0      	bne.n	8001532 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6a1b      	ldr	r3, [r3, #32]
 8001554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001558:	d108      	bne.n	800156c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800155a:	4b30      	ldr	r3, [pc, #192]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	492d      	ldr	r1, [pc, #180]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 8001568:	4313      	orrs	r3, r2
 800156a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800156c:	4b2b      	ldr	r3, [pc, #172]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6a19      	ldr	r1, [r3, #32]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157c:	430b      	orrs	r3, r1
 800157e:	4927      	ldr	r1, [pc, #156]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 8001580:	4313      	orrs	r3, r2
 8001582:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001584:	4b27      	ldr	r3, [pc, #156]	; (8001624 <HAL_RCC_OscConfig+0x4fc>)
 8001586:	2201      	movs	r2, #1
 8001588:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800158a:	f7ff faff 	bl	8000b8c <HAL_GetTick>
 800158e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001590:	e008      	b.n	80015a4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001592:	f7ff fafb 	bl	8000b8c <HAL_GetTick>
 8001596:	4602      	mov	r2, r0
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	2b02      	cmp	r3, #2
 800159e:	d901      	bls.n	80015a4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80015a0:	2303      	movs	r3, #3
 80015a2:	e037      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015a4:	4b1d      	ldr	r3, [pc, #116]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d0f0      	beq.n	8001592 <HAL_RCC_OscConfig+0x46a>
 80015b0:	e02f      	b.n	8001612 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015b2:	4b1c      	ldr	r3, [pc, #112]	; (8001624 <HAL_RCC_OscConfig+0x4fc>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015b8:	f7ff fae8 	bl	8000b8c <HAL_GetTick>
 80015bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015be:	e008      	b.n	80015d2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015c0:	f7ff fae4 	bl	8000b8c <HAL_GetTick>
 80015c4:	4602      	mov	r2, r0
 80015c6:	693b      	ldr	r3, [r7, #16]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d901      	bls.n	80015d2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80015ce:	2303      	movs	r3, #3
 80015d0:	e020      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015d2:	4b12      	ldr	r3, [pc, #72]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d1f0      	bne.n	80015c0 <HAL_RCC_OscConfig+0x498>
 80015de:	e018      	b.n	8001612 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	69db      	ldr	r3, [r3, #28]
 80015e4:	2b01      	cmp	r3, #1
 80015e6:	d101      	bne.n	80015ec <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e013      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80015ec:	4b0b      	ldr	r3, [pc, #44]	; (800161c <HAL_RCC_OscConfig+0x4f4>)
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6a1b      	ldr	r3, [r3, #32]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d106      	bne.n	800160e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800160a:	429a      	cmp	r2, r3
 800160c:	d001      	beq.n	8001612 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e000      	b.n	8001614 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001612:	2300      	movs	r3, #0
}
 8001614:	4618      	mov	r0, r3
 8001616:	3718      	adds	r7, #24
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	40021000 	.word	0x40021000
 8001620:	40007000 	.word	0x40007000
 8001624:	42420060 	.word	0x42420060

08001628 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d101      	bne.n	800163c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e0d0      	b.n	80017de <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800163c:	4b6a      	ldr	r3, [pc, #424]	; (80017e8 <HAL_RCC_ClockConfig+0x1c0>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f003 0307 	and.w	r3, r3, #7
 8001644:	683a      	ldr	r2, [r7, #0]
 8001646:	429a      	cmp	r2, r3
 8001648:	d910      	bls.n	800166c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800164a:	4b67      	ldr	r3, [pc, #412]	; (80017e8 <HAL_RCC_ClockConfig+0x1c0>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f023 0207 	bic.w	r2, r3, #7
 8001652:	4965      	ldr	r1, [pc, #404]	; (80017e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	4313      	orrs	r3, r2
 8001658:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800165a:	4b63      	ldr	r3, [pc, #396]	; (80017e8 <HAL_RCC_ClockConfig+0x1c0>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0307 	and.w	r3, r3, #7
 8001662:	683a      	ldr	r2, [r7, #0]
 8001664:	429a      	cmp	r2, r3
 8001666:	d001      	beq.n	800166c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e0b8      	b.n	80017de <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0302 	and.w	r3, r3, #2
 8001674:	2b00      	cmp	r3, #0
 8001676:	d020      	beq.n	80016ba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f003 0304 	and.w	r3, r3, #4
 8001680:	2b00      	cmp	r3, #0
 8001682:	d005      	beq.n	8001690 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001684:	4b59      	ldr	r3, [pc, #356]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	4a58      	ldr	r2, [pc, #352]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 800168a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800168e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0308 	and.w	r3, r3, #8
 8001698:	2b00      	cmp	r3, #0
 800169a:	d005      	beq.n	80016a8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800169c:	4b53      	ldr	r3, [pc, #332]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	4a52      	ldr	r2, [pc, #328]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 80016a2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80016a6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016a8:	4b50      	ldr	r3, [pc, #320]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	494d      	ldr	r1, [pc, #308]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 80016b6:	4313      	orrs	r3, r2
 80016b8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d040      	beq.n	8001748 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d107      	bne.n	80016de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ce:	4b47      	ldr	r3, [pc, #284]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d115      	bne.n	8001706 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
 80016dc:	e07f      	b.n	80017de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	2b02      	cmp	r3, #2
 80016e4:	d107      	bne.n	80016f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016e6:	4b41      	ldr	r3, [pc, #260]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d109      	bne.n	8001706 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e073      	b.n	80017de <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016f6:	4b3d      	ldr	r3, [pc, #244]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d101      	bne.n	8001706 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e06b      	b.n	80017de <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001706:	4b39      	ldr	r3, [pc, #228]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	f023 0203 	bic.w	r2, r3, #3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	4936      	ldr	r1, [pc, #216]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 8001714:	4313      	orrs	r3, r2
 8001716:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001718:	f7ff fa38 	bl	8000b8c <HAL_GetTick>
 800171c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800171e:	e00a      	b.n	8001736 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001720:	f7ff fa34 	bl	8000b8c <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	f241 3288 	movw	r2, #5000	; 0x1388
 800172e:	4293      	cmp	r3, r2
 8001730:	d901      	bls.n	8001736 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001732:	2303      	movs	r3, #3
 8001734:	e053      	b.n	80017de <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001736:	4b2d      	ldr	r3, [pc, #180]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f003 020c 	and.w	r2, r3, #12
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	429a      	cmp	r2, r3
 8001746:	d1eb      	bne.n	8001720 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001748:	4b27      	ldr	r3, [pc, #156]	; (80017e8 <HAL_RCC_ClockConfig+0x1c0>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f003 0307 	and.w	r3, r3, #7
 8001750:	683a      	ldr	r2, [r7, #0]
 8001752:	429a      	cmp	r2, r3
 8001754:	d210      	bcs.n	8001778 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001756:	4b24      	ldr	r3, [pc, #144]	; (80017e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f023 0207 	bic.w	r2, r3, #7
 800175e:	4922      	ldr	r1, [pc, #136]	; (80017e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	4313      	orrs	r3, r2
 8001764:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001766:	4b20      	ldr	r3, [pc, #128]	; (80017e8 <HAL_RCC_ClockConfig+0x1c0>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0307 	and.w	r3, r3, #7
 800176e:	683a      	ldr	r2, [r7, #0]
 8001770:	429a      	cmp	r2, r3
 8001772:	d001      	beq.n	8001778 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001774:	2301      	movs	r3, #1
 8001776:	e032      	b.n	80017de <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 0304 	and.w	r3, r3, #4
 8001780:	2b00      	cmp	r3, #0
 8001782:	d008      	beq.n	8001796 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001784:	4b19      	ldr	r3, [pc, #100]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	4916      	ldr	r1, [pc, #88]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 8001792:	4313      	orrs	r3, r2
 8001794:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0308 	and.w	r3, r3, #8
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d009      	beq.n	80017b6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80017a2:	4b12      	ldr	r3, [pc, #72]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	691b      	ldr	r3, [r3, #16]
 80017ae:	00db      	lsls	r3, r3, #3
 80017b0:	490e      	ldr	r1, [pc, #56]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 80017b2:	4313      	orrs	r3, r2
 80017b4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80017b6:	f000 f821 	bl	80017fc <HAL_RCC_GetSysClockFreq>
 80017ba:	4601      	mov	r1, r0
 80017bc:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <HAL_RCC_ClockConfig+0x1c4>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	091b      	lsrs	r3, r3, #4
 80017c2:	f003 030f 	and.w	r3, r3, #15
 80017c6:	4a0a      	ldr	r2, [pc, #40]	; (80017f0 <HAL_RCC_ClockConfig+0x1c8>)
 80017c8:	5cd3      	ldrb	r3, [r2, r3]
 80017ca:	fa21 f303 	lsr.w	r3, r1, r3
 80017ce:	4a09      	ldr	r2, [pc, #36]	; (80017f4 <HAL_RCC_ClockConfig+0x1cc>)
 80017d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80017d2:	4b09      	ldr	r3, [pc, #36]	; (80017f8 <HAL_RCC_ClockConfig+0x1d0>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff f996 	bl	8000b08 <HAL_InitTick>

  return HAL_OK;
 80017dc:	2300      	movs	r3, #0
}
 80017de:	4618      	mov	r0, r3
 80017e0:	3710      	adds	r7, #16
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40022000 	.word	0x40022000
 80017ec:	40021000 	.word	0x40021000
 80017f0:	08003804 	.word	0x08003804
 80017f4:	20000000 	.word	0x20000000
 80017f8:	20000004 	.word	0x20000004

080017fc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017fc:	b490      	push	{r4, r7}
 80017fe:	b08a      	sub	sp, #40	; 0x28
 8001800:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001802:	4b2a      	ldr	r3, [pc, #168]	; (80018ac <HAL_RCC_GetSysClockFreq+0xb0>)
 8001804:	1d3c      	adds	r4, r7, #4
 8001806:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001808:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800180c:	4b28      	ldr	r3, [pc, #160]	; (80018b0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800180e:	881b      	ldrh	r3, [r3, #0]
 8001810:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001812:	2300      	movs	r3, #0
 8001814:	61fb      	str	r3, [r7, #28]
 8001816:	2300      	movs	r3, #0
 8001818:	61bb      	str	r3, [r7, #24]
 800181a:	2300      	movs	r3, #0
 800181c:	627b      	str	r3, [r7, #36]	; 0x24
 800181e:	2300      	movs	r3, #0
 8001820:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001822:	2300      	movs	r3, #0
 8001824:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001826:	4b23      	ldr	r3, [pc, #140]	; (80018b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	f003 030c 	and.w	r3, r3, #12
 8001832:	2b04      	cmp	r3, #4
 8001834:	d002      	beq.n	800183c <HAL_RCC_GetSysClockFreq+0x40>
 8001836:	2b08      	cmp	r3, #8
 8001838:	d003      	beq.n	8001842 <HAL_RCC_GetSysClockFreq+0x46>
 800183a:	e02d      	b.n	8001898 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800183c:	4b1e      	ldr	r3, [pc, #120]	; (80018b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800183e:	623b      	str	r3, [r7, #32]
      break;
 8001840:	e02d      	b.n	800189e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001842:	69fb      	ldr	r3, [r7, #28]
 8001844:	0c9b      	lsrs	r3, r3, #18
 8001846:	f003 030f 	and.w	r3, r3, #15
 800184a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800184e:	4413      	add	r3, r2
 8001850:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001854:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800185c:	2b00      	cmp	r3, #0
 800185e:	d013      	beq.n	8001888 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001860:	4b14      	ldr	r3, [pc, #80]	; (80018b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	0c5b      	lsrs	r3, r3, #17
 8001866:	f003 0301 	and.w	r3, r3, #1
 800186a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800186e:	4413      	add	r3, r2
 8001870:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001874:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	4a0f      	ldr	r2, [pc, #60]	; (80018b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800187a:	fb02 f203 	mul.w	r2, r2, r3
 800187e:	69bb      	ldr	r3, [r7, #24]
 8001880:	fbb2 f3f3 	udiv	r3, r2, r3
 8001884:	627b      	str	r3, [r7, #36]	; 0x24
 8001886:	e004      	b.n	8001892 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	4a0c      	ldr	r2, [pc, #48]	; (80018bc <HAL_RCC_GetSysClockFreq+0xc0>)
 800188c:	fb02 f303 	mul.w	r3, r2, r3
 8001890:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001894:	623b      	str	r3, [r7, #32]
      break;
 8001896:	e002      	b.n	800189e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001898:	4b07      	ldr	r3, [pc, #28]	; (80018b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800189a:	623b      	str	r3, [r7, #32]
      break;
 800189c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800189e:	6a3b      	ldr	r3, [r7, #32]
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	3728      	adds	r7, #40	; 0x28
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bc90      	pop	{r4, r7}
 80018a8:	4770      	bx	lr
 80018aa:	bf00      	nop
 80018ac:	080037f0 	.word	0x080037f0
 80018b0:	08003800 	.word	0x08003800
 80018b4:	40021000 	.word	0x40021000
 80018b8:	007a1200 	.word	0x007a1200
 80018bc:	003d0900 	.word	0x003d0900

080018c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018c4:	4b02      	ldr	r3, [pc, #8]	; (80018d0 <HAL_RCC_GetHCLKFreq+0x10>)
 80018c6:	681b      	ldr	r3, [r3, #0]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr
 80018d0:	20000000 	.word	0x20000000

080018d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80018d8:	f7ff fff2 	bl	80018c0 <HAL_RCC_GetHCLKFreq>
 80018dc:	4601      	mov	r1, r0
 80018de:	4b05      	ldr	r3, [pc, #20]	; (80018f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	0a1b      	lsrs	r3, r3, #8
 80018e4:	f003 0307 	and.w	r3, r3, #7
 80018e8:	4a03      	ldr	r2, [pc, #12]	; (80018f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018ea:	5cd3      	ldrb	r3, [r2, r3]
 80018ec:	fa21 f303 	lsr.w	r3, r1, r3
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40021000 	.word	0x40021000
 80018f8:	08003814 	.word	0x08003814

080018fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001900:	f7ff ffde 	bl	80018c0 <HAL_RCC_GetHCLKFreq>
 8001904:	4601      	mov	r1, r0
 8001906:	4b05      	ldr	r3, [pc, #20]	; (800191c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	0adb      	lsrs	r3, r3, #11
 800190c:	f003 0307 	and.w	r3, r3, #7
 8001910:	4a03      	ldr	r2, [pc, #12]	; (8001920 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001912:	5cd3      	ldrb	r3, [r2, r3]
 8001914:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001918:	4618      	mov	r0, r3
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40021000 	.word	0x40021000
 8001920:	08003814 	.word	0x08003814

08001924 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800192c:	4b0a      	ldr	r3, [pc, #40]	; (8001958 <RCC_Delay+0x34>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a0a      	ldr	r2, [pc, #40]	; (800195c <RCC_Delay+0x38>)
 8001932:	fba2 2303 	umull	r2, r3, r2, r3
 8001936:	0a5b      	lsrs	r3, r3, #9
 8001938:	687a      	ldr	r2, [r7, #4]
 800193a:	fb02 f303 	mul.w	r3, r2, r3
 800193e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001940:	bf00      	nop
  }
  while (Delay --);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	1e5a      	subs	r2, r3, #1
 8001946:	60fa      	str	r2, [r7, #12]
 8001948:	2b00      	cmp	r3, #0
 800194a:	d1f9      	bne.n	8001940 <RCC_Delay+0x1c>
}
 800194c:	bf00      	nop
 800194e:	3714      	adds	r7, #20
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	20000000 	.word	0x20000000
 800195c:	10624dd3 	.word	0x10624dd3

08001960 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d101      	bne.n	8001972 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e01d      	b.n	80019ae <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001978:	b2db      	uxtb	r3, r3
 800197a:	2b00      	cmp	r3, #0
 800197c:	d106      	bne.n	800198c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f7fe ff60 	bl	800084c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2202      	movs	r2, #2
 8001990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	3304      	adds	r3, #4
 800199c:	4619      	mov	r1, r3
 800199e:	4610      	mov	r0, r2
 80019a0:	f000 fb62 	bl	8002068 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2201      	movs	r2, #1
 80019a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80019ac:	2300      	movs	r3, #0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}

080019b6 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80019b6:	b580      	push	{r7, lr}
 80019b8:	b082      	sub	sp, #8
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d101      	bne.n	80019c8 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	e01d      	b.n	8001a04 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d106      	bne.n	80019e2 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2200      	movs	r2, #0
 80019d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f000 f815 	bl	8001a0c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2202      	movs	r2, #2
 80019e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681a      	ldr	r2, [r3, #0]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	3304      	adds	r3, #4
 80019f2:	4619      	mov	r1, r3
 80019f4:	4610      	mov	r0, r2
 80019f6:	f000 fb37 	bl	8002068 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	2201      	movs	r2, #1
 80019fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001a02:	2300      	movs	r3, #0
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8001a14:	bf00      	nop
 8001a16:	370c      	adds	r7, #12
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bc80      	pop	{r7}
 8001a1c:	4770      	bx	lr
	...

08001a20 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	2b0c      	cmp	r3, #12
 8001a2e:	d841      	bhi.n	8001ab4 <HAL_TIM_IC_Start_IT+0x94>
 8001a30:	a201      	add	r2, pc, #4	; (adr r2, 8001a38 <HAL_TIM_IC_Start_IT+0x18>)
 8001a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a36:	bf00      	nop
 8001a38:	08001a6d 	.word	0x08001a6d
 8001a3c:	08001ab5 	.word	0x08001ab5
 8001a40:	08001ab5 	.word	0x08001ab5
 8001a44:	08001ab5 	.word	0x08001ab5
 8001a48:	08001a7f 	.word	0x08001a7f
 8001a4c:	08001ab5 	.word	0x08001ab5
 8001a50:	08001ab5 	.word	0x08001ab5
 8001a54:	08001ab5 	.word	0x08001ab5
 8001a58:	08001a91 	.word	0x08001a91
 8001a5c:	08001ab5 	.word	0x08001ab5
 8001a60:	08001ab5 	.word	0x08001ab5
 8001a64:	08001ab5 	.word	0x08001ab5
 8001a68:	08001aa3 	.word	0x08001aa3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	68da      	ldr	r2, [r3, #12]
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f042 0202 	orr.w	r2, r2, #2
 8001a7a:	60da      	str	r2, [r3, #12]
      break;
 8001a7c:	e01b      	b.n	8001ab6 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	68da      	ldr	r2, [r3, #12]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f042 0204 	orr.w	r2, r2, #4
 8001a8c:	60da      	str	r2, [r3, #12]
      break;
 8001a8e:	e012      	b.n	8001ab6 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	68da      	ldr	r2, [r3, #12]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f042 0208 	orr.w	r2, r2, #8
 8001a9e:	60da      	str	r2, [r3, #12]
      break;
 8001aa0:	e009      	b.n	8001ab6 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	68da      	ldr	r2, [r3, #12]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f042 0210 	orr.w	r2, r2, #16
 8001ab0:	60da      	str	r2, [r3, #12]
      break;
 8001ab2:	e000      	b.n	8001ab6 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8001ab4:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	2201      	movs	r2, #1
 8001abc:	6839      	ldr	r1, [r7, #0]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f000 fcd7 	bl	8002472 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	689b      	ldr	r3, [r3, #8]
 8001aca:	f003 0307 	and.w	r3, r3, #7
 8001ace:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2b06      	cmp	r3, #6
 8001ad4:	d007      	beq.n	8001ae6 <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f042 0201 	orr.w	r2, r2, #1
 8001ae4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ae6:	2300      	movs	r3, #0
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	3710      	adds	r7, #16
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	691b      	ldr	r3, [r3, #16]
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d122      	bne.n	8001b4c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	68db      	ldr	r3, [r3, #12]
 8001b0c:	f003 0302 	and.w	r3, r3, #2
 8001b10:	2b02      	cmp	r3, #2
 8001b12:	d11b      	bne.n	8001b4c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f06f 0202 	mvn.w	r2, #2
 8001b1c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2201      	movs	r2, #1
 8001b22:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	699b      	ldr	r3, [r3, #24]
 8001b2a:	f003 0303 	and.w	r3, r3, #3
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d003      	beq.n	8001b3a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f7fe fc1e 	bl	8000374 <HAL_TIM_IC_CaptureCallback>
 8001b38:	e005      	b.n	8001b46 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f000 fa78 	bl	8002030 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f000 fa7e 	bl	8002042 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	691b      	ldr	r3, [r3, #16]
 8001b52:	f003 0304 	and.w	r3, r3, #4
 8001b56:	2b04      	cmp	r3, #4
 8001b58:	d122      	bne.n	8001ba0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	68db      	ldr	r3, [r3, #12]
 8001b60:	f003 0304 	and.w	r3, r3, #4
 8001b64:	2b04      	cmp	r3, #4
 8001b66:	d11b      	bne.n	8001ba0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f06f 0204 	mvn.w	r2, #4
 8001b70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2202      	movs	r2, #2
 8001b76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	699b      	ldr	r3, [r3, #24]
 8001b7e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d003      	beq.n	8001b8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b86:	6878      	ldr	r0, [r7, #4]
 8001b88:	f7fe fbf4 	bl	8000374 <HAL_TIM_IC_CaptureCallback>
 8001b8c:	e005      	b.n	8001b9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f000 fa4e 	bl	8002030 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	f000 fa54 	bl	8002042 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	691b      	ldr	r3, [r3, #16]
 8001ba6:	f003 0308 	and.w	r3, r3, #8
 8001baa:	2b08      	cmp	r3, #8
 8001bac:	d122      	bne.n	8001bf4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	68db      	ldr	r3, [r3, #12]
 8001bb4:	f003 0308 	and.w	r3, r3, #8
 8001bb8:	2b08      	cmp	r3, #8
 8001bba:	d11b      	bne.n	8001bf4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f06f 0208 	mvn.w	r2, #8
 8001bc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2204      	movs	r2, #4
 8001bca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	69db      	ldr	r3, [r3, #28]
 8001bd2:	f003 0303 	and.w	r3, r3, #3
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d003      	beq.n	8001be2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f7fe fbca 	bl	8000374 <HAL_TIM_IC_CaptureCallback>
 8001be0:	e005      	b.n	8001bee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f000 fa24 	bl	8002030 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f000 fa2a 	bl	8002042 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	691b      	ldr	r3, [r3, #16]
 8001bfa:	f003 0310 	and.w	r3, r3, #16
 8001bfe:	2b10      	cmp	r3, #16
 8001c00:	d122      	bne.n	8001c48 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	f003 0310 	and.w	r3, r3, #16
 8001c0c:	2b10      	cmp	r3, #16
 8001c0e:	d11b      	bne.n	8001c48 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f06f 0210 	mvn.w	r2, #16
 8001c18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2208      	movs	r2, #8
 8001c1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	69db      	ldr	r3, [r3, #28]
 8001c26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d003      	beq.n	8001c36 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f7fe fba0 	bl	8000374 <HAL_TIM_IC_CaptureCallback>
 8001c34:	e005      	b.n	8001c42 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f000 f9fa 	bl	8002030 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c3c:	6878      	ldr	r0, [r7, #4]
 8001c3e:	f000 fa00 	bl	8002042 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2200      	movs	r2, #0
 8001c46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	691b      	ldr	r3, [r3, #16]
 8001c4e:	f003 0301 	and.w	r3, r3, #1
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d10e      	bne.n	8001c74 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	f003 0301 	and.w	r3, r3, #1
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d107      	bne.n	8001c74 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f06f 0201 	mvn.w	r2, #1
 8001c6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f7fe fb4a 	bl	8000308 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c7e:	2b80      	cmp	r3, #128	; 0x80
 8001c80:	d10e      	bne.n	8001ca0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c8c:	2b80      	cmp	r3, #128	; 0x80
 8001c8e:	d107      	bne.n	8001ca0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001c98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f000 fc5a 	bl	8002554 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	691b      	ldr	r3, [r3, #16]
 8001ca6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001caa:	2b40      	cmp	r3, #64	; 0x40
 8001cac:	d10e      	bne.n	8001ccc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cb8:	2b40      	cmp	r3, #64	; 0x40
 8001cba:	d107      	bne.n	8001ccc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001cc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f000 f9c4 	bl	8002054 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	f003 0320 	and.w	r3, r3, #32
 8001cd6:	2b20      	cmp	r3, #32
 8001cd8:	d10e      	bne.n	8001cf8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	f003 0320 	and.w	r3, r3, #32
 8001ce4:	2b20      	cmp	r3, #32
 8001ce6:	d107      	bne.n	8001cf8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f06f 0220 	mvn.w	r2, #32
 8001cf0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	f000 fc25 	bl	8002542 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001cf8:	bf00      	nop
 8001cfa:	3708      	adds	r7, #8
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	60f8      	str	r0, [r7, #12]
 8001d08:	60b9      	str	r1, [r7, #8]
 8001d0a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d101      	bne.n	8001d1a <HAL_TIM_IC_ConfigChannel+0x1a>
 8001d16:	2302      	movs	r3, #2
 8001d18:	e08a      	b.n	8001e30 <HAL_TIM_IC_ConfigChannel+0x130>
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2201      	movs	r2, #1
 8001d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	2202      	movs	r2, #2
 8001d26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d11b      	bne.n	8001d68 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	6818      	ldr	r0, [r3, #0]
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	6819      	ldr	r1, [r3, #0]
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	685a      	ldr	r2, [r3, #4]
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	f000 f9f4 	bl	800212c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	699a      	ldr	r2, [r3, #24]
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f022 020c 	bic.w	r2, r2, #12
 8001d52:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6999      	ldr	r1, [r3, #24]
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	689a      	ldr	r2, [r3, #8]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	430a      	orrs	r2, r1
 8001d64:	619a      	str	r2, [r3, #24]
 8001d66:	e05a      	b.n	8001e1e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2b04      	cmp	r3, #4
 8001d6c:	d11c      	bne.n	8001da8 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	6818      	ldr	r0, [r3, #0]
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	6819      	ldr	r1, [r3, #0]
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	685a      	ldr	r2, [r3, #4]
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	f000 fa5d 	bl	800223c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	699a      	ldr	r2, [r3, #24]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001d90:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	6999      	ldr	r1, [r3, #24]
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	021a      	lsls	r2, r3, #8
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	430a      	orrs	r2, r1
 8001da4:	619a      	str	r2, [r3, #24]
 8001da6:	e03a      	b.n	8001e1e <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2b08      	cmp	r3, #8
 8001dac:	d11b      	bne.n	8001de6 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	6818      	ldr	r0, [r3, #0]
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	6819      	ldr	r1, [r3, #0]
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	685a      	ldr	r2, [r3, #4]
 8001dba:	68bb      	ldr	r3, [r7, #8]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	f000 faa8 	bl	8002312 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	69da      	ldr	r2, [r3, #28]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f022 020c 	bic.w	r2, r2, #12
 8001dd0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	69d9      	ldr	r1, [r3, #28]
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	689a      	ldr	r2, [r3, #8]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	430a      	orrs	r2, r1
 8001de2:	61da      	str	r2, [r3, #28]
 8001de4:	e01b      	b.n	8001e1e <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	6818      	ldr	r0, [r3, #0]
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	6819      	ldr	r1, [r3, #0]
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	685a      	ldr	r2, [r3, #4]
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	68db      	ldr	r3, [r3, #12]
 8001df6:	f000 fac7 	bl	8002388 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	69da      	ldr	r2, [r3, #28]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001e08:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	69d9      	ldr	r1, [r3, #28]
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	021a      	lsls	r2, r3, #8
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	430a      	orrs	r2, r1
 8001e1c:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	2201      	movs	r2, #1
 8001e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001e2e:	2300      	movs	r3, #0
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3710      	adds	r7, #16
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e48:	2b01      	cmp	r3, #1
 8001e4a:	d101      	bne.n	8001e50 <HAL_TIM_ConfigClockSource+0x18>
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	e0a6      	b.n	8001f9e <HAL_TIM_ConfigClockSource+0x166>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2201      	movs	r2, #1
 8001e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2202      	movs	r2, #2
 8001e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001e6e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001e76:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	68fa      	ldr	r2, [r7, #12]
 8001e7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2b40      	cmp	r3, #64	; 0x40
 8001e86:	d067      	beq.n	8001f58 <HAL_TIM_ConfigClockSource+0x120>
 8001e88:	2b40      	cmp	r3, #64	; 0x40
 8001e8a:	d80b      	bhi.n	8001ea4 <HAL_TIM_ConfigClockSource+0x6c>
 8001e8c:	2b10      	cmp	r3, #16
 8001e8e:	d073      	beq.n	8001f78 <HAL_TIM_ConfigClockSource+0x140>
 8001e90:	2b10      	cmp	r3, #16
 8001e92:	d802      	bhi.n	8001e9a <HAL_TIM_ConfigClockSource+0x62>
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d06f      	beq.n	8001f78 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8001e98:	e078      	b.n	8001f8c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001e9a:	2b20      	cmp	r3, #32
 8001e9c:	d06c      	beq.n	8001f78 <HAL_TIM_ConfigClockSource+0x140>
 8001e9e:	2b30      	cmp	r3, #48	; 0x30
 8001ea0:	d06a      	beq.n	8001f78 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8001ea2:	e073      	b.n	8001f8c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001ea4:	2b70      	cmp	r3, #112	; 0x70
 8001ea6:	d00d      	beq.n	8001ec4 <HAL_TIM_ConfigClockSource+0x8c>
 8001ea8:	2b70      	cmp	r3, #112	; 0x70
 8001eaa:	d804      	bhi.n	8001eb6 <HAL_TIM_ConfigClockSource+0x7e>
 8001eac:	2b50      	cmp	r3, #80	; 0x50
 8001eae:	d033      	beq.n	8001f18 <HAL_TIM_ConfigClockSource+0xe0>
 8001eb0:	2b60      	cmp	r3, #96	; 0x60
 8001eb2:	d041      	beq.n	8001f38 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8001eb4:	e06a      	b.n	8001f8c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001eb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001eba:	d066      	beq.n	8001f8a <HAL_TIM_ConfigClockSource+0x152>
 8001ebc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001ec0:	d017      	beq.n	8001ef2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8001ec2:	e063      	b.n	8001f8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6818      	ldr	r0, [r3, #0]
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	6899      	ldr	r1, [r3, #8]
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	685a      	ldr	r2, [r3, #4]
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	f000 faae 	bl	8002434 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001ee6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	68fa      	ldr	r2, [r7, #12]
 8001eee:	609a      	str	r2, [r3, #8]
      break;
 8001ef0:	e04c      	b.n	8001f8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6818      	ldr	r0, [r3, #0]
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	6899      	ldr	r1, [r3, #8]
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	f000 fa97 	bl	8002434 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	689a      	ldr	r2, [r3, #8]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f14:	609a      	str	r2, [r3, #8]
      break;
 8001f16:	e039      	b.n	8001f8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6818      	ldr	r0, [r3, #0]
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	6859      	ldr	r1, [r3, #4]
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	461a      	mov	r2, r3
 8001f26:	f000 f95b 	bl	80021e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	2150      	movs	r1, #80	; 0x50
 8001f30:	4618      	mov	r0, r3
 8001f32:	f000 fa65 	bl	8002400 <TIM_ITRx_SetConfig>
      break;
 8001f36:	e029      	b.n	8001f8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6818      	ldr	r0, [r3, #0]
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	6859      	ldr	r1, [r3, #4]
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	461a      	mov	r2, r3
 8001f46:	f000 f9b5 	bl	80022b4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	2160      	movs	r1, #96	; 0x60
 8001f50:	4618      	mov	r0, r3
 8001f52:	f000 fa55 	bl	8002400 <TIM_ITRx_SetConfig>
      break;
 8001f56:	e019      	b.n	8001f8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6818      	ldr	r0, [r3, #0]
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	6859      	ldr	r1, [r3, #4]
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	461a      	mov	r2, r3
 8001f66:	f000 f93b 	bl	80021e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	2140      	movs	r1, #64	; 0x40
 8001f70:	4618      	mov	r0, r3
 8001f72:	f000 fa45 	bl	8002400 <TIM_ITRx_SetConfig>
      break;
 8001f76:	e009      	b.n	8001f8c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4619      	mov	r1, r3
 8001f82:	4610      	mov	r0, r2
 8001f84:	f000 fa3c 	bl	8002400 <TIM_ITRx_SetConfig>
      break;
 8001f88:	e000      	b.n	8001f8c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8001f8a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2200      	movs	r2, #0
 8001f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3710      	adds	r7, #16
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
	...

08001fa8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	2b0c      	cmp	r3, #12
 8001fba:	d831      	bhi.n	8002020 <HAL_TIM_ReadCapturedValue+0x78>
 8001fbc:	a201      	add	r2, pc, #4	; (adr r2, 8001fc4 <HAL_TIM_ReadCapturedValue+0x1c>)
 8001fbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc2:	bf00      	nop
 8001fc4:	08001ff9 	.word	0x08001ff9
 8001fc8:	08002021 	.word	0x08002021
 8001fcc:	08002021 	.word	0x08002021
 8001fd0:	08002021 	.word	0x08002021
 8001fd4:	08002003 	.word	0x08002003
 8001fd8:	08002021 	.word	0x08002021
 8001fdc:	08002021 	.word	0x08002021
 8001fe0:	08002021 	.word	0x08002021
 8001fe4:	0800200d 	.word	0x0800200d
 8001fe8:	08002021 	.word	0x08002021
 8001fec:	08002021 	.word	0x08002021
 8001ff0:	08002021 	.word	0x08002021
 8001ff4:	08002017 	.word	0x08002017
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ffe:	60fb      	str	r3, [r7, #12]

      break;
 8002000:	e00f      	b.n	8002022 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002008:	60fb      	str	r3, [r7, #12]

      break;
 800200a:	e00a      	b.n	8002022 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002012:	60fb      	str	r3, [r7, #12]

      break;
 8002014:	e005      	b.n	8002022 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201c:	60fb      	str	r3, [r7, #12]

      break;
 800201e:	e000      	b.n	8002022 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8002020:	bf00      	nop
  }

  return tmpreg;
 8002022:	68fb      	ldr	r3, [r7, #12]
}
 8002024:	4618      	mov	r0, r3
 8002026:	3714      	adds	r7, #20
 8002028:	46bd      	mov	sp, r7
 800202a:	bc80      	pop	{r7}
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop

08002030 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	bc80      	pop	{r7}
 8002040:	4770      	bx	lr

08002042 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002042:	b480      	push	{r7}
 8002044:	b083      	sub	sp, #12
 8002046:	af00      	add	r7, sp, #0
 8002048:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800204a:	bf00      	nop
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	bc80      	pop	{r7}
 8002052:	4770      	bx	lr

08002054 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800205c:	bf00      	nop
 800205e:	370c      	adds	r7, #12
 8002060:	46bd      	mov	sp, r7
 8002062:	bc80      	pop	{r7}
 8002064:	4770      	bx	lr
	...

08002068 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002068:	b480      	push	{r7}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	4a29      	ldr	r2, [pc, #164]	; (8002120 <TIM_Base_SetConfig+0xb8>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d00b      	beq.n	8002098 <TIM_Base_SetConfig+0x30>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002086:	d007      	beq.n	8002098 <TIM_Base_SetConfig+0x30>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	4a26      	ldr	r2, [pc, #152]	; (8002124 <TIM_Base_SetConfig+0xbc>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d003      	beq.n	8002098 <TIM_Base_SetConfig+0x30>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	4a25      	ldr	r2, [pc, #148]	; (8002128 <TIM_Base_SetConfig+0xc0>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d108      	bne.n	80020aa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800209e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	68fa      	ldr	r2, [r7, #12]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a1c      	ldr	r2, [pc, #112]	; (8002120 <TIM_Base_SetConfig+0xb8>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d00b      	beq.n	80020ca <TIM_Base_SetConfig+0x62>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020b8:	d007      	beq.n	80020ca <TIM_Base_SetConfig+0x62>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a19      	ldr	r2, [pc, #100]	; (8002124 <TIM_Base_SetConfig+0xbc>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d003      	beq.n	80020ca <TIM_Base_SetConfig+0x62>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a18      	ldr	r2, [pc, #96]	; (8002128 <TIM_Base_SetConfig+0xc0>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d108      	bne.n	80020dc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	4313      	orrs	r3, r2
 80020da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	695b      	ldr	r3, [r3, #20]
 80020e6:	4313      	orrs	r3, r2
 80020e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	68fa      	ldr	r2, [r7, #12]
 80020ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	4a07      	ldr	r2, [pc, #28]	; (8002120 <TIM_Base_SetConfig+0xb8>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d103      	bne.n	8002110 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	691a      	ldr	r2, [r3, #16]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	615a      	str	r2, [r3, #20]
}
 8002116:	bf00      	nop
 8002118:	3714      	adds	r7, #20
 800211a:	46bd      	mov	sp, r7
 800211c:	bc80      	pop	{r7}
 800211e:	4770      	bx	lr
 8002120:	40012c00 	.word	0x40012c00
 8002124:	40000400 	.word	0x40000400
 8002128:	40000800 	.word	0x40000800

0800212c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800212c:	b480      	push	{r7}
 800212e:	b087      	sub	sp, #28
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
 8002138:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6a1b      	ldr	r3, [r3, #32]
 800213e:	f023 0201 	bic.w	r2, r3, #1
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	699b      	ldr	r3, [r3, #24]
 800214a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	6a1b      	ldr	r3, [r3, #32]
 8002150:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	4a1f      	ldr	r2, [pc, #124]	; (80021d4 <TIM_TI1_SetConfig+0xa8>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d00b      	beq.n	8002172 <TIM_TI1_SetConfig+0x46>
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002160:	d007      	beq.n	8002172 <TIM_TI1_SetConfig+0x46>
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	4a1c      	ldr	r2, [pc, #112]	; (80021d8 <TIM_TI1_SetConfig+0xac>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d003      	beq.n	8002172 <TIM_TI1_SetConfig+0x46>
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	4a1b      	ldr	r2, [pc, #108]	; (80021dc <TIM_TI1_SetConfig+0xb0>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d101      	bne.n	8002176 <TIM_TI1_SetConfig+0x4a>
 8002172:	2301      	movs	r3, #1
 8002174:	e000      	b.n	8002178 <TIM_TI1_SetConfig+0x4c>
 8002176:	2300      	movs	r3, #0
 8002178:	2b00      	cmp	r3, #0
 800217a:	d008      	beq.n	800218e <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	f023 0303 	bic.w	r3, r3, #3
 8002182:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8002184:	697a      	ldr	r2, [r7, #20]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4313      	orrs	r3, r2
 800218a:	617b      	str	r3, [r7, #20]
 800218c:	e003      	b.n	8002196 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	f043 0301 	orr.w	r3, r3, #1
 8002194:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800219c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	011b      	lsls	r3, r3, #4
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	697a      	ldr	r2, [r7, #20]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	f023 030a 	bic.w	r3, r3, #10
 80021b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	f003 030a 	and.w	r3, r3, #10
 80021b8:	693a      	ldr	r2, [r7, #16]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	697a      	ldr	r2, [r7, #20]
 80021c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	693a      	ldr	r2, [r7, #16]
 80021c8:	621a      	str	r2, [r3, #32]
}
 80021ca:	bf00      	nop
 80021cc:	371c      	adds	r7, #28
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bc80      	pop	{r7}
 80021d2:	4770      	bx	lr
 80021d4:	40012c00 	.word	0x40012c00
 80021d8:	40000400 	.word	0x40000400
 80021dc:	40000800 	.word	0x40000800

080021e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b087      	sub	sp, #28
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	60b9      	str	r1, [r7, #8]
 80021ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	6a1b      	ldr	r3, [r3, #32]
 80021f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	6a1b      	ldr	r3, [r3, #32]
 80021f6:	f023 0201 	bic.w	r2, r3, #1
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	699b      	ldr	r3, [r3, #24]
 8002202:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800220a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	011b      	lsls	r3, r3, #4
 8002210:	693a      	ldr	r2, [r7, #16]
 8002212:	4313      	orrs	r3, r2
 8002214:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	f023 030a 	bic.w	r3, r3, #10
 800221c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800221e:	697a      	ldr	r2, [r7, #20]
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	4313      	orrs	r3, r2
 8002224:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	697a      	ldr	r2, [r7, #20]
 8002230:	621a      	str	r2, [r3, #32]
}
 8002232:	bf00      	nop
 8002234:	371c      	adds	r7, #28
 8002236:	46bd      	mov	sp, r7
 8002238:	bc80      	pop	{r7}
 800223a:	4770      	bx	lr

0800223c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800223c:	b480      	push	{r7}
 800223e:	b087      	sub	sp, #28
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
 8002248:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	6a1b      	ldr	r3, [r3, #32]
 800224e:	f023 0210 	bic.w	r2, r3, #16
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	699b      	ldr	r3, [r3, #24]
 800225a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	6a1b      	ldr	r3, [r3, #32]
 8002260:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002268:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	021b      	lsls	r3, r3, #8
 800226e:	697a      	ldr	r2, [r7, #20]
 8002270:	4313      	orrs	r3, r2
 8002272:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800227a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	031b      	lsls	r3, r3, #12
 8002280:	b29b      	uxth	r3, r3
 8002282:	697a      	ldr	r2, [r7, #20]
 8002284:	4313      	orrs	r3, r2
 8002286:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800228e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	011b      	lsls	r3, r3, #4
 8002294:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	4313      	orrs	r3, r2
 800229c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	697a      	ldr	r2, [r7, #20]
 80022a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	621a      	str	r2, [r3, #32]
}
 80022aa:	bf00      	nop
 80022ac:	371c      	adds	r7, #28
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bc80      	pop	{r7}
 80022b2:	4770      	bx	lr

080022b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b087      	sub	sp, #28
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	60f8      	str	r0, [r7, #12]
 80022bc:	60b9      	str	r1, [r7, #8]
 80022be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	6a1b      	ldr	r3, [r3, #32]
 80022c4:	f023 0210 	bic.w	r2, r3, #16
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	699b      	ldr	r3, [r3, #24]
 80022d0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	6a1b      	ldr	r3, [r3, #32]
 80022d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80022de:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	031b      	lsls	r3, r3, #12
 80022e4:	697a      	ldr	r2, [r7, #20]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80022f0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	011b      	lsls	r3, r3, #4
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	697a      	ldr	r2, [r7, #20]
 8002300:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	693a      	ldr	r2, [r7, #16]
 8002306:	621a      	str	r2, [r3, #32]
}
 8002308:	bf00      	nop
 800230a:	371c      	adds	r7, #28
 800230c:	46bd      	mov	sp, r7
 800230e:	bc80      	pop	{r7}
 8002310:	4770      	bx	lr

08002312 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002312:	b480      	push	{r7}
 8002314:	b087      	sub	sp, #28
 8002316:	af00      	add	r7, sp, #0
 8002318:	60f8      	str	r0, [r7, #12]
 800231a:	60b9      	str	r1, [r7, #8]
 800231c:	607a      	str	r2, [r7, #4]
 800231e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	6a1b      	ldr	r3, [r3, #32]
 8002324:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	69db      	ldr	r3, [r3, #28]
 8002330:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	6a1b      	ldr	r3, [r3, #32]
 8002336:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	f023 0303 	bic.w	r3, r3, #3
 800233e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8002340:	697a      	ldr	r2, [r7, #20]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4313      	orrs	r3, r2
 8002346:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800234e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	011b      	lsls	r3, r3, #4
 8002354:	b2db      	uxtb	r3, r3
 8002356:	697a      	ldr	r2, [r7, #20]
 8002358:	4313      	orrs	r3, r2
 800235a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002362:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	021b      	lsls	r3, r3, #8
 8002368:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	4313      	orrs	r3, r2
 8002370:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	697a      	ldr	r2, [r7, #20]
 8002376:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	693a      	ldr	r2, [r7, #16]
 800237c:	621a      	str	r2, [r3, #32]
}
 800237e:	bf00      	nop
 8002380:	371c      	adds	r7, #28
 8002382:	46bd      	mov	sp, r7
 8002384:	bc80      	pop	{r7}
 8002386:	4770      	bx	lr

08002388 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002388:	b480      	push	{r7}
 800238a:	b087      	sub	sp, #28
 800238c:	af00      	add	r7, sp, #0
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	607a      	str	r2, [r7, #4]
 8002394:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	69db      	ldr	r3, [r3, #28]
 80023a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6a1b      	ldr	r3, [r3, #32]
 80023ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023b4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	021b      	lsls	r3, r3, #8
 80023ba:	697a      	ldr	r2, [r7, #20]
 80023bc:	4313      	orrs	r3, r2
 80023be:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80023c6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	031b      	lsls	r3, r3, #12
 80023cc:	b29b      	uxth	r3, r3
 80023ce:	697a      	ldr	r2, [r7, #20]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80023da:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	031b      	lsls	r3, r3, #12
 80023e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80023e4:	693a      	ldr	r2, [r7, #16]
 80023e6:	4313      	orrs	r3, r2
 80023e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	697a      	ldr	r2, [r7, #20]
 80023ee:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	693a      	ldr	r2, [r7, #16]
 80023f4:	621a      	str	r2, [r3, #32]
}
 80023f6:	bf00      	nop
 80023f8:	371c      	adds	r7, #28
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bc80      	pop	{r7}
 80023fe:	4770      	bx	lr

08002400 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002400:	b480      	push	{r7}
 8002402:	b085      	sub	sp, #20
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002416:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002418:	683a      	ldr	r2, [r7, #0]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	4313      	orrs	r3, r2
 800241e:	f043 0307 	orr.w	r3, r3, #7
 8002422:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	68fa      	ldr	r2, [r7, #12]
 8002428:	609a      	str	r2, [r3, #8]
}
 800242a:	bf00      	nop
 800242c:	3714      	adds	r7, #20
 800242e:	46bd      	mov	sp, r7
 8002430:	bc80      	pop	{r7}
 8002432:	4770      	bx	lr

08002434 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002434:	b480      	push	{r7}
 8002436:	b087      	sub	sp, #28
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
 8002440:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800244e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	021a      	lsls	r2, r3, #8
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	431a      	orrs	r2, r3
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	4313      	orrs	r3, r2
 800245c:	697a      	ldr	r2, [r7, #20]
 800245e:	4313      	orrs	r3, r2
 8002460:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	697a      	ldr	r2, [r7, #20]
 8002466:	609a      	str	r2, [r3, #8]
}
 8002468:	bf00      	nop
 800246a:	371c      	adds	r7, #28
 800246c:	46bd      	mov	sp, r7
 800246e:	bc80      	pop	{r7}
 8002470:	4770      	bx	lr

08002472 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002472:	b480      	push	{r7}
 8002474:	b087      	sub	sp, #28
 8002476:	af00      	add	r7, sp, #0
 8002478:	60f8      	str	r0, [r7, #12]
 800247a:	60b9      	str	r1, [r7, #8]
 800247c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	f003 031f 	and.w	r3, r3, #31
 8002484:	2201      	movs	r2, #1
 8002486:	fa02 f303 	lsl.w	r3, r2, r3
 800248a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	6a1a      	ldr	r2, [r3, #32]
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	43db      	mvns	r3, r3
 8002494:	401a      	ands	r2, r3
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	6a1a      	ldr	r2, [r3, #32]
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	f003 031f 	and.w	r3, r3, #31
 80024a4:	6879      	ldr	r1, [r7, #4]
 80024a6:	fa01 f303 	lsl.w	r3, r1, r3
 80024aa:	431a      	orrs	r2, r3
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	621a      	str	r2, [r3, #32]
}
 80024b0:	bf00      	nop
 80024b2:	371c      	adds	r7, #28
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bc80      	pop	{r7}
 80024b8:	4770      	bx	lr

080024ba <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80024ba:	b480      	push	{r7}
 80024bc:	b085      	sub	sp, #20
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
 80024c2:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d101      	bne.n	80024d2 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80024ce:	2302      	movs	r3, #2
 80024d0:	e032      	b.n	8002538 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2201      	movs	r2, #1
 80024d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2202      	movs	r2, #2
 80024de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024f8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	68fa      	ldr	r2, [r7, #12]
 8002500:	4313      	orrs	r3, r2
 8002502:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800250a:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	68ba      	ldr	r2, [r7, #8]
 8002512:	4313      	orrs	r3, r2
 8002514:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	68fa      	ldr	r2, [r7, #12]
 800251c:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	68ba      	ldr	r2, [r7, #8]
 8002524:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2201      	movs	r2, #1
 800252a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002536:	2300      	movs	r3, #0
}
 8002538:	4618      	mov	r0, r3
 800253a:	3714      	adds	r7, #20
 800253c:	46bd      	mov	sp, r7
 800253e:	bc80      	pop	{r7}
 8002540:	4770      	bx	lr

08002542 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002542:	b480      	push	{r7}
 8002544:	b083      	sub	sp, #12
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800254a:	bf00      	nop
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	bc80      	pop	{r7}
 8002552:	4770      	bx	lr

08002554 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002554:	b480      	push	{r7}
 8002556:	b083      	sub	sp, #12
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	bc80      	pop	{r7}
 8002564:	4770      	bx	lr

08002566 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002566:	b580      	push	{r7, lr}
 8002568:	b082      	sub	sp, #8
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d101      	bne.n	8002578 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e03f      	b.n	80025f8 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800257e:	b2db      	uxtb	r3, r3
 8002580:	2b00      	cmp	r3, #0
 8002582:	d106      	bne.n	8002592 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f7fe f9f5 	bl	800097c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2224      	movs	r2, #36	; 0x24
 8002596:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	68da      	ldr	r2, [r3, #12]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80025a8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025aa:	6878      	ldr	r0, [r7, #4]
 80025ac:	f000 f90c 	bl	80027c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	691a      	ldr	r2, [r3, #16]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80025be:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	695a      	ldr	r2, [r3, #20]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80025ce:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	68da      	ldr	r2, [r3, #12]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025de:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2200      	movs	r2, #0
 80025e4:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2220      	movs	r2, #32
 80025ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2220      	movs	r2, #32
 80025f2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3708      	adds	r7, #8
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}

08002600 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b088      	sub	sp, #32
 8002604:	af02      	add	r7, sp, #8
 8002606:	60f8      	str	r0, [r7, #12]
 8002608:	60b9      	str	r1, [r7, #8]
 800260a:	603b      	str	r3, [r7, #0]
 800260c:	4613      	mov	r3, r2
 800260e:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002610:	2300      	movs	r3, #0
 8002612:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800261a:	b2db      	uxtb	r3, r3
 800261c:	2b20      	cmp	r3, #32
 800261e:	f040 8083 	bne.w	8002728 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d002      	beq.n	800262e <HAL_UART_Transmit+0x2e>
 8002628:	88fb      	ldrh	r3, [r7, #6]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d101      	bne.n	8002632 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e07b      	b.n	800272a <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002638:	2b01      	cmp	r3, #1
 800263a:	d101      	bne.n	8002640 <HAL_UART_Transmit+0x40>
 800263c:	2302      	movs	r3, #2
 800263e:	e074      	b.n	800272a <HAL_UART_Transmit+0x12a>
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2201      	movs	r2, #1
 8002644:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2221      	movs	r2, #33	; 0x21
 8002652:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002656:	f7fe fa99 	bl	8000b8c <HAL_GetTick>
 800265a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	88fa      	ldrh	r2, [r7, #6]
 8002660:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	88fa      	ldrh	r2, [r7, #6]
 8002666:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002668:	e042      	b.n	80026f0 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800266e:	b29b      	uxth	r3, r3
 8002670:	3b01      	subs	r3, #1
 8002672:	b29a      	uxth	r2, r3
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	689b      	ldr	r3, [r3, #8]
 800267c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002680:	d122      	bne.n	80026c8 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	9300      	str	r3, [sp, #0]
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	2200      	movs	r2, #0
 800268a:	2180      	movs	r1, #128	; 0x80
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	f000 f850 	bl	8002732 <UART_WaitOnFlagUntilTimeout>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e046      	b.n	800272a <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	881b      	ldrh	r3, [r3, #0]
 80026a4:	461a      	mov	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026ae:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	691b      	ldr	r3, [r3, #16]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d103      	bne.n	80026c0 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	3302      	adds	r3, #2
 80026bc:	60bb      	str	r3, [r7, #8]
 80026be:	e017      	b.n	80026f0 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	3301      	adds	r3, #1
 80026c4:	60bb      	str	r3, [r7, #8]
 80026c6:	e013      	b.n	80026f0 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	9300      	str	r3, [sp, #0]
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	2200      	movs	r2, #0
 80026d0:	2180      	movs	r1, #128	; 0x80
 80026d2:	68f8      	ldr	r0, [r7, #12]
 80026d4:	f000 f82d 	bl	8002732 <UART_WaitOnFlagUntilTimeout>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	e023      	b.n	800272a <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	1c5a      	adds	r2, r3, #1
 80026e6:	60ba      	str	r2, [r7, #8]
 80026e8:	781a      	ldrb	r2, [r3, #0]
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d1b7      	bne.n	800266a <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	9300      	str	r3, [sp, #0]
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	2200      	movs	r2, #0
 8002702:	2140      	movs	r1, #64	; 0x40
 8002704:	68f8      	ldr	r0, [r7, #12]
 8002706:	f000 f814 	bl	8002732 <UART_WaitOnFlagUntilTimeout>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d001      	beq.n	8002714 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e00a      	b.n	800272a <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2220      	movs	r2, #32
 8002718:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2200      	movs	r2, #0
 8002720:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8002724:	2300      	movs	r3, #0
 8002726:	e000      	b.n	800272a <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002728:	2302      	movs	r3, #2
  }
}
 800272a:	4618      	mov	r0, r3
 800272c:	3718      	adds	r7, #24
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}

08002732 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002732:	b580      	push	{r7, lr}
 8002734:	b084      	sub	sp, #16
 8002736:	af00      	add	r7, sp, #0
 8002738:	60f8      	str	r0, [r7, #12]
 800273a:	60b9      	str	r1, [r7, #8]
 800273c:	603b      	str	r3, [r7, #0]
 800273e:	4613      	mov	r3, r2
 8002740:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002742:	e02c      	b.n	800279e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002744:	69bb      	ldr	r3, [r7, #24]
 8002746:	f1b3 3fff 	cmp.w	r3, #4294967295
 800274a:	d028      	beq.n	800279e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d007      	beq.n	8002762 <UART_WaitOnFlagUntilTimeout+0x30>
 8002752:	f7fe fa1b 	bl	8000b8c <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	69ba      	ldr	r2, [r7, #24]
 800275e:	429a      	cmp	r2, r3
 8002760:	d21d      	bcs.n	800279e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68da      	ldr	r2, [r3, #12]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002770:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	695a      	ldr	r2, [r3, #20]
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f022 0201 	bic.w	r2, r2, #1
 8002780:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2220      	movs	r2, #32
 8002786:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2220      	movs	r2, #32
 800278e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e00f      	b.n	80027be <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	4013      	ands	r3, r2
 80027a8:	68ba      	ldr	r2, [r7, #8]
 80027aa:	429a      	cmp	r2, r3
 80027ac:	bf0c      	ite	eq
 80027ae:	2301      	moveq	r3, #1
 80027b0:	2300      	movne	r3, #0
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	461a      	mov	r2, r3
 80027b6:	79fb      	ldrb	r3, [r7, #7]
 80027b8:	429a      	cmp	r2, r3
 80027ba:	d0c3      	beq.n	8002744 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80027bc:	2300      	movs	r3, #0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3710      	adds	r7, #16
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
	...

080027c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	691b      	ldr	r3, [r3, #16]
 80027d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	68da      	ldr	r2, [r3, #12]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	430a      	orrs	r2, r1
 80027e4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	689a      	ldr	r2, [r3, #8]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	431a      	orrs	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	695b      	ldr	r3, [r3, #20]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	68db      	ldr	r3, [r3, #12]
 80027fe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002802:	f023 030c 	bic.w	r3, r3, #12
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	6812      	ldr	r2, [r2, #0]
 800280a:	68f9      	ldr	r1, [r7, #12]
 800280c:	430b      	orrs	r3, r1
 800280e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	699a      	ldr	r2, [r3, #24]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	430a      	orrs	r2, r1
 8002824:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a52      	ldr	r2, [pc, #328]	; (8002974 <UART_SetConfig+0x1ac>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d14e      	bne.n	80028ce <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002830:	f7ff f864 	bl	80018fc <HAL_RCC_GetPCLK2Freq>
 8002834:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002836:	68ba      	ldr	r2, [r7, #8]
 8002838:	4613      	mov	r3, r2
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	4413      	add	r3, r2
 800283e:	009a      	lsls	r2, r3, #2
 8002840:	441a      	add	r2, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	fbb2 f3f3 	udiv	r3, r2, r3
 800284c:	4a4a      	ldr	r2, [pc, #296]	; (8002978 <UART_SetConfig+0x1b0>)
 800284e:	fba2 2303 	umull	r2, r3, r2, r3
 8002852:	095b      	lsrs	r3, r3, #5
 8002854:	0119      	lsls	r1, r3, #4
 8002856:	68ba      	ldr	r2, [r7, #8]
 8002858:	4613      	mov	r3, r2
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	4413      	add	r3, r2
 800285e:	009a      	lsls	r2, r3, #2
 8002860:	441a      	add	r2, r3
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	fbb2 f2f3 	udiv	r2, r2, r3
 800286c:	4b42      	ldr	r3, [pc, #264]	; (8002978 <UART_SetConfig+0x1b0>)
 800286e:	fba3 0302 	umull	r0, r3, r3, r2
 8002872:	095b      	lsrs	r3, r3, #5
 8002874:	2064      	movs	r0, #100	; 0x64
 8002876:	fb00 f303 	mul.w	r3, r0, r3
 800287a:	1ad3      	subs	r3, r2, r3
 800287c:	011b      	lsls	r3, r3, #4
 800287e:	3332      	adds	r3, #50	; 0x32
 8002880:	4a3d      	ldr	r2, [pc, #244]	; (8002978 <UART_SetConfig+0x1b0>)
 8002882:	fba2 2303 	umull	r2, r3, r2, r3
 8002886:	095b      	lsrs	r3, r3, #5
 8002888:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800288c:	4419      	add	r1, r3
 800288e:	68ba      	ldr	r2, [r7, #8]
 8002890:	4613      	mov	r3, r2
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	4413      	add	r3, r2
 8002896:	009a      	lsls	r2, r3, #2
 8002898:	441a      	add	r2, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	009b      	lsls	r3, r3, #2
 80028a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80028a4:	4b34      	ldr	r3, [pc, #208]	; (8002978 <UART_SetConfig+0x1b0>)
 80028a6:	fba3 0302 	umull	r0, r3, r3, r2
 80028aa:	095b      	lsrs	r3, r3, #5
 80028ac:	2064      	movs	r0, #100	; 0x64
 80028ae:	fb00 f303 	mul.w	r3, r0, r3
 80028b2:	1ad3      	subs	r3, r2, r3
 80028b4:	011b      	lsls	r3, r3, #4
 80028b6:	3332      	adds	r3, #50	; 0x32
 80028b8:	4a2f      	ldr	r2, [pc, #188]	; (8002978 <UART_SetConfig+0x1b0>)
 80028ba:	fba2 2303 	umull	r2, r3, r2, r3
 80028be:	095b      	lsrs	r3, r3, #5
 80028c0:	f003 020f 	and.w	r2, r3, #15
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	440a      	add	r2, r1
 80028ca:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80028cc:	e04d      	b.n	800296a <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 80028ce:	f7ff f801 	bl	80018d4 <HAL_RCC_GetPCLK1Freq>
 80028d2:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80028d4:	68ba      	ldr	r2, [r7, #8]
 80028d6:	4613      	mov	r3, r2
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	4413      	add	r3, r2
 80028dc:	009a      	lsls	r2, r3, #2
 80028de:	441a      	add	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ea:	4a23      	ldr	r2, [pc, #140]	; (8002978 <UART_SetConfig+0x1b0>)
 80028ec:	fba2 2303 	umull	r2, r3, r2, r3
 80028f0:	095b      	lsrs	r3, r3, #5
 80028f2:	0119      	lsls	r1, r3, #4
 80028f4:	68ba      	ldr	r2, [r7, #8]
 80028f6:	4613      	mov	r3, r2
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	4413      	add	r3, r2
 80028fc:	009a      	lsls	r2, r3, #2
 80028fe:	441a      	add	r2, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	009b      	lsls	r3, r3, #2
 8002906:	fbb2 f2f3 	udiv	r2, r2, r3
 800290a:	4b1b      	ldr	r3, [pc, #108]	; (8002978 <UART_SetConfig+0x1b0>)
 800290c:	fba3 0302 	umull	r0, r3, r3, r2
 8002910:	095b      	lsrs	r3, r3, #5
 8002912:	2064      	movs	r0, #100	; 0x64
 8002914:	fb00 f303 	mul.w	r3, r0, r3
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	011b      	lsls	r3, r3, #4
 800291c:	3332      	adds	r3, #50	; 0x32
 800291e:	4a16      	ldr	r2, [pc, #88]	; (8002978 <UART_SetConfig+0x1b0>)
 8002920:	fba2 2303 	umull	r2, r3, r2, r3
 8002924:	095b      	lsrs	r3, r3, #5
 8002926:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800292a:	4419      	add	r1, r3
 800292c:	68ba      	ldr	r2, [r7, #8]
 800292e:	4613      	mov	r3, r2
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	4413      	add	r3, r2
 8002934:	009a      	lsls	r2, r3, #2
 8002936:	441a      	add	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002942:	4b0d      	ldr	r3, [pc, #52]	; (8002978 <UART_SetConfig+0x1b0>)
 8002944:	fba3 0302 	umull	r0, r3, r3, r2
 8002948:	095b      	lsrs	r3, r3, #5
 800294a:	2064      	movs	r0, #100	; 0x64
 800294c:	fb00 f303 	mul.w	r3, r0, r3
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	011b      	lsls	r3, r3, #4
 8002954:	3332      	adds	r3, #50	; 0x32
 8002956:	4a08      	ldr	r2, [pc, #32]	; (8002978 <UART_SetConfig+0x1b0>)
 8002958:	fba2 2303 	umull	r2, r3, r2, r3
 800295c:	095b      	lsrs	r3, r3, #5
 800295e:	f003 020f 	and.w	r2, r3, #15
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	440a      	add	r2, r1
 8002968:	609a      	str	r2, [r3, #8]
}
 800296a:	bf00      	nop
 800296c:	3710      	adds	r7, #16
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	40013800 	.word	0x40013800
 8002978:	51eb851f 	.word	0x51eb851f

0800297c <__errno>:
 800297c:	4b01      	ldr	r3, [pc, #4]	; (8002984 <__errno+0x8>)
 800297e:	6818      	ldr	r0, [r3, #0]
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	2000000c 	.word	0x2000000c

08002988 <__libc_init_array>:
 8002988:	b570      	push	{r4, r5, r6, lr}
 800298a:	2500      	movs	r5, #0
 800298c:	4e0c      	ldr	r6, [pc, #48]	; (80029c0 <__libc_init_array+0x38>)
 800298e:	4c0d      	ldr	r4, [pc, #52]	; (80029c4 <__libc_init_array+0x3c>)
 8002990:	1ba4      	subs	r4, r4, r6
 8002992:	10a4      	asrs	r4, r4, #2
 8002994:	42a5      	cmp	r5, r4
 8002996:	d109      	bne.n	80029ac <__libc_init_array+0x24>
 8002998:	f000 ff10 	bl	80037bc <_init>
 800299c:	2500      	movs	r5, #0
 800299e:	4e0a      	ldr	r6, [pc, #40]	; (80029c8 <__libc_init_array+0x40>)
 80029a0:	4c0a      	ldr	r4, [pc, #40]	; (80029cc <__libc_init_array+0x44>)
 80029a2:	1ba4      	subs	r4, r4, r6
 80029a4:	10a4      	asrs	r4, r4, #2
 80029a6:	42a5      	cmp	r5, r4
 80029a8:	d105      	bne.n	80029b6 <__libc_init_array+0x2e>
 80029aa:	bd70      	pop	{r4, r5, r6, pc}
 80029ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029b0:	4798      	blx	r3
 80029b2:	3501      	adds	r5, #1
 80029b4:	e7ee      	b.n	8002994 <__libc_init_array+0xc>
 80029b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029ba:	4798      	blx	r3
 80029bc:	3501      	adds	r5, #1
 80029be:	e7f2      	b.n	80029a6 <__libc_init_array+0x1e>
 80029c0:	080038b4 	.word	0x080038b4
 80029c4:	080038b4 	.word	0x080038b4
 80029c8:	080038b4 	.word	0x080038b4
 80029cc:	080038b8 	.word	0x080038b8

080029d0 <memset>:
 80029d0:	4603      	mov	r3, r0
 80029d2:	4402      	add	r2, r0
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d100      	bne.n	80029da <memset+0xa>
 80029d8:	4770      	bx	lr
 80029da:	f803 1b01 	strb.w	r1, [r3], #1
 80029de:	e7f9      	b.n	80029d4 <memset+0x4>

080029e0 <iprintf>:
 80029e0:	b40f      	push	{r0, r1, r2, r3}
 80029e2:	4b0a      	ldr	r3, [pc, #40]	; (8002a0c <iprintf+0x2c>)
 80029e4:	b513      	push	{r0, r1, r4, lr}
 80029e6:	681c      	ldr	r4, [r3, #0]
 80029e8:	b124      	cbz	r4, 80029f4 <iprintf+0x14>
 80029ea:	69a3      	ldr	r3, [r4, #24]
 80029ec:	b913      	cbnz	r3, 80029f4 <iprintf+0x14>
 80029ee:	4620      	mov	r0, r4
 80029f0:	f000 f84e 	bl	8002a90 <__sinit>
 80029f4:	ab05      	add	r3, sp, #20
 80029f6:	9a04      	ldr	r2, [sp, #16]
 80029f8:	68a1      	ldr	r1, [r4, #8]
 80029fa:	4620      	mov	r0, r4
 80029fc:	9301      	str	r3, [sp, #4]
 80029fe:	f000 f953 	bl	8002ca8 <_vfiprintf_r>
 8002a02:	b002      	add	sp, #8
 8002a04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a08:	b004      	add	sp, #16
 8002a0a:	4770      	bx	lr
 8002a0c:	2000000c 	.word	0x2000000c

08002a10 <std>:
 8002a10:	2300      	movs	r3, #0
 8002a12:	b510      	push	{r4, lr}
 8002a14:	4604      	mov	r4, r0
 8002a16:	e9c0 3300 	strd	r3, r3, [r0]
 8002a1a:	6083      	str	r3, [r0, #8]
 8002a1c:	8181      	strh	r1, [r0, #12]
 8002a1e:	6643      	str	r3, [r0, #100]	; 0x64
 8002a20:	81c2      	strh	r2, [r0, #14]
 8002a22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002a26:	6183      	str	r3, [r0, #24]
 8002a28:	4619      	mov	r1, r3
 8002a2a:	2208      	movs	r2, #8
 8002a2c:	305c      	adds	r0, #92	; 0x5c
 8002a2e:	f7ff ffcf 	bl	80029d0 <memset>
 8002a32:	4b05      	ldr	r3, [pc, #20]	; (8002a48 <std+0x38>)
 8002a34:	6224      	str	r4, [r4, #32]
 8002a36:	6263      	str	r3, [r4, #36]	; 0x24
 8002a38:	4b04      	ldr	r3, [pc, #16]	; (8002a4c <std+0x3c>)
 8002a3a:	62a3      	str	r3, [r4, #40]	; 0x28
 8002a3c:	4b04      	ldr	r3, [pc, #16]	; (8002a50 <std+0x40>)
 8002a3e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002a40:	4b04      	ldr	r3, [pc, #16]	; (8002a54 <std+0x44>)
 8002a42:	6323      	str	r3, [r4, #48]	; 0x30
 8002a44:	bd10      	pop	{r4, pc}
 8002a46:	bf00      	nop
 8002a48:	08003205 	.word	0x08003205
 8002a4c:	08003227 	.word	0x08003227
 8002a50:	0800325f 	.word	0x0800325f
 8002a54:	08003283 	.word	0x08003283

08002a58 <_cleanup_r>:
 8002a58:	4901      	ldr	r1, [pc, #4]	; (8002a60 <_cleanup_r+0x8>)
 8002a5a:	f000 b885 	b.w	8002b68 <_fwalk_reent>
 8002a5e:	bf00      	nop
 8002a60:	0800355d 	.word	0x0800355d

08002a64 <__sfmoreglue>:
 8002a64:	b570      	push	{r4, r5, r6, lr}
 8002a66:	2568      	movs	r5, #104	; 0x68
 8002a68:	1e4a      	subs	r2, r1, #1
 8002a6a:	4355      	muls	r5, r2
 8002a6c:	460e      	mov	r6, r1
 8002a6e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002a72:	f000 f897 	bl	8002ba4 <_malloc_r>
 8002a76:	4604      	mov	r4, r0
 8002a78:	b140      	cbz	r0, 8002a8c <__sfmoreglue+0x28>
 8002a7a:	2100      	movs	r1, #0
 8002a7c:	e9c0 1600 	strd	r1, r6, [r0]
 8002a80:	300c      	adds	r0, #12
 8002a82:	60a0      	str	r0, [r4, #8]
 8002a84:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002a88:	f7ff ffa2 	bl	80029d0 <memset>
 8002a8c:	4620      	mov	r0, r4
 8002a8e:	bd70      	pop	{r4, r5, r6, pc}

08002a90 <__sinit>:
 8002a90:	6983      	ldr	r3, [r0, #24]
 8002a92:	b510      	push	{r4, lr}
 8002a94:	4604      	mov	r4, r0
 8002a96:	bb33      	cbnz	r3, 8002ae6 <__sinit+0x56>
 8002a98:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8002a9c:	6503      	str	r3, [r0, #80]	; 0x50
 8002a9e:	4b12      	ldr	r3, [pc, #72]	; (8002ae8 <__sinit+0x58>)
 8002aa0:	4a12      	ldr	r2, [pc, #72]	; (8002aec <__sinit+0x5c>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	6282      	str	r2, [r0, #40]	; 0x28
 8002aa6:	4298      	cmp	r0, r3
 8002aa8:	bf04      	itt	eq
 8002aaa:	2301      	moveq	r3, #1
 8002aac:	6183      	streq	r3, [r0, #24]
 8002aae:	f000 f81f 	bl	8002af0 <__sfp>
 8002ab2:	6060      	str	r0, [r4, #4]
 8002ab4:	4620      	mov	r0, r4
 8002ab6:	f000 f81b 	bl	8002af0 <__sfp>
 8002aba:	60a0      	str	r0, [r4, #8]
 8002abc:	4620      	mov	r0, r4
 8002abe:	f000 f817 	bl	8002af0 <__sfp>
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	60e0      	str	r0, [r4, #12]
 8002ac6:	2104      	movs	r1, #4
 8002ac8:	6860      	ldr	r0, [r4, #4]
 8002aca:	f7ff ffa1 	bl	8002a10 <std>
 8002ace:	2201      	movs	r2, #1
 8002ad0:	2109      	movs	r1, #9
 8002ad2:	68a0      	ldr	r0, [r4, #8]
 8002ad4:	f7ff ff9c 	bl	8002a10 <std>
 8002ad8:	2202      	movs	r2, #2
 8002ada:	2112      	movs	r1, #18
 8002adc:	68e0      	ldr	r0, [r4, #12]
 8002ade:	f7ff ff97 	bl	8002a10 <std>
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	61a3      	str	r3, [r4, #24]
 8002ae6:	bd10      	pop	{r4, pc}
 8002ae8:	0800381c 	.word	0x0800381c
 8002aec:	08002a59 	.word	0x08002a59

08002af0 <__sfp>:
 8002af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002af2:	4b1b      	ldr	r3, [pc, #108]	; (8002b60 <__sfp+0x70>)
 8002af4:	4607      	mov	r7, r0
 8002af6:	681e      	ldr	r6, [r3, #0]
 8002af8:	69b3      	ldr	r3, [r6, #24]
 8002afa:	b913      	cbnz	r3, 8002b02 <__sfp+0x12>
 8002afc:	4630      	mov	r0, r6
 8002afe:	f7ff ffc7 	bl	8002a90 <__sinit>
 8002b02:	3648      	adds	r6, #72	; 0x48
 8002b04:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	d503      	bpl.n	8002b14 <__sfp+0x24>
 8002b0c:	6833      	ldr	r3, [r6, #0]
 8002b0e:	b133      	cbz	r3, 8002b1e <__sfp+0x2e>
 8002b10:	6836      	ldr	r6, [r6, #0]
 8002b12:	e7f7      	b.n	8002b04 <__sfp+0x14>
 8002b14:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002b18:	b16d      	cbz	r5, 8002b36 <__sfp+0x46>
 8002b1a:	3468      	adds	r4, #104	; 0x68
 8002b1c:	e7f4      	b.n	8002b08 <__sfp+0x18>
 8002b1e:	2104      	movs	r1, #4
 8002b20:	4638      	mov	r0, r7
 8002b22:	f7ff ff9f 	bl	8002a64 <__sfmoreglue>
 8002b26:	6030      	str	r0, [r6, #0]
 8002b28:	2800      	cmp	r0, #0
 8002b2a:	d1f1      	bne.n	8002b10 <__sfp+0x20>
 8002b2c:	230c      	movs	r3, #12
 8002b2e:	4604      	mov	r4, r0
 8002b30:	603b      	str	r3, [r7, #0]
 8002b32:	4620      	mov	r0, r4
 8002b34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b36:	4b0b      	ldr	r3, [pc, #44]	; (8002b64 <__sfp+0x74>)
 8002b38:	6665      	str	r5, [r4, #100]	; 0x64
 8002b3a:	e9c4 5500 	strd	r5, r5, [r4]
 8002b3e:	60a5      	str	r5, [r4, #8]
 8002b40:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002b44:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002b48:	2208      	movs	r2, #8
 8002b4a:	4629      	mov	r1, r5
 8002b4c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002b50:	f7ff ff3e 	bl	80029d0 <memset>
 8002b54:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002b58:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002b5c:	e7e9      	b.n	8002b32 <__sfp+0x42>
 8002b5e:	bf00      	nop
 8002b60:	0800381c 	.word	0x0800381c
 8002b64:	ffff0001 	.word	0xffff0001

08002b68 <_fwalk_reent>:
 8002b68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b6c:	4680      	mov	r8, r0
 8002b6e:	4689      	mov	r9, r1
 8002b70:	2600      	movs	r6, #0
 8002b72:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002b76:	b914      	cbnz	r4, 8002b7e <_fwalk_reent+0x16>
 8002b78:	4630      	mov	r0, r6
 8002b7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b7e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8002b82:	3f01      	subs	r7, #1
 8002b84:	d501      	bpl.n	8002b8a <_fwalk_reent+0x22>
 8002b86:	6824      	ldr	r4, [r4, #0]
 8002b88:	e7f5      	b.n	8002b76 <_fwalk_reent+0xe>
 8002b8a:	89ab      	ldrh	r3, [r5, #12]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d907      	bls.n	8002ba0 <_fwalk_reent+0x38>
 8002b90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002b94:	3301      	adds	r3, #1
 8002b96:	d003      	beq.n	8002ba0 <_fwalk_reent+0x38>
 8002b98:	4629      	mov	r1, r5
 8002b9a:	4640      	mov	r0, r8
 8002b9c:	47c8      	blx	r9
 8002b9e:	4306      	orrs	r6, r0
 8002ba0:	3568      	adds	r5, #104	; 0x68
 8002ba2:	e7ee      	b.n	8002b82 <_fwalk_reent+0x1a>

08002ba4 <_malloc_r>:
 8002ba4:	b570      	push	{r4, r5, r6, lr}
 8002ba6:	1ccd      	adds	r5, r1, #3
 8002ba8:	f025 0503 	bic.w	r5, r5, #3
 8002bac:	3508      	adds	r5, #8
 8002bae:	2d0c      	cmp	r5, #12
 8002bb0:	bf38      	it	cc
 8002bb2:	250c      	movcc	r5, #12
 8002bb4:	2d00      	cmp	r5, #0
 8002bb6:	4606      	mov	r6, r0
 8002bb8:	db01      	blt.n	8002bbe <_malloc_r+0x1a>
 8002bba:	42a9      	cmp	r1, r5
 8002bbc:	d903      	bls.n	8002bc6 <_malloc_r+0x22>
 8002bbe:	230c      	movs	r3, #12
 8002bc0:	6033      	str	r3, [r6, #0]
 8002bc2:	2000      	movs	r0, #0
 8002bc4:	bd70      	pop	{r4, r5, r6, pc}
 8002bc6:	f000 fd77 	bl	80036b8 <__malloc_lock>
 8002bca:	4a21      	ldr	r2, [pc, #132]	; (8002c50 <_malloc_r+0xac>)
 8002bcc:	6814      	ldr	r4, [r2, #0]
 8002bce:	4621      	mov	r1, r4
 8002bd0:	b991      	cbnz	r1, 8002bf8 <_malloc_r+0x54>
 8002bd2:	4c20      	ldr	r4, [pc, #128]	; (8002c54 <_malloc_r+0xb0>)
 8002bd4:	6823      	ldr	r3, [r4, #0]
 8002bd6:	b91b      	cbnz	r3, 8002be0 <_malloc_r+0x3c>
 8002bd8:	4630      	mov	r0, r6
 8002bda:	f000 fb03 	bl	80031e4 <_sbrk_r>
 8002bde:	6020      	str	r0, [r4, #0]
 8002be0:	4629      	mov	r1, r5
 8002be2:	4630      	mov	r0, r6
 8002be4:	f000 fafe 	bl	80031e4 <_sbrk_r>
 8002be8:	1c43      	adds	r3, r0, #1
 8002bea:	d124      	bne.n	8002c36 <_malloc_r+0x92>
 8002bec:	230c      	movs	r3, #12
 8002bee:	4630      	mov	r0, r6
 8002bf0:	6033      	str	r3, [r6, #0]
 8002bf2:	f000 fd62 	bl	80036ba <__malloc_unlock>
 8002bf6:	e7e4      	b.n	8002bc2 <_malloc_r+0x1e>
 8002bf8:	680b      	ldr	r3, [r1, #0]
 8002bfa:	1b5b      	subs	r3, r3, r5
 8002bfc:	d418      	bmi.n	8002c30 <_malloc_r+0x8c>
 8002bfe:	2b0b      	cmp	r3, #11
 8002c00:	d90f      	bls.n	8002c22 <_malloc_r+0x7e>
 8002c02:	600b      	str	r3, [r1, #0]
 8002c04:	18cc      	adds	r4, r1, r3
 8002c06:	50cd      	str	r5, [r1, r3]
 8002c08:	4630      	mov	r0, r6
 8002c0a:	f000 fd56 	bl	80036ba <__malloc_unlock>
 8002c0e:	f104 000b 	add.w	r0, r4, #11
 8002c12:	1d23      	adds	r3, r4, #4
 8002c14:	f020 0007 	bic.w	r0, r0, #7
 8002c18:	1ac3      	subs	r3, r0, r3
 8002c1a:	d0d3      	beq.n	8002bc4 <_malloc_r+0x20>
 8002c1c:	425a      	negs	r2, r3
 8002c1e:	50e2      	str	r2, [r4, r3]
 8002c20:	e7d0      	b.n	8002bc4 <_malloc_r+0x20>
 8002c22:	684b      	ldr	r3, [r1, #4]
 8002c24:	428c      	cmp	r4, r1
 8002c26:	bf16      	itet	ne
 8002c28:	6063      	strne	r3, [r4, #4]
 8002c2a:	6013      	streq	r3, [r2, #0]
 8002c2c:	460c      	movne	r4, r1
 8002c2e:	e7eb      	b.n	8002c08 <_malloc_r+0x64>
 8002c30:	460c      	mov	r4, r1
 8002c32:	6849      	ldr	r1, [r1, #4]
 8002c34:	e7cc      	b.n	8002bd0 <_malloc_r+0x2c>
 8002c36:	1cc4      	adds	r4, r0, #3
 8002c38:	f024 0403 	bic.w	r4, r4, #3
 8002c3c:	42a0      	cmp	r0, r4
 8002c3e:	d005      	beq.n	8002c4c <_malloc_r+0xa8>
 8002c40:	1a21      	subs	r1, r4, r0
 8002c42:	4630      	mov	r0, r6
 8002c44:	f000 face 	bl	80031e4 <_sbrk_r>
 8002c48:	3001      	adds	r0, #1
 8002c4a:	d0cf      	beq.n	8002bec <_malloc_r+0x48>
 8002c4c:	6025      	str	r5, [r4, #0]
 8002c4e:	e7db      	b.n	8002c08 <_malloc_r+0x64>
 8002c50:	2000009c 	.word	0x2000009c
 8002c54:	200000a0 	.word	0x200000a0

08002c58 <__sfputc_r>:
 8002c58:	6893      	ldr	r3, [r2, #8]
 8002c5a:	b410      	push	{r4}
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	6093      	str	r3, [r2, #8]
 8002c62:	da07      	bge.n	8002c74 <__sfputc_r+0x1c>
 8002c64:	6994      	ldr	r4, [r2, #24]
 8002c66:	42a3      	cmp	r3, r4
 8002c68:	db01      	blt.n	8002c6e <__sfputc_r+0x16>
 8002c6a:	290a      	cmp	r1, #10
 8002c6c:	d102      	bne.n	8002c74 <__sfputc_r+0x1c>
 8002c6e:	bc10      	pop	{r4}
 8002c70:	f000 bb0c 	b.w	800328c <__swbuf_r>
 8002c74:	6813      	ldr	r3, [r2, #0]
 8002c76:	1c58      	adds	r0, r3, #1
 8002c78:	6010      	str	r0, [r2, #0]
 8002c7a:	7019      	strb	r1, [r3, #0]
 8002c7c:	4608      	mov	r0, r1
 8002c7e:	bc10      	pop	{r4}
 8002c80:	4770      	bx	lr

08002c82 <__sfputs_r>:
 8002c82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c84:	4606      	mov	r6, r0
 8002c86:	460f      	mov	r7, r1
 8002c88:	4614      	mov	r4, r2
 8002c8a:	18d5      	adds	r5, r2, r3
 8002c8c:	42ac      	cmp	r4, r5
 8002c8e:	d101      	bne.n	8002c94 <__sfputs_r+0x12>
 8002c90:	2000      	movs	r0, #0
 8002c92:	e007      	b.n	8002ca4 <__sfputs_r+0x22>
 8002c94:	463a      	mov	r2, r7
 8002c96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c9a:	4630      	mov	r0, r6
 8002c9c:	f7ff ffdc 	bl	8002c58 <__sfputc_r>
 8002ca0:	1c43      	adds	r3, r0, #1
 8002ca2:	d1f3      	bne.n	8002c8c <__sfputs_r+0xa>
 8002ca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002ca8 <_vfiprintf_r>:
 8002ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cac:	460c      	mov	r4, r1
 8002cae:	b09d      	sub	sp, #116	; 0x74
 8002cb0:	4617      	mov	r7, r2
 8002cb2:	461d      	mov	r5, r3
 8002cb4:	4606      	mov	r6, r0
 8002cb6:	b118      	cbz	r0, 8002cc0 <_vfiprintf_r+0x18>
 8002cb8:	6983      	ldr	r3, [r0, #24]
 8002cba:	b90b      	cbnz	r3, 8002cc0 <_vfiprintf_r+0x18>
 8002cbc:	f7ff fee8 	bl	8002a90 <__sinit>
 8002cc0:	4b7c      	ldr	r3, [pc, #496]	; (8002eb4 <_vfiprintf_r+0x20c>)
 8002cc2:	429c      	cmp	r4, r3
 8002cc4:	d158      	bne.n	8002d78 <_vfiprintf_r+0xd0>
 8002cc6:	6874      	ldr	r4, [r6, #4]
 8002cc8:	89a3      	ldrh	r3, [r4, #12]
 8002cca:	0718      	lsls	r0, r3, #28
 8002ccc:	d55e      	bpl.n	8002d8c <_vfiprintf_r+0xe4>
 8002cce:	6923      	ldr	r3, [r4, #16]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d05b      	beq.n	8002d8c <_vfiprintf_r+0xe4>
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	9309      	str	r3, [sp, #36]	; 0x24
 8002cd8:	2320      	movs	r3, #32
 8002cda:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002cde:	2330      	movs	r3, #48	; 0x30
 8002ce0:	f04f 0b01 	mov.w	fp, #1
 8002ce4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002ce8:	9503      	str	r5, [sp, #12]
 8002cea:	46b8      	mov	r8, r7
 8002cec:	4645      	mov	r5, r8
 8002cee:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002cf2:	b10b      	cbz	r3, 8002cf8 <_vfiprintf_r+0x50>
 8002cf4:	2b25      	cmp	r3, #37	; 0x25
 8002cf6:	d154      	bne.n	8002da2 <_vfiprintf_r+0xfa>
 8002cf8:	ebb8 0a07 	subs.w	sl, r8, r7
 8002cfc:	d00b      	beq.n	8002d16 <_vfiprintf_r+0x6e>
 8002cfe:	4653      	mov	r3, sl
 8002d00:	463a      	mov	r2, r7
 8002d02:	4621      	mov	r1, r4
 8002d04:	4630      	mov	r0, r6
 8002d06:	f7ff ffbc 	bl	8002c82 <__sfputs_r>
 8002d0a:	3001      	adds	r0, #1
 8002d0c:	f000 80c2 	beq.w	8002e94 <_vfiprintf_r+0x1ec>
 8002d10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d12:	4453      	add	r3, sl
 8002d14:	9309      	str	r3, [sp, #36]	; 0x24
 8002d16:	f898 3000 	ldrb.w	r3, [r8]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	f000 80ba 	beq.w	8002e94 <_vfiprintf_r+0x1ec>
 8002d20:	2300      	movs	r3, #0
 8002d22:	f04f 32ff 	mov.w	r2, #4294967295
 8002d26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002d2a:	9304      	str	r3, [sp, #16]
 8002d2c:	9307      	str	r3, [sp, #28]
 8002d2e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002d32:	931a      	str	r3, [sp, #104]	; 0x68
 8002d34:	46a8      	mov	r8, r5
 8002d36:	2205      	movs	r2, #5
 8002d38:	f818 1b01 	ldrb.w	r1, [r8], #1
 8002d3c:	485e      	ldr	r0, [pc, #376]	; (8002eb8 <_vfiprintf_r+0x210>)
 8002d3e:	f000 fcad 	bl	800369c <memchr>
 8002d42:	9b04      	ldr	r3, [sp, #16]
 8002d44:	bb78      	cbnz	r0, 8002da6 <_vfiprintf_r+0xfe>
 8002d46:	06d9      	lsls	r1, r3, #27
 8002d48:	bf44      	itt	mi
 8002d4a:	2220      	movmi	r2, #32
 8002d4c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002d50:	071a      	lsls	r2, r3, #28
 8002d52:	bf44      	itt	mi
 8002d54:	222b      	movmi	r2, #43	; 0x2b
 8002d56:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002d5a:	782a      	ldrb	r2, [r5, #0]
 8002d5c:	2a2a      	cmp	r2, #42	; 0x2a
 8002d5e:	d02a      	beq.n	8002db6 <_vfiprintf_r+0x10e>
 8002d60:	46a8      	mov	r8, r5
 8002d62:	2000      	movs	r0, #0
 8002d64:	250a      	movs	r5, #10
 8002d66:	9a07      	ldr	r2, [sp, #28]
 8002d68:	4641      	mov	r1, r8
 8002d6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d6e:	3b30      	subs	r3, #48	; 0x30
 8002d70:	2b09      	cmp	r3, #9
 8002d72:	d969      	bls.n	8002e48 <_vfiprintf_r+0x1a0>
 8002d74:	b360      	cbz	r0, 8002dd0 <_vfiprintf_r+0x128>
 8002d76:	e024      	b.n	8002dc2 <_vfiprintf_r+0x11a>
 8002d78:	4b50      	ldr	r3, [pc, #320]	; (8002ebc <_vfiprintf_r+0x214>)
 8002d7a:	429c      	cmp	r4, r3
 8002d7c:	d101      	bne.n	8002d82 <_vfiprintf_r+0xda>
 8002d7e:	68b4      	ldr	r4, [r6, #8]
 8002d80:	e7a2      	b.n	8002cc8 <_vfiprintf_r+0x20>
 8002d82:	4b4f      	ldr	r3, [pc, #316]	; (8002ec0 <_vfiprintf_r+0x218>)
 8002d84:	429c      	cmp	r4, r3
 8002d86:	bf08      	it	eq
 8002d88:	68f4      	ldreq	r4, [r6, #12]
 8002d8a:	e79d      	b.n	8002cc8 <_vfiprintf_r+0x20>
 8002d8c:	4621      	mov	r1, r4
 8002d8e:	4630      	mov	r0, r6
 8002d90:	f000 fae0 	bl	8003354 <__swsetup_r>
 8002d94:	2800      	cmp	r0, #0
 8002d96:	d09d      	beq.n	8002cd4 <_vfiprintf_r+0x2c>
 8002d98:	f04f 30ff 	mov.w	r0, #4294967295
 8002d9c:	b01d      	add	sp, #116	; 0x74
 8002d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002da2:	46a8      	mov	r8, r5
 8002da4:	e7a2      	b.n	8002cec <_vfiprintf_r+0x44>
 8002da6:	4a44      	ldr	r2, [pc, #272]	; (8002eb8 <_vfiprintf_r+0x210>)
 8002da8:	4645      	mov	r5, r8
 8002daa:	1a80      	subs	r0, r0, r2
 8002dac:	fa0b f000 	lsl.w	r0, fp, r0
 8002db0:	4318      	orrs	r0, r3
 8002db2:	9004      	str	r0, [sp, #16]
 8002db4:	e7be      	b.n	8002d34 <_vfiprintf_r+0x8c>
 8002db6:	9a03      	ldr	r2, [sp, #12]
 8002db8:	1d11      	adds	r1, r2, #4
 8002dba:	6812      	ldr	r2, [r2, #0]
 8002dbc:	9103      	str	r1, [sp, #12]
 8002dbe:	2a00      	cmp	r2, #0
 8002dc0:	db01      	blt.n	8002dc6 <_vfiprintf_r+0x11e>
 8002dc2:	9207      	str	r2, [sp, #28]
 8002dc4:	e004      	b.n	8002dd0 <_vfiprintf_r+0x128>
 8002dc6:	4252      	negs	r2, r2
 8002dc8:	f043 0302 	orr.w	r3, r3, #2
 8002dcc:	9207      	str	r2, [sp, #28]
 8002dce:	9304      	str	r3, [sp, #16]
 8002dd0:	f898 3000 	ldrb.w	r3, [r8]
 8002dd4:	2b2e      	cmp	r3, #46	; 0x2e
 8002dd6:	d10e      	bne.n	8002df6 <_vfiprintf_r+0x14e>
 8002dd8:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002ddc:	2b2a      	cmp	r3, #42	; 0x2a
 8002dde:	d138      	bne.n	8002e52 <_vfiprintf_r+0x1aa>
 8002de0:	9b03      	ldr	r3, [sp, #12]
 8002de2:	f108 0802 	add.w	r8, r8, #2
 8002de6:	1d1a      	adds	r2, r3, #4
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	9203      	str	r2, [sp, #12]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	bfb8      	it	lt
 8002df0:	f04f 33ff 	movlt.w	r3, #4294967295
 8002df4:	9305      	str	r3, [sp, #20]
 8002df6:	4d33      	ldr	r5, [pc, #204]	; (8002ec4 <_vfiprintf_r+0x21c>)
 8002df8:	2203      	movs	r2, #3
 8002dfa:	f898 1000 	ldrb.w	r1, [r8]
 8002dfe:	4628      	mov	r0, r5
 8002e00:	f000 fc4c 	bl	800369c <memchr>
 8002e04:	b140      	cbz	r0, 8002e18 <_vfiprintf_r+0x170>
 8002e06:	2340      	movs	r3, #64	; 0x40
 8002e08:	1b40      	subs	r0, r0, r5
 8002e0a:	fa03 f000 	lsl.w	r0, r3, r0
 8002e0e:	9b04      	ldr	r3, [sp, #16]
 8002e10:	f108 0801 	add.w	r8, r8, #1
 8002e14:	4303      	orrs	r3, r0
 8002e16:	9304      	str	r3, [sp, #16]
 8002e18:	f898 1000 	ldrb.w	r1, [r8]
 8002e1c:	2206      	movs	r2, #6
 8002e1e:	482a      	ldr	r0, [pc, #168]	; (8002ec8 <_vfiprintf_r+0x220>)
 8002e20:	f108 0701 	add.w	r7, r8, #1
 8002e24:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002e28:	f000 fc38 	bl	800369c <memchr>
 8002e2c:	2800      	cmp	r0, #0
 8002e2e:	d037      	beq.n	8002ea0 <_vfiprintf_r+0x1f8>
 8002e30:	4b26      	ldr	r3, [pc, #152]	; (8002ecc <_vfiprintf_r+0x224>)
 8002e32:	bb1b      	cbnz	r3, 8002e7c <_vfiprintf_r+0x1d4>
 8002e34:	9b03      	ldr	r3, [sp, #12]
 8002e36:	3307      	adds	r3, #7
 8002e38:	f023 0307 	bic.w	r3, r3, #7
 8002e3c:	3308      	adds	r3, #8
 8002e3e:	9303      	str	r3, [sp, #12]
 8002e40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e42:	444b      	add	r3, r9
 8002e44:	9309      	str	r3, [sp, #36]	; 0x24
 8002e46:	e750      	b.n	8002cea <_vfiprintf_r+0x42>
 8002e48:	fb05 3202 	mla	r2, r5, r2, r3
 8002e4c:	2001      	movs	r0, #1
 8002e4e:	4688      	mov	r8, r1
 8002e50:	e78a      	b.n	8002d68 <_vfiprintf_r+0xc0>
 8002e52:	2300      	movs	r3, #0
 8002e54:	250a      	movs	r5, #10
 8002e56:	4619      	mov	r1, r3
 8002e58:	f108 0801 	add.w	r8, r8, #1
 8002e5c:	9305      	str	r3, [sp, #20]
 8002e5e:	4640      	mov	r0, r8
 8002e60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002e64:	3a30      	subs	r2, #48	; 0x30
 8002e66:	2a09      	cmp	r2, #9
 8002e68:	d903      	bls.n	8002e72 <_vfiprintf_r+0x1ca>
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d0c3      	beq.n	8002df6 <_vfiprintf_r+0x14e>
 8002e6e:	9105      	str	r1, [sp, #20]
 8002e70:	e7c1      	b.n	8002df6 <_vfiprintf_r+0x14e>
 8002e72:	fb05 2101 	mla	r1, r5, r1, r2
 8002e76:	2301      	movs	r3, #1
 8002e78:	4680      	mov	r8, r0
 8002e7a:	e7f0      	b.n	8002e5e <_vfiprintf_r+0x1b6>
 8002e7c:	ab03      	add	r3, sp, #12
 8002e7e:	9300      	str	r3, [sp, #0]
 8002e80:	4622      	mov	r2, r4
 8002e82:	4b13      	ldr	r3, [pc, #76]	; (8002ed0 <_vfiprintf_r+0x228>)
 8002e84:	a904      	add	r1, sp, #16
 8002e86:	4630      	mov	r0, r6
 8002e88:	f3af 8000 	nop.w
 8002e8c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002e90:	4681      	mov	r9, r0
 8002e92:	d1d5      	bne.n	8002e40 <_vfiprintf_r+0x198>
 8002e94:	89a3      	ldrh	r3, [r4, #12]
 8002e96:	065b      	lsls	r3, r3, #25
 8002e98:	f53f af7e 	bmi.w	8002d98 <_vfiprintf_r+0xf0>
 8002e9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002e9e:	e77d      	b.n	8002d9c <_vfiprintf_r+0xf4>
 8002ea0:	ab03      	add	r3, sp, #12
 8002ea2:	9300      	str	r3, [sp, #0]
 8002ea4:	4622      	mov	r2, r4
 8002ea6:	4b0a      	ldr	r3, [pc, #40]	; (8002ed0 <_vfiprintf_r+0x228>)
 8002ea8:	a904      	add	r1, sp, #16
 8002eaa:	4630      	mov	r0, r6
 8002eac:	f000 f888 	bl	8002fc0 <_printf_i>
 8002eb0:	e7ec      	b.n	8002e8c <_vfiprintf_r+0x1e4>
 8002eb2:	bf00      	nop
 8002eb4:	08003840 	.word	0x08003840
 8002eb8:	08003880 	.word	0x08003880
 8002ebc:	08003860 	.word	0x08003860
 8002ec0:	08003820 	.word	0x08003820
 8002ec4:	08003886 	.word	0x08003886
 8002ec8:	0800388a 	.word	0x0800388a
 8002ecc:	00000000 	.word	0x00000000
 8002ed0:	08002c83 	.word	0x08002c83

08002ed4 <_printf_common>:
 8002ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ed8:	4691      	mov	r9, r2
 8002eda:	461f      	mov	r7, r3
 8002edc:	688a      	ldr	r2, [r1, #8]
 8002ede:	690b      	ldr	r3, [r1, #16]
 8002ee0:	4606      	mov	r6, r0
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	bfb8      	it	lt
 8002ee6:	4613      	movlt	r3, r2
 8002ee8:	f8c9 3000 	str.w	r3, [r9]
 8002eec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002ef0:	460c      	mov	r4, r1
 8002ef2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002ef6:	b112      	cbz	r2, 8002efe <_printf_common+0x2a>
 8002ef8:	3301      	adds	r3, #1
 8002efa:	f8c9 3000 	str.w	r3, [r9]
 8002efe:	6823      	ldr	r3, [r4, #0]
 8002f00:	0699      	lsls	r1, r3, #26
 8002f02:	bf42      	ittt	mi
 8002f04:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002f08:	3302      	addmi	r3, #2
 8002f0a:	f8c9 3000 	strmi.w	r3, [r9]
 8002f0e:	6825      	ldr	r5, [r4, #0]
 8002f10:	f015 0506 	ands.w	r5, r5, #6
 8002f14:	d107      	bne.n	8002f26 <_printf_common+0x52>
 8002f16:	f104 0a19 	add.w	sl, r4, #25
 8002f1a:	68e3      	ldr	r3, [r4, #12]
 8002f1c:	f8d9 2000 	ldr.w	r2, [r9]
 8002f20:	1a9b      	subs	r3, r3, r2
 8002f22:	42ab      	cmp	r3, r5
 8002f24:	dc29      	bgt.n	8002f7a <_printf_common+0xa6>
 8002f26:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002f2a:	6822      	ldr	r2, [r4, #0]
 8002f2c:	3300      	adds	r3, #0
 8002f2e:	bf18      	it	ne
 8002f30:	2301      	movne	r3, #1
 8002f32:	0692      	lsls	r2, r2, #26
 8002f34:	d42e      	bmi.n	8002f94 <_printf_common+0xc0>
 8002f36:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002f3a:	4639      	mov	r1, r7
 8002f3c:	4630      	mov	r0, r6
 8002f3e:	47c0      	blx	r8
 8002f40:	3001      	adds	r0, #1
 8002f42:	d021      	beq.n	8002f88 <_printf_common+0xb4>
 8002f44:	6823      	ldr	r3, [r4, #0]
 8002f46:	68e5      	ldr	r5, [r4, #12]
 8002f48:	f003 0306 	and.w	r3, r3, #6
 8002f4c:	2b04      	cmp	r3, #4
 8002f4e:	bf18      	it	ne
 8002f50:	2500      	movne	r5, #0
 8002f52:	f8d9 2000 	ldr.w	r2, [r9]
 8002f56:	f04f 0900 	mov.w	r9, #0
 8002f5a:	bf08      	it	eq
 8002f5c:	1aad      	subeq	r5, r5, r2
 8002f5e:	68a3      	ldr	r3, [r4, #8]
 8002f60:	6922      	ldr	r2, [r4, #16]
 8002f62:	bf08      	it	eq
 8002f64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	bfc4      	itt	gt
 8002f6c:	1a9b      	subgt	r3, r3, r2
 8002f6e:	18ed      	addgt	r5, r5, r3
 8002f70:	341a      	adds	r4, #26
 8002f72:	454d      	cmp	r5, r9
 8002f74:	d11a      	bne.n	8002fac <_printf_common+0xd8>
 8002f76:	2000      	movs	r0, #0
 8002f78:	e008      	b.n	8002f8c <_printf_common+0xb8>
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	4652      	mov	r2, sl
 8002f7e:	4639      	mov	r1, r7
 8002f80:	4630      	mov	r0, r6
 8002f82:	47c0      	blx	r8
 8002f84:	3001      	adds	r0, #1
 8002f86:	d103      	bne.n	8002f90 <_printf_common+0xbc>
 8002f88:	f04f 30ff 	mov.w	r0, #4294967295
 8002f8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f90:	3501      	adds	r5, #1
 8002f92:	e7c2      	b.n	8002f1a <_printf_common+0x46>
 8002f94:	2030      	movs	r0, #48	; 0x30
 8002f96:	18e1      	adds	r1, r4, r3
 8002f98:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002f9c:	1c5a      	adds	r2, r3, #1
 8002f9e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002fa2:	4422      	add	r2, r4
 8002fa4:	3302      	adds	r3, #2
 8002fa6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002faa:	e7c4      	b.n	8002f36 <_printf_common+0x62>
 8002fac:	2301      	movs	r3, #1
 8002fae:	4622      	mov	r2, r4
 8002fb0:	4639      	mov	r1, r7
 8002fb2:	4630      	mov	r0, r6
 8002fb4:	47c0      	blx	r8
 8002fb6:	3001      	adds	r0, #1
 8002fb8:	d0e6      	beq.n	8002f88 <_printf_common+0xb4>
 8002fba:	f109 0901 	add.w	r9, r9, #1
 8002fbe:	e7d8      	b.n	8002f72 <_printf_common+0x9e>

08002fc0 <_printf_i>:
 8002fc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002fc4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002fc8:	460c      	mov	r4, r1
 8002fca:	7e09      	ldrb	r1, [r1, #24]
 8002fcc:	b085      	sub	sp, #20
 8002fce:	296e      	cmp	r1, #110	; 0x6e
 8002fd0:	4617      	mov	r7, r2
 8002fd2:	4606      	mov	r6, r0
 8002fd4:	4698      	mov	r8, r3
 8002fd6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002fd8:	f000 80b3 	beq.w	8003142 <_printf_i+0x182>
 8002fdc:	d822      	bhi.n	8003024 <_printf_i+0x64>
 8002fde:	2963      	cmp	r1, #99	; 0x63
 8002fe0:	d036      	beq.n	8003050 <_printf_i+0x90>
 8002fe2:	d80a      	bhi.n	8002ffa <_printf_i+0x3a>
 8002fe4:	2900      	cmp	r1, #0
 8002fe6:	f000 80b9 	beq.w	800315c <_printf_i+0x19c>
 8002fea:	2958      	cmp	r1, #88	; 0x58
 8002fec:	f000 8083 	beq.w	80030f6 <_printf_i+0x136>
 8002ff0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ff4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002ff8:	e032      	b.n	8003060 <_printf_i+0xa0>
 8002ffa:	2964      	cmp	r1, #100	; 0x64
 8002ffc:	d001      	beq.n	8003002 <_printf_i+0x42>
 8002ffe:	2969      	cmp	r1, #105	; 0x69
 8003000:	d1f6      	bne.n	8002ff0 <_printf_i+0x30>
 8003002:	6820      	ldr	r0, [r4, #0]
 8003004:	6813      	ldr	r3, [r2, #0]
 8003006:	0605      	lsls	r5, r0, #24
 8003008:	f103 0104 	add.w	r1, r3, #4
 800300c:	d52a      	bpl.n	8003064 <_printf_i+0xa4>
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	6011      	str	r1, [r2, #0]
 8003012:	2b00      	cmp	r3, #0
 8003014:	da03      	bge.n	800301e <_printf_i+0x5e>
 8003016:	222d      	movs	r2, #45	; 0x2d
 8003018:	425b      	negs	r3, r3
 800301a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800301e:	486f      	ldr	r0, [pc, #444]	; (80031dc <_printf_i+0x21c>)
 8003020:	220a      	movs	r2, #10
 8003022:	e039      	b.n	8003098 <_printf_i+0xd8>
 8003024:	2973      	cmp	r1, #115	; 0x73
 8003026:	f000 809d 	beq.w	8003164 <_printf_i+0x1a4>
 800302a:	d808      	bhi.n	800303e <_printf_i+0x7e>
 800302c:	296f      	cmp	r1, #111	; 0x6f
 800302e:	d020      	beq.n	8003072 <_printf_i+0xb2>
 8003030:	2970      	cmp	r1, #112	; 0x70
 8003032:	d1dd      	bne.n	8002ff0 <_printf_i+0x30>
 8003034:	6823      	ldr	r3, [r4, #0]
 8003036:	f043 0320 	orr.w	r3, r3, #32
 800303a:	6023      	str	r3, [r4, #0]
 800303c:	e003      	b.n	8003046 <_printf_i+0x86>
 800303e:	2975      	cmp	r1, #117	; 0x75
 8003040:	d017      	beq.n	8003072 <_printf_i+0xb2>
 8003042:	2978      	cmp	r1, #120	; 0x78
 8003044:	d1d4      	bne.n	8002ff0 <_printf_i+0x30>
 8003046:	2378      	movs	r3, #120	; 0x78
 8003048:	4865      	ldr	r0, [pc, #404]	; (80031e0 <_printf_i+0x220>)
 800304a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800304e:	e055      	b.n	80030fc <_printf_i+0x13c>
 8003050:	6813      	ldr	r3, [r2, #0]
 8003052:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003056:	1d19      	adds	r1, r3, #4
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	6011      	str	r1, [r2, #0]
 800305c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003060:	2301      	movs	r3, #1
 8003062:	e08c      	b.n	800317e <_printf_i+0x1be>
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f010 0f40 	tst.w	r0, #64	; 0x40
 800306a:	6011      	str	r1, [r2, #0]
 800306c:	bf18      	it	ne
 800306e:	b21b      	sxthne	r3, r3
 8003070:	e7cf      	b.n	8003012 <_printf_i+0x52>
 8003072:	6813      	ldr	r3, [r2, #0]
 8003074:	6825      	ldr	r5, [r4, #0]
 8003076:	1d18      	adds	r0, r3, #4
 8003078:	6010      	str	r0, [r2, #0]
 800307a:	0628      	lsls	r0, r5, #24
 800307c:	d501      	bpl.n	8003082 <_printf_i+0xc2>
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	e002      	b.n	8003088 <_printf_i+0xc8>
 8003082:	0668      	lsls	r0, r5, #25
 8003084:	d5fb      	bpl.n	800307e <_printf_i+0xbe>
 8003086:	881b      	ldrh	r3, [r3, #0]
 8003088:	296f      	cmp	r1, #111	; 0x6f
 800308a:	bf14      	ite	ne
 800308c:	220a      	movne	r2, #10
 800308e:	2208      	moveq	r2, #8
 8003090:	4852      	ldr	r0, [pc, #328]	; (80031dc <_printf_i+0x21c>)
 8003092:	2100      	movs	r1, #0
 8003094:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003098:	6865      	ldr	r5, [r4, #4]
 800309a:	2d00      	cmp	r5, #0
 800309c:	60a5      	str	r5, [r4, #8]
 800309e:	f2c0 8095 	blt.w	80031cc <_printf_i+0x20c>
 80030a2:	6821      	ldr	r1, [r4, #0]
 80030a4:	f021 0104 	bic.w	r1, r1, #4
 80030a8:	6021      	str	r1, [r4, #0]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d13d      	bne.n	800312a <_printf_i+0x16a>
 80030ae:	2d00      	cmp	r5, #0
 80030b0:	f040 808e 	bne.w	80031d0 <_printf_i+0x210>
 80030b4:	4665      	mov	r5, ip
 80030b6:	2a08      	cmp	r2, #8
 80030b8:	d10b      	bne.n	80030d2 <_printf_i+0x112>
 80030ba:	6823      	ldr	r3, [r4, #0]
 80030bc:	07db      	lsls	r3, r3, #31
 80030be:	d508      	bpl.n	80030d2 <_printf_i+0x112>
 80030c0:	6923      	ldr	r3, [r4, #16]
 80030c2:	6862      	ldr	r2, [r4, #4]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	bfde      	ittt	le
 80030c8:	2330      	movle	r3, #48	; 0x30
 80030ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 80030ce:	f105 35ff 	addle.w	r5, r5, #4294967295
 80030d2:	ebac 0305 	sub.w	r3, ip, r5
 80030d6:	6123      	str	r3, [r4, #16]
 80030d8:	f8cd 8000 	str.w	r8, [sp]
 80030dc:	463b      	mov	r3, r7
 80030de:	aa03      	add	r2, sp, #12
 80030e0:	4621      	mov	r1, r4
 80030e2:	4630      	mov	r0, r6
 80030e4:	f7ff fef6 	bl	8002ed4 <_printf_common>
 80030e8:	3001      	adds	r0, #1
 80030ea:	d14d      	bne.n	8003188 <_printf_i+0x1c8>
 80030ec:	f04f 30ff 	mov.w	r0, #4294967295
 80030f0:	b005      	add	sp, #20
 80030f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80030f6:	4839      	ldr	r0, [pc, #228]	; (80031dc <_printf_i+0x21c>)
 80030f8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80030fc:	6813      	ldr	r3, [r2, #0]
 80030fe:	6821      	ldr	r1, [r4, #0]
 8003100:	1d1d      	adds	r5, r3, #4
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	6015      	str	r5, [r2, #0]
 8003106:	060a      	lsls	r2, r1, #24
 8003108:	d50b      	bpl.n	8003122 <_printf_i+0x162>
 800310a:	07ca      	lsls	r2, r1, #31
 800310c:	bf44      	itt	mi
 800310e:	f041 0120 	orrmi.w	r1, r1, #32
 8003112:	6021      	strmi	r1, [r4, #0]
 8003114:	b91b      	cbnz	r3, 800311e <_printf_i+0x15e>
 8003116:	6822      	ldr	r2, [r4, #0]
 8003118:	f022 0220 	bic.w	r2, r2, #32
 800311c:	6022      	str	r2, [r4, #0]
 800311e:	2210      	movs	r2, #16
 8003120:	e7b7      	b.n	8003092 <_printf_i+0xd2>
 8003122:	064d      	lsls	r5, r1, #25
 8003124:	bf48      	it	mi
 8003126:	b29b      	uxthmi	r3, r3
 8003128:	e7ef      	b.n	800310a <_printf_i+0x14a>
 800312a:	4665      	mov	r5, ip
 800312c:	fbb3 f1f2 	udiv	r1, r3, r2
 8003130:	fb02 3311 	mls	r3, r2, r1, r3
 8003134:	5cc3      	ldrb	r3, [r0, r3]
 8003136:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800313a:	460b      	mov	r3, r1
 800313c:	2900      	cmp	r1, #0
 800313e:	d1f5      	bne.n	800312c <_printf_i+0x16c>
 8003140:	e7b9      	b.n	80030b6 <_printf_i+0xf6>
 8003142:	6813      	ldr	r3, [r2, #0]
 8003144:	6825      	ldr	r5, [r4, #0]
 8003146:	1d18      	adds	r0, r3, #4
 8003148:	6961      	ldr	r1, [r4, #20]
 800314a:	6010      	str	r0, [r2, #0]
 800314c:	0628      	lsls	r0, r5, #24
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	d501      	bpl.n	8003156 <_printf_i+0x196>
 8003152:	6019      	str	r1, [r3, #0]
 8003154:	e002      	b.n	800315c <_printf_i+0x19c>
 8003156:	066a      	lsls	r2, r5, #25
 8003158:	d5fb      	bpl.n	8003152 <_printf_i+0x192>
 800315a:	8019      	strh	r1, [r3, #0]
 800315c:	2300      	movs	r3, #0
 800315e:	4665      	mov	r5, ip
 8003160:	6123      	str	r3, [r4, #16]
 8003162:	e7b9      	b.n	80030d8 <_printf_i+0x118>
 8003164:	6813      	ldr	r3, [r2, #0]
 8003166:	1d19      	adds	r1, r3, #4
 8003168:	6011      	str	r1, [r2, #0]
 800316a:	681d      	ldr	r5, [r3, #0]
 800316c:	6862      	ldr	r2, [r4, #4]
 800316e:	2100      	movs	r1, #0
 8003170:	4628      	mov	r0, r5
 8003172:	f000 fa93 	bl	800369c <memchr>
 8003176:	b108      	cbz	r0, 800317c <_printf_i+0x1bc>
 8003178:	1b40      	subs	r0, r0, r5
 800317a:	6060      	str	r0, [r4, #4]
 800317c:	6863      	ldr	r3, [r4, #4]
 800317e:	6123      	str	r3, [r4, #16]
 8003180:	2300      	movs	r3, #0
 8003182:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003186:	e7a7      	b.n	80030d8 <_printf_i+0x118>
 8003188:	6923      	ldr	r3, [r4, #16]
 800318a:	462a      	mov	r2, r5
 800318c:	4639      	mov	r1, r7
 800318e:	4630      	mov	r0, r6
 8003190:	47c0      	blx	r8
 8003192:	3001      	adds	r0, #1
 8003194:	d0aa      	beq.n	80030ec <_printf_i+0x12c>
 8003196:	6823      	ldr	r3, [r4, #0]
 8003198:	079b      	lsls	r3, r3, #30
 800319a:	d413      	bmi.n	80031c4 <_printf_i+0x204>
 800319c:	68e0      	ldr	r0, [r4, #12]
 800319e:	9b03      	ldr	r3, [sp, #12]
 80031a0:	4298      	cmp	r0, r3
 80031a2:	bfb8      	it	lt
 80031a4:	4618      	movlt	r0, r3
 80031a6:	e7a3      	b.n	80030f0 <_printf_i+0x130>
 80031a8:	2301      	movs	r3, #1
 80031aa:	464a      	mov	r2, r9
 80031ac:	4639      	mov	r1, r7
 80031ae:	4630      	mov	r0, r6
 80031b0:	47c0      	blx	r8
 80031b2:	3001      	adds	r0, #1
 80031b4:	d09a      	beq.n	80030ec <_printf_i+0x12c>
 80031b6:	3501      	adds	r5, #1
 80031b8:	68e3      	ldr	r3, [r4, #12]
 80031ba:	9a03      	ldr	r2, [sp, #12]
 80031bc:	1a9b      	subs	r3, r3, r2
 80031be:	42ab      	cmp	r3, r5
 80031c0:	dcf2      	bgt.n	80031a8 <_printf_i+0x1e8>
 80031c2:	e7eb      	b.n	800319c <_printf_i+0x1dc>
 80031c4:	2500      	movs	r5, #0
 80031c6:	f104 0919 	add.w	r9, r4, #25
 80031ca:	e7f5      	b.n	80031b8 <_printf_i+0x1f8>
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d1ac      	bne.n	800312a <_printf_i+0x16a>
 80031d0:	7803      	ldrb	r3, [r0, #0]
 80031d2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80031d6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80031da:	e76c      	b.n	80030b6 <_printf_i+0xf6>
 80031dc:	08003891 	.word	0x08003891
 80031e0:	080038a2 	.word	0x080038a2

080031e4 <_sbrk_r>:
 80031e4:	b538      	push	{r3, r4, r5, lr}
 80031e6:	2300      	movs	r3, #0
 80031e8:	4c05      	ldr	r4, [pc, #20]	; (8003200 <_sbrk_r+0x1c>)
 80031ea:	4605      	mov	r5, r0
 80031ec:	4608      	mov	r0, r1
 80031ee:	6023      	str	r3, [r4, #0]
 80031f0:	f7fd fa5c 	bl	80006ac <_sbrk>
 80031f4:	1c43      	adds	r3, r0, #1
 80031f6:	d102      	bne.n	80031fe <_sbrk_r+0x1a>
 80031f8:	6823      	ldr	r3, [r4, #0]
 80031fa:	b103      	cbz	r3, 80031fe <_sbrk_r+0x1a>
 80031fc:	602b      	str	r3, [r5, #0]
 80031fe:	bd38      	pop	{r3, r4, r5, pc}
 8003200:	2000016c 	.word	0x2000016c

08003204 <__sread>:
 8003204:	b510      	push	{r4, lr}
 8003206:	460c      	mov	r4, r1
 8003208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800320c:	f000 faa2 	bl	8003754 <_read_r>
 8003210:	2800      	cmp	r0, #0
 8003212:	bfab      	itete	ge
 8003214:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003216:	89a3      	ldrhlt	r3, [r4, #12]
 8003218:	181b      	addge	r3, r3, r0
 800321a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800321e:	bfac      	ite	ge
 8003220:	6563      	strge	r3, [r4, #84]	; 0x54
 8003222:	81a3      	strhlt	r3, [r4, #12]
 8003224:	bd10      	pop	{r4, pc}

08003226 <__swrite>:
 8003226:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800322a:	461f      	mov	r7, r3
 800322c:	898b      	ldrh	r3, [r1, #12]
 800322e:	4605      	mov	r5, r0
 8003230:	05db      	lsls	r3, r3, #23
 8003232:	460c      	mov	r4, r1
 8003234:	4616      	mov	r6, r2
 8003236:	d505      	bpl.n	8003244 <__swrite+0x1e>
 8003238:	2302      	movs	r3, #2
 800323a:	2200      	movs	r2, #0
 800323c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003240:	f000 f9b6 	bl	80035b0 <_lseek_r>
 8003244:	89a3      	ldrh	r3, [r4, #12]
 8003246:	4632      	mov	r2, r6
 8003248:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800324c:	81a3      	strh	r3, [r4, #12]
 800324e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003252:	463b      	mov	r3, r7
 8003254:	4628      	mov	r0, r5
 8003256:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800325a:	f000 b869 	b.w	8003330 <_write_r>

0800325e <__sseek>:
 800325e:	b510      	push	{r4, lr}
 8003260:	460c      	mov	r4, r1
 8003262:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003266:	f000 f9a3 	bl	80035b0 <_lseek_r>
 800326a:	1c43      	adds	r3, r0, #1
 800326c:	89a3      	ldrh	r3, [r4, #12]
 800326e:	bf15      	itete	ne
 8003270:	6560      	strne	r0, [r4, #84]	; 0x54
 8003272:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003276:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800327a:	81a3      	strheq	r3, [r4, #12]
 800327c:	bf18      	it	ne
 800327e:	81a3      	strhne	r3, [r4, #12]
 8003280:	bd10      	pop	{r4, pc}

08003282 <__sclose>:
 8003282:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003286:	f000 b8d3 	b.w	8003430 <_close_r>
	...

0800328c <__swbuf_r>:
 800328c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800328e:	460e      	mov	r6, r1
 8003290:	4614      	mov	r4, r2
 8003292:	4605      	mov	r5, r0
 8003294:	b118      	cbz	r0, 800329e <__swbuf_r+0x12>
 8003296:	6983      	ldr	r3, [r0, #24]
 8003298:	b90b      	cbnz	r3, 800329e <__swbuf_r+0x12>
 800329a:	f7ff fbf9 	bl	8002a90 <__sinit>
 800329e:	4b21      	ldr	r3, [pc, #132]	; (8003324 <__swbuf_r+0x98>)
 80032a0:	429c      	cmp	r4, r3
 80032a2:	d12a      	bne.n	80032fa <__swbuf_r+0x6e>
 80032a4:	686c      	ldr	r4, [r5, #4]
 80032a6:	69a3      	ldr	r3, [r4, #24]
 80032a8:	60a3      	str	r3, [r4, #8]
 80032aa:	89a3      	ldrh	r3, [r4, #12]
 80032ac:	071a      	lsls	r2, r3, #28
 80032ae:	d52e      	bpl.n	800330e <__swbuf_r+0x82>
 80032b0:	6923      	ldr	r3, [r4, #16]
 80032b2:	b363      	cbz	r3, 800330e <__swbuf_r+0x82>
 80032b4:	6923      	ldr	r3, [r4, #16]
 80032b6:	6820      	ldr	r0, [r4, #0]
 80032b8:	b2f6      	uxtb	r6, r6
 80032ba:	1ac0      	subs	r0, r0, r3
 80032bc:	6963      	ldr	r3, [r4, #20]
 80032be:	4637      	mov	r7, r6
 80032c0:	4283      	cmp	r3, r0
 80032c2:	dc04      	bgt.n	80032ce <__swbuf_r+0x42>
 80032c4:	4621      	mov	r1, r4
 80032c6:	4628      	mov	r0, r5
 80032c8:	f000 f948 	bl	800355c <_fflush_r>
 80032cc:	bb28      	cbnz	r0, 800331a <__swbuf_r+0x8e>
 80032ce:	68a3      	ldr	r3, [r4, #8]
 80032d0:	3001      	adds	r0, #1
 80032d2:	3b01      	subs	r3, #1
 80032d4:	60a3      	str	r3, [r4, #8]
 80032d6:	6823      	ldr	r3, [r4, #0]
 80032d8:	1c5a      	adds	r2, r3, #1
 80032da:	6022      	str	r2, [r4, #0]
 80032dc:	701e      	strb	r6, [r3, #0]
 80032de:	6963      	ldr	r3, [r4, #20]
 80032e0:	4283      	cmp	r3, r0
 80032e2:	d004      	beq.n	80032ee <__swbuf_r+0x62>
 80032e4:	89a3      	ldrh	r3, [r4, #12]
 80032e6:	07db      	lsls	r3, r3, #31
 80032e8:	d519      	bpl.n	800331e <__swbuf_r+0x92>
 80032ea:	2e0a      	cmp	r6, #10
 80032ec:	d117      	bne.n	800331e <__swbuf_r+0x92>
 80032ee:	4621      	mov	r1, r4
 80032f0:	4628      	mov	r0, r5
 80032f2:	f000 f933 	bl	800355c <_fflush_r>
 80032f6:	b190      	cbz	r0, 800331e <__swbuf_r+0x92>
 80032f8:	e00f      	b.n	800331a <__swbuf_r+0x8e>
 80032fa:	4b0b      	ldr	r3, [pc, #44]	; (8003328 <__swbuf_r+0x9c>)
 80032fc:	429c      	cmp	r4, r3
 80032fe:	d101      	bne.n	8003304 <__swbuf_r+0x78>
 8003300:	68ac      	ldr	r4, [r5, #8]
 8003302:	e7d0      	b.n	80032a6 <__swbuf_r+0x1a>
 8003304:	4b09      	ldr	r3, [pc, #36]	; (800332c <__swbuf_r+0xa0>)
 8003306:	429c      	cmp	r4, r3
 8003308:	bf08      	it	eq
 800330a:	68ec      	ldreq	r4, [r5, #12]
 800330c:	e7cb      	b.n	80032a6 <__swbuf_r+0x1a>
 800330e:	4621      	mov	r1, r4
 8003310:	4628      	mov	r0, r5
 8003312:	f000 f81f 	bl	8003354 <__swsetup_r>
 8003316:	2800      	cmp	r0, #0
 8003318:	d0cc      	beq.n	80032b4 <__swbuf_r+0x28>
 800331a:	f04f 37ff 	mov.w	r7, #4294967295
 800331e:	4638      	mov	r0, r7
 8003320:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003322:	bf00      	nop
 8003324:	08003840 	.word	0x08003840
 8003328:	08003860 	.word	0x08003860
 800332c:	08003820 	.word	0x08003820

08003330 <_write_r>:
 8003330:	b538      	push	{r3, r4, r5, lr}
 8003332:	4605      	mov	r5, r0
 8003334:	4608      	mov	r0, r1
 8003336:	4611      	mov	r1, r2
 8003338:	2200      	movs	r2, #0
 800333a:	4c05      	ldr	r4, [pc, #20]	; (8003350 <_write_r+0x20>)
 800333c:	6022      	str	r2, [r4, #0]
 800333e:	461a      	mov	r2, r3
 8003340:	f7fd f967 	bl	8000612 <_write>
 8003344:	1c43      	adds	r3, r0, #1
 8003346:	d102      	bne.n	800334e <_write_r+0x1e>
 8003348:	6823      	ldr	r3, [r4, #0]
 800334a:	b103      	cbz	r3, 800334e <_write_r+0x1e>
 800334c:	602b      	str	r3, [r5, #0]
 800334e:	bd38      	pop	{r3, r4, r5, pc}
 8003350:	2000016c 	.word	0x2000016c

08003354 <__swsetup_r>:
 8003354:	4b32      	ldr	r3, [pc, #200]	; (8003420 <__swsetup_r+0xcc>)
 8003356:	b570      	push	{r4, r5, r6, lr}
 8003358:	681d      	ldr	r5, [r3, #0]
 800335a:	4606      	mov	r6, r0
 800335c:	460c      	mov	r4, r1
 800335e:	b125      	cbz	r5, 800336a <__swsetup_r+0x16>
 8003360:	69ab      	ldr	r3, [r5, #24]
 8003362:	b913      	cbnz	r3, 800336a <__swsetup_r+0x16>
 8003364:	4628      	mov	r0, r5
 8003366:	f7ff fb93 	bl	8002a90 <__sinit>
 800336a:	4b2e      	ldr	r3, [pc, #184]	; (8003424 <__swsetup_r+0xd0>)
 800336c:	429c      	cmp	r4, r3
 800336e:	d10f      	bne.n	8003390 <__swsetup_r+0x3c>
 8003370:	686c      	ldr	r4, [r5, #4]
 8003372:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003376:	b29a      	uxth	r2, r3
 8003378:	0715      	lsls	r5, r2, #28
 800337a:	d42c      	bmi.n	80033d6 <__swsetup_r+0x82>
 800337c:	06d0      	lsls	r0, r2, #27
 800337e:	d411      	bmi.n	80033a4 <__swsetup_r+0x50>
 8003380:	2209      	movs	r2, #9
 8003382:	6032      	str	r2, [r6, #0]
 8003384:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003388:	81a3      	strh	r3, [r4, #12]
 800338a:	f04f 30ff 	mov.w	r0, #4294967295
 800338e:	e03e      	b.n	800340e <__swsetup_r+0xba>
 8003390:	4b25      	ldr	r3, [pc, #148]	; (8003428 <__swsetup_r+0xd4>)
 8003392:	429c      	cmp	r4, r3
 8003394:	d101      	bne.n	800339a <__swsetup_r+0x46>
 8003396:	68ac      	ldr	r4, [r5, #8]
 8003398:	e7eb      	b.n	8003372 <__swsetup_r+0x1e>
 800339a:	4b24      	ldr	r3, [pc, #144]	; (800342c <__swsetup_r+0xd8>)
 800339c:	429c      	cmp	r4, r3
 800339e:	bf08      	it	eq
 80033a0:	68ec      	ldreq	r4, [r5, #12]
 80033a2:	e7e6      	b.n	8003372 <__swsetup_r+0x1e>
 80033a4:	0751      	lsls	r1, r2, #29
 80033a6:	d512      	bpl.n	80033ce <__swsetup_r+0x7a>
 80033a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80033aa:	b141      	cbz	r1, 80033be <__swsetup_r+0x6a>
 80033ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80033b0:	4299      	cmp	r1, r3
 80033b2:	d002      	beq.n	80033ba <__swsetup_r+0x66>
 80033b4:	4630      	mov	r0, r6
 80033b6:	f000 f981 	bl	80036bc <_free_r>
 80033ba:	2300      	movs	r3, #0
 80033bc:	6363      	str	r3, [r4, #52]	; 0x34
 80033be:	89a3      	ldrh	r3, [r4, #12]
 80033c0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80033c4:	81a3      	strh	r3, [r4, #12]
 80033c6:	2300      	movs	r3, #0
 80033c8:	6063      	str	r3, [r4, #4]
 80033ca:	6923      	ldr	r3, [r4, #16]
 80033cc:	6023      	str	r3, [r4, #0]
 80033ce:	89a3      	ldrh	r3, [r4, #12]
 80033d0:	f043 0308 	orr.w	r3, r3, #8
 80033d4:	81a3      	strh	r3, [r4, #12]
 80033d6:	6923      	ldr	r3, [r4, #16]
 80033d8:	b94b      	cbnz	r3, 80033ee <__swsetup_r+0x9a>
 80033da:	89a3      	ldrh	r3, [r4, #12]
 80033dc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80033e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80033e4:	d003      	beq.n	80033ee <__swsetup_r+0x9a>
 80033e6:	4621      	mov	r1, r4
 80033e8:	4630      	mov	r0, r6
 80033ea:	f000 f917 	bl	800361c <__smakebuf_r>
 80033ee:	89a2      	ldrh	r2, [r4, #12]
 80033f0:	f012 0301 	ands.w	r3, r2, #1
 80033f4:	d00c      	beq.n	8003410 <__swsetup_r+0xbc>
 80033f6:	2300      	movs	r3, #0
 80033f8:	60a3      	str	r3, [r4, #8]
 80033fa:	6963      	ldr	r3, [r4, #20]
 80033fc:	425b      	negs	r3, r3
 80033fe:	61a3      	str	r3, [r4, #24]
 8003400:	6923      	ldr	r3, [r4, #16]
 8003402:	b953      	cbnz	r3, 800341a <__swsetup_r+0xc6>
 8003404:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003408:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800340c:	d1ba      	bne.n	8003384 <__swsetup_r+0x30>
 800340e:	bd70      	pop	{r4, r5, r6, pc}
 8003410:	0792      	lsls	r2, r2, #30
 8003412:	bf58      	it	pl
 8003414:	6963      	ldrpl	r3, [r4, #20]
 8003416:	60a3      	str	r3, [r4, #8]
 8003418:	e7f2      	b.n	8003400 <__swsetup_r+0xac>
 800341a:	2000      	movs	r0, #0
 800341c:	e7f7      	b.n	800340e <__swsetup_r+0xba>
 800341e:	bf00      	nop
 8003420:	2000000c 	.word	0x2000000c
 8003424:	08003840 	.word	0x08003840
 8003428:	08003860 	.word	0x08003860
 800342c:	08003820 	.word	0x08003820

08003430 <_close_r>:
 8003430:	b538      	push	{r3, r4, r5, lr}
 8003432:	2300      	movs	r3, #0
 8003434:	4c05      	ldr	r4, [pc, #20]	; (800344c <_close_r+0x1c>)
 8003436:	4605      	mov	r5, r0
 8003438:	4608      	mov	r0, r1
 800343a:	6023      	str	r3, [r4, #0]
 800343c:	f7fd f905 	bl	800064a <_close>
 8003440:	1c43      	adds	r3, r0, #1
 8003442:	d102      	bne.n	800344a <_close_r+0x1a>
 8003444:	6823      	ldr	r3, [r4, #0]
 8003446:	b103      	cbz	r3, 800344a <_close_r+0x1a>
 8003448:	602b      	str	r3, [r5, #0]
 800344a:	bd38      	pop	{r3, r4, r5, pc}
 800344c:	2000016c 	.word	0x2000016c

08003450 <__sflush_r>:
 8003450:	898a      	ldrh	r2, [r1, #12]
 8003452:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003456:	4605      	mov	r5, r0
 8003458:	0710      	lsls	r0, r2, #28
 800345a:	460c      	mov	r4, r1
 800345c:	d458      	bmi.n	8003510 <__sflush_r+0xc0>
 800345e:	684b      	ldr	r3, [r1, #4]
 8003460:	2b00      	cmp	r3, #0
 8003462:	dc05      	bgt.n	8003470 <__sflush_r+0x20>
 8003464:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003466:	2b00      	cmp	r3, #0
 8003468:	dc02      	bgt.n	8003470 <__sflush_r+0x20>
 800346a:	2000      	movs	r0, #0
 800346c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003470:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003472:	2e00      	cmp	r6, #0
 8003474:	d0f9      	beq.n	800346a <__sflush_r+0x1a>
 8003476:	2300      	movs	r3, #0
 8003478:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800347c:	682f      	ldr	r7, [r5, #0]
 800347e:	6a21      	ldr	r1, [r4, #32]
 8003480:	602b      	str	r3, [r5, #0]
 8003482:	d032      	beq.n	80034ea <__sflush_r+0x9a>
 8003484:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003486:	89a3      	ldrh	r3, [r4, #12]
 8003488:	075a      	lsls	r2, r3, #29
 800348a:	d505      	bpl.n	8003498 <__sflush_r+0x48>
 800348c:	6863      	ldr	r3, [r4, #4]
 800348e:	1ac0      	subs	r0, r0, r3
 8003490:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003492:	b10b      	cbz	r3, 8003498 <__sflush_r+0x48>
 8003494:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003496:	1ac0      	subs	r0, r0, r3
 8003498:	2300      	movs	r3, #0
 800349a:	4602      	mov	r2, r0
 800349c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800349e:	6a21      	ldr	r1, [r4, #32]
 80034a0:	4628      	mov	r0, r5
 80034a2:	47b0      	blx	r6
 80034a4:	1c43      	adds	r3, r0, #1
 80034a6:	89a3      	ldrh	r3, [r4, #12]
 80034a8:	d106      	bne.n	80034b8 <__sflush_r+0x68>
 80034aa:	6829      	ldr	r1, [r5, #0]
 80034ac:	291d      	cmp	r1, #29
 80034ae:	d848      	bhi.n	8003542 <__sflush_r+0xf2>
 80034b0:	4a29      	ldr	r2, [pc, #164]	; (8003558 <__sflush_r+0x108>)
 80034b2:	40ca      	lsrs	r2, r1
 80034b4:	07d6      	lsls	r6, r2, #31
 80034b6:	d544      	bpl.n	8003542 <__sflush_r+0xf2>
 80034b8:	2200      	movs	r2, #0
 80034ba:	6062      	str	r2, [r4, #4]
 80034bc:	6922      	ldr	r2, [r4, #16]
 80034be:	04d9      	lsls	r1, r3, #19
 80034c0:	6022      	str	r2, [r4, #0]
 80034c2:	d504      	bpl.n	80034ce <__sflush_r+0x7e>
 80034c4:	1c42      	adds	r2, r0, #1
 80034c6:	d101      	bne.n	80034cc <__sflush_r+0x7c>
 80034c8:	682b      	ldr	r3, [r5, #0]
 80034ca:	b903      	cbnz	r3, 80034ce <__sflush_r+0x7e>
 80034cc:	6560      	str	r0, [r4, #84]	; 0x54
 80034ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80034d0:	602f      	str	r7, [r5, #0]
 80034d2:	2900      	cmp	r1, #0
 80034d4:	d0c9      	beq.n	800346a <__sflush_r+0x1a>
 80034d6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80034da:	4299      	cmp	r1, r3
 80034dc:	d002      	beq.n	80034e4 <__sflush_r+0x94>
 80034de:	4628      	mov	r0, r5
 80034e0:	f000 f8ec 	bl	80036bc <_free_r>
 80034e4:	2000      	movs	r0, #0
 80034e6:	6360      	str	r0, [r4, #52]	; 0x34
 80034e8:	e7c0      	b.n	800346c <__sflush_r+0x1c>
 80034ea:	2301      	movs	r3, #1
 80034ec:	4628      	mov	r0, r5
 80034ee:	47b0      	blx	r6
 80034f0:	1c41      	adds	r1, r0, #1
 80034f2:	d1c8      	bne.n	8003486 <__sflush_r+0x36>
 80034f4:	682b      	ldr	r3, [r5, #0]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d0c5      	beq.n	8003486 <__sflush_r+0x36>
 80034fa:	2b1d      	cmp	r3, #29
 80034fc:	d001      	beq.n	8003502 <__sflush_r+0xb2>
 80034fe:	2b16      	cmp	r3, #22
 8003500:	d101      	bne.n	8003506 <__sflush_r+0xb6>
 8003502:	602f      	str	r7, [r5, #0]
 8003504:	e7b1      	b.n	800346a <__sflush_r+0x1a>
 8003506:	89a3      	ldrh	r3, [r4, #12]
 8003508:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800350c:	81a3      	strh	r3, [r4, #12]
 800350e:	e7ad      	b.n	800346c <__sflush_r+0x1c>
 8003510:	690f      	ldr	r7, [r1, #16]
 8003512:	2f00      	cmp	r7, #0
 8003514:	d0a9      	beq.n	800346a <__sflush_r+0x1a>
 8003516:	0793      	lsls	r3, r2, #30
 8003518:	bf18      	it	ne
 800351a:	2300      	movne	r3, #0
 800351c:	680e      	ldr	r6, [r1, #0]
 800351e:	bf08      	it	eq
 8003520:	694b      	ldreq	r3, [r1, #20]
 8003522:	eba6 0807 	sub.w	r8, r6, r7
 8003526:	600f      	str	r7, [r1, #0]
 8003528:	608b      	str	r3, [r1, #8]
 800352a:	f1b8 0f00 	cmp.w	r8, #0
 800352e:	dd9c      	ble.n	800346a <__sflush_r+0x1a>
 8003530:	4643      	mov	r3, r8
 8003532:	463a      	mov	r2, r7
 8003534:	6a21      	ldr	r1, [r4, #32]
 8003536:	4628      	mov	r0, r5
 8003538:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800353a:	47b0      	blx	r6
 800353c:	2800      	cmp	r0, #0
 800353e:	dc06      	bgt.n	800354e <__sflush_r+0xfe>
 8003540:	89a3      	ldrh	r3, [r4, #12]
 8003542:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003546:	81a3      	strh	r3, [r4, #12]
 8003548:	f04f 30ff 	mov.w	r0, #4294967295
 800354c:	e78e      	b.n	800346c <__sflush_r+0x1c>
 800354e:	4407      	add	r7, r0
 8003550:	eba8 0800 	sub.w	r8, r8, r0
 8003554:	e7e9      	b.n	800352a <__sflush_r+0xda>
 8003556:	bf00      	nop
 8003558:	20400001 	.word	0x20400001

0800355c <_fflush_r>:
 800355c:	b538      	push	{r3, r4, r5, lr}
 800355e:	690b      	ldr	r3, [r1, #16]
 8003560:	4605      	mov	r5, r0
 8003562:	460c      	mov	r4, r1
 8003564:	b1db      	cbz	r3, 800359e <_fflush_r+0x42>
 8003566:	b118      	cbz	r0, 8003570 <_fflush_r+0x14>
 8003568:	6983      	ldr	r3, [r0, #24]
 800356a:	b90b      	cbnz	r3, 8003570 <_fflush_r+0x14>
 800356c:	f7ff fa90 	bl	8002a90 <__sinit>
 8003570:	4b0c      	ldr	r3, [pc, #48]	; (80035a4 <_fflush_r+0x48>)
 8003572:	429c      	cmp	r4, r3
 8003574:	d109      	bne.n	800358a <_fflush_r+0x2e>
 8003576:	686c      	ldr	r4, [r5, #4]
 8003578:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800357c:	b17b      	cbz	r3, 800359e <_fflush_r+0x42>
 800357e:	4621      	mov	r1, r4
 8003580:	4628      	mov	r0, r5
 8003582:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003586:	f7ff bf63 	b.w	8003450 <__sflush_r>
 800358a:	4b07      	ldr	r3, [pc, #28]	; (80035a8 <_fflush_r+0x4c>)
 800358c:	429c      	cmp	r4, r3
 800358e:	d101      	bne.n	8003594 <_fflush_r+0x38>
 8003590:	68ac      	ldr	r4, [r5, #8]
 8003592:	e7f1      	b.n	8003578 <_fflush_r+0x1c>
 8003594:	4b05      	ldr	r3, [pc, #20]	; (80035ac <_fflush_r+0x50>)
 8003596:	429c      	cmp	r4, r3
 8003598:	bf08      	it	eq
 800359a:	68ec      	ldreq	r4, [r5, #12]
 800359c:	e7ec      	b.n	8003578 <_fflush_r+0x1c>
 800359e:	2000      	movs	r0, #0
 80035a0:	bd38      	pop	{r3, r4, r5, pc}
 80035a2:	bf00      	nop
 80035a4:	08003840 	.word	0x08003840
 80035a8:	08003860 	.word	0x08003860
 80035ac:	08003820 	.word	0x08003820

080035b0 <_lseek_r>:
 80035b0:	b538      	push	{r3, r4, r5, lr}
 80035b2:	4605      	mov	r5, r0
 80035b4:	4608      	mov	r0, r1
 80035b6:	4611      	mov	r1, r2
 80035b8:	2200      	movs	r2, #0
 80035ba:	4c05      	ldr	r4, [pc, #20]	; (80035d0 <_lseek_r+0x20>)
 80035bc:	6022      	str	r2, [r4, #0]
 80035be:	461a      	mov	r2, r3
 80035c0:	f7fd f867 	bl	8000692 <_lseek>
 80035c4:	1c43      	adds	r3, r0, #1
 80035c6:	d102      	bne.n	80035ce <_lseek_r+0x1e>
 80035c8:	6823      	ldr	r3, [r4, #0]
 80035ca:	b103      	cbz	r3, 80035ce <_lseek_r+0x1e>
 80035cc:	602b      	str	r3, [r5, #0]
 80035ce:	bd38      	pop	{r3, r4, r5, pc}
 80035d0:	2000016c 	.word	0x2000016c

080035d4 <__swhatbuf_r>:
 80035d4:	b570      	push	{r4, r5, r6, lr}
 80035d6:	460e      	mov	r6, r1
 80035d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035dc:	b096      	sub	sp, #88	; 0x58
 80035de:	2900      	cmp	r1, #0
 80035e0:	4614      	mov	r4, r2
 80035e2:	461d      	mov	r5, r3
 80035e4:	da07      	bge.n	80035f6 <__swhatbuf_r+0x22>
 80035e6:	2300      	movs	r3, #0
 80035e8:	602b      	str	r3, [r5, #0]
 80035ea:	89b3      	ldrh	r3, [r6, #12]
 80035ec:	061a      	lsls	r2, r3, #24
 80035ee:	d410      	bmi.n	8003612 <__swhatbuf_r+0x3e>
 80035f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035f4:	e00e      	b.n	8003614 <__swhatbuf_r+0x40>
 80035f6:	466a      	mov	r2, sp
 80035f8:	f000 f8be 	bl	8003778 <_fstat_r>
 80035fc:	2800      	cmp	r0, #0
 80035fe:	dbf2      	blt.n	80035e6 <__swhatbuf_r+0x12>
 8003600:	9a01      	ldr	r2, [sp, #4]
 8003602:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003606:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800360a:	425a      	negs	r2, r3
 800360c:	415a      	adcs	r2, r3
 800360e:	602a      	str	r2, [r5, #0]
 8003610:	e7ee      	b.n	80035f0 <__swhatbuf_r+0x1c>
 8003612:	2340      	movs	r3, #64	; 0x40
 8003614:	2000      	movs	r0, #0
 8003616:	6023      	str	r3, [r4, #0]
 8003618:	b016      	add	sp, #88	; 0x58
 800361a:	bd70      	pop	{r4, r5, r6, pc}

0800361c <__smakebuf_r>:
 800361c:	898b      	ldrh	r3, [r1, #12]
 800361e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003620:	079d      	lsls	r5, r3, #30
 8003622:	4606      	mov	r6, r0
 8003624:	460c      	mov	r4, r1
 8003626:	d507      	bpl.n	8003638 <__smakebuf_r+0x1c>
 8003628:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800362c:	6023      	str	r3, [r4, #0]
 800362e:	6123      	str	r3, [r4, #16]
 8003630:	2301      	movs	r3, #1
 8003632:	6163      	str	r3, [r4, #20]
 8003634:	b002      	add	sp, #8
 8003636:	bd70      	pop	{r4, r5, r6, pc}
 8003638:	ab01      	add	r3, sp, #4
 800363a:	466a      	mov	r2, sp
 800363c:	f7ff ffca 	bl	80035d4 <__swhatbuf_r>
 8003640:	9900      	ldr	r1, [sp, #0]
 8003642:	4605      	mov	r5, r0
 8003644:	4630      	mov	r0, r6
 8003646:	f7ff faad 	bl	8002ba4 <_malloc_r>
 800364a:	b948      	cbnz	r0, 8003660 <__smakebuf_r+0x44>
 800364c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003650:	059a      	lsls	r2, r3, #22
 8003652:	d4ef      	bmi.n	8003634 <__smakebuf_r+0x18>
 8003654:	f023 0303 	bic.w	r3, r3, #3
 8003658:	f043 0302 	orr.w	r3, r3, #2
 800365c:	81a3      	strh	r3, [r4, #12]
 800365e:	e7e3      	b.n	8003628 <__smakebuf_r+0xc>
 8003660:	4b0d      	ldr	r3, [pc, #52]	; (8003698 <__smakebuf_r+0x7c>)
 8003662:	62b3      	str	r3, [r6, #40]	; 0x28
 8003664:	89a3      	ldrh	r3, [r4, #12]
 8003666:	6020      	str	r0, [r4, #0]
 8003668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800366c:	81a3      	strh	r3, [r4, #12]
 800366e:	9b00      	ldr	r3, [sp, #0]
 8003670:	6120      	str	r0, [r4, #16]
 8003672:	6163      	str	r3, [r4, #20]
 8003674:	9b01      	ldr	r3, [sp, #4]
 8003676:	b15b      	cbz	r3, 8003690 <__smakebuf_r+0x74>
 8003678:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800367c:	4630      	mov	r0, r6
 800367e:	f000 f88d 	bl	800379c <_isatty_r>
 8003682:	b128      	cbz	r0, 8003690 <__smakebuf_r+0x74>
 8003684:	89a3      	ldrh	r3, [r4, #12]
 8003686:	f023 0303 	bic.w	r3, r3, #3
 800368a:	f043 0301 	orr.w	r3, r3, #1
 800368e:	81a3      	strh	r3, [r4, #12]
 8003690:	89a3      	ldrh	r3, [r4, #12]
 8003692:	431d      	orrs	r5, r3
 8003694:	81a5      	strh	r5, [r4, #12]
 8003696:	e7cd      	b.n	8003634 <__smakebuf_r+0x18>
 8003698:	08002a59 	.word	0x08002a59

0800369c <memchr>:
 800369c:	b510      	push	{r4, lr}
 800369e:	b2c9      	uxtb	r1, r1
 80036a0:	4402      	add	r2, r0
 80036a2:	4290      	cmp	r0, r2
 80036a4:	4603      	mov	r3, r0
 80036a6:	d101      	bne.n	80036ac <memchr+0x10>
 80036a8:	2300      	movs	r3, #0
 80036aa:	e003      	b.n	80036b4 <memchr+0x18>
 80036ac:	781c      	ldrb	r4, [r3, #0]
 80036ae:	3001      	adds	r0, #1
 80036b0:	428c      	cmp	r4, r1
 80036b2:	d1f6      	bne.n	80036a2 <memchr+0x6>
 80036b4:	4618      	mov	r0, r3
 80036b6:	bd10      	pop	{r4, pc}

080036b8 <__malloc_lock>:
 80036b8:	4770      	bx	lr

080036ba <__malloc_unlock>:
 80036ba:	4770      	bx	lr

080036bc <_free_r>:
 80036bc:	b538      	push	{r3, r4, r5, lr}
 80036be:	4605      	mov	r5, r0
 80036c0:	2900      	cmp	r1, #0
 80036c2:	d043      	beq.n	800374c <_free_r+0x90>
 80036c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80036c8:	1f0c      	subs	r4, r1, #4
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	bfb8      	it	lt
 80036ce:	18e4      	addlt	r4, r4, r3
 80036d0:	f7ff fff2 	bl	80036b8 <__malloc_lock>
 80036d4:	4a1e      	ldr	r2, [pc, #120]	; (8003750 <_free_r+0x94>)
 80036d6:	6813      	ldr	r3, [r2, #0]
 80036d8:	4610      	mov	r0, r2
 80036da:	b933      	cbnz	r3, 80036ea <_free_r+0x2e>
 80036dc:	6063      	str	r3, [r4, #4]
 80036de:	6014      	str	r4, [r2, #0]
 80036e0:	4628      	mov	r0, r5
 80036e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80036e6:	f7ff bfe8 	b.w	80036ba <__malloc_unlock>
 80036ea:	42a3      	cmp	r3, r4
 80036ec:	d90b      	bls.n	8003706 <_free_r+0x4a>
 80036ee:	6821      	ldr	r1, [r4, #0]
 80036f0:	1862      	adds	r2, r4, r1
 80036f2:	4293      	cmp	r3, r2
 80036f4:	bf01      	itttt	eq
 80036f6:	681a      	ldreq	r2, [r3, #0]
 80036f8:	685b      	ldreq	r3, [r3, #4]
 80036fa:	1852      	addeq	r2, r2, r1
 80036fc:	6022      	streq	r2, [r4, #0]
 80036fe:	6063      	str	r3, [r4, #4]
 8003700:	6004      	str	r4, [r0, #0]
 8003702:	e7ed      	b.n	80036e0 <_free_r+0x24>
 8003704:	4613      	mov	r3, r2
 8003706:	685a      	ldr	r2, [r3, #4]
 8003708:	b10a      	cbz	r2, 800370e <_free_r+0x52>
 800370a:	42a2      	cmp	r2, r4
 800370c:	d9fa      	bls.n	8003704 <_free_r+0x48>
 800370e:	6819      	ldr	r1, [r3, #0]
 8003710:	1858      	adds	r0, r3, r1
 8003712:	42a0      	cmp	r0, r4
 8003714:	d10b      	bne.n	800372e <_free_r+0x72>
 8003716:	6820      	ldr	r0, [r4, #0]
 8003718:	4401      	add	r1, r0
 800371a:	1858      	adds	r0, r3, r1
 800371c:	4282      	cmp	r2, r0
 800371e:	6019      	str	r1, [r3, #0]
 8003720:	d1de      	bne.n	80036e0 <_free_r+0x24>
 8003722:	6810      	ldr	r0, [r2, #0]
 8003724:	6852      	ldr	r2, [r2, #4]
 8003726:	4401      	add	r1, r0
 8003728:	6019      	str	r1, [r3, #0]
 800372a:	605a      	str	r2, [r3, #4]
 800372c:	e7d8      	b.n	80036e0 <_free_r+0x24>
 800372e:	d902      	bls.n	8003736 <_free_r+0x7a>
 8003730:	230c      	movs	r3, #12
 8003732:	602b      	str	r3, [r5, #0]
 8003734:	e7d4      	b.n	80036e0 <_free_r+0x24>
 8003736:	6820      	ldr	r0, [r4, #0]
 8003738:	1821      	adds	r1, r4, r0
 800373a:	428a      	cmp	r2, r1
 800373c:	bf01      	itttt	eq
 800373e:	6811      	ldreq	r1, [r2, #0]
 8003740:	6852      	ldreq	r2, [r2, #4]
 8003742:	1809      	addeq	r1, r1, r0
 8003744:	6021      	streq	r1, [r4, #0]
 8003746:	6062      	str	r2, [r4, #4]
 8003748:	605c      	str	r4, [r3, #4]
 800374a:	e7c9      	b.n	80036e0 <_free_r+0x24>
 800374c:	bd38      	pop	{r3, r4, r5, pc}
 800374e:	bf00      	nop
 8003750:	2000009c 	.word	0x2000009c

08003754 <_read_r>:
 8003754:	b538      	push	{r3, r4, r5, lr}
 8003756:	4605      	mov	r5, r0
 8003758:	4608      	mov	r0, r1
 800375a:	4611      	mov	r1, r2
 800375c:	2200      	movs	r2, #0
 800375e:	4c05      	ldr	r4, [pc, #20]	; (8003774 <_read_r+0x20>)
 8003760:	6022      	str	r2, [r4, #0]
 8003762:	461a      	mov	r2, r3
 8003764:	f7fc ff38 	bl	80005d8 <_read>
 8003768:	1c43      	adds	r3, r0, #1
 800376a:	d102      	bne.n	8003772 <_read_r+0x1e>
 800376c:	6823      	ldr	r3, [r4, #0]
 800376e:	b103      	cbz	r3, 8003772 <_read_r+0x1e>
 8003770:	602b      	str	r3, [r5, #0]
 8003772:	bd38      	pop	{r3, r4, r5, pc}
 8003774:	2000016c 	.word	0x2000016c

08003778 <_fstat_r>:
 8003778:	b538      	push	{r3, r4, r5, lr}
 800377a:	2300      	movs	r3, #0
 800377c:	4c06      	ldr	r4, [pc, #24]	; (8003798 <_fstat_r+0x20>)
 800377e:	4605      	mov	r5, r0
 8003780:	4608      	mov	r0, r1
 8003782:	4611      	mov	r1, r2
 8003784:	6023      	str	r3, [r4, #0]
 8003786:	f7fc ff6b 	bl	8000660 <_fstat>
 800378a:	1c43      	adds	r3, r0, #1
 800378c:	d102      	bne.n	8003794 <_fstat_r+0x1c>
 800378e:	6823      	ldr	r3, [r4, #0]
 8003790:	b103      	cbz	r3, 8003794 <_fstat_r+0x1c>
 8003792:	602b      	str	r3, [r5, #0]
 8003794:	bd38      	pop	{r3, r4, r5, pc}
 8003796:	bf00      	nop
 8003798:	2000016c 	.word	0x2000016c

0800379c <_isatty_r>:
 800379c:	b538      	push	{r3, r4, r5, lr}
 800379e:	2300      	movs	r3, #0
 80037a0:	4c05      	ldr	r4, [pc, #20]	; (80037b8 <_isatty_r+0x1c>)
 80037a2:	4605      	mov	r5, r0
 80037a4:	4608      	mov	r0, r1
 80037a6:	6023      	str	r3, [r4, #0]
 80037a8:	f7fc ff69 	bl	800067e <_isatty>
 80037ac:	1c43      	adds	r3, r0, #1
 80037ae:	d102      	bne.n	80037b6 <_isatty_r+0x1a>
 80037b0:	6823      	ldr	r3, [r4, #0]
 80037b2:	b103      	cbz	r3, 80037b6 <_isatty_r+0x1a>
 80037b4:	602b      	str	r3, [r5, #0]
 80037b6:	bd38      	pop	{r3, r4, r5, pc}
 80037b8:	2000016c 	.word	0x2000016c

080037bc <_init>:
 80037bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037be:	bf00      	nop
 80037c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037c2:	bc08      	pop	{r3}
 80037c4:	469e      	mov	lr, r3
 80037c6:	4770      	bx	lr

080037c8 <_fini>:
 80037c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ca:	bf00      	nop
 80037cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037ce:	bc08      	pop	{r3}
 80037d0:	469e      	mov	lr, r3
 80037d2:	4770      	bx	lr
