Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab -top fsic_tb -snapshot fsic_tb_elab --timescale 1ns/1ns 
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <fir> not found while processing module instance <fir_U0> [/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:69]
ERROR: [VRFC 10-2063] Module <bram11> not found while processing module instance <tap_RAM> [/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v:111]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
