
ds3231_bluepill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003748  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08003854  08003854  00013854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038f4  080038f4  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  080038f4  080038f4  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  080038f4  080038f4  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038f4  080038f4  000138f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038f8  080038f8  000138f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  080038fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  20000068  08003964  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  08003964  00020274  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009741  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000017a3  00000000  00000000  00029815  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000980  00000000  00000000  0002afb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000769  00000000  00000000  0002b938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001727e  00000000  00000000  0002c0a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bf3a  00000000  00000000  0004331f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00086412  00000000  00000000  0004f259  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002e6c  00000000  00000000  000d566c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000d84d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	0800383c 	.word	0x0800383c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	0800383c 	.word	0x0800383c

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b08a      	sub	sp, #40	; 0x28
 8000150:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 fb51 	bl	80007f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f88f 	bl	8000278 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f92b 	bl	80003b4 <MX_GPIO_Init>
  MX_I2C1_Init();
 800015e:	f000 f8d1 	bl	8000304 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000162:	f000 f8fd 	bl	8000360 <MX_USART1_UART_Init>
  HAL_GPIO_WritePin(CE_Pin_GPIO_Port, CE_Pin_Pin, GPIO_PIN_SET);
 8000166:	2201      	movs	r2, #1
 8000168:	f44f 7180 	mov.w	r1, #256	; 0x100
 800016c:	4834      	ldr	r0, [pc, #208]	; (8000240 <main+0xf4>)
 800016e:	f000 fe31 	bl	8000dd4 <HAL_GPIO_WritePin>



  HAL_StatusTypeDef ret;
  uint8_t data_from_sensor[19];
  for (uint8_t i = 1; i < 128; i++)
 8000172:	2301      	movs	r3, #1
 8000174:	75fb      	strb	r3, [r7, #23]
 8000176:	e015      	b.n	80001a4 <main+0x58>
  {
	  ret = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 3, 5);
 8000178:	7dfb      	ldrb	r3, [r7, #23]
 800017a:	b29b      	uxth	r3, r3
 800017c:	005b      	lsls	r3, r3, #1
 800017e:	b299      	uxth	r1, r3
 8000180:	2305      	movs	r3, #5
 8000182:	2203      	movs	r2, #3
 8000184:	482f      	ldr	r0, [pc, #188]	; (8000244 <main+0xf8>)
 8000186:	f001 f9f5 	bl	8001574 <HAL_I2C_IsDeviceReady>
 800018a:	4603      	mov	r3, r0
 800018c:	753b      	strb	r3, [r7, #20]
	  if (HAL_OK == ret)
 800018e:	7d3b      	ldrb	r3, [r7, #20]
 8000190:	2b00      	cmp	r3, #0
 8000192:	d104      	bne.n	800019e <main+0x52>
	  {
		  printf("I2C device found at Address: %d\r\n", i);
 8000194:	7dfb      	ldrb	r3, [r7, #23]
 8000196:	4619      	mov	r1, r3
 8000198:	482b      	ldr	r0, [pc, #172]	; (8000248 <main+0xfc>)
 800019a:	f002 fcd3 	bl	8002b44 <iprintf>
  for (uint8_t i = 1; i < 128; i++)
 800019e:	7dfb      	ldrb	r3, [r7, #23]
 80001a0:	3301      	adds	r3, #1
 80001a2:	75fb      	strb	r3, [r7, #23]
 80001a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80001a8:	2b00      	cmp	r3, #0
 80001aa:	dae5      	bge.n	8000178 <main+0x2c>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_StatusTypeDef read_ret = HAL_I2C_Mem_Read(&hi2c1, (uint16_t)(DS3231_DEV_ADD << 1), (uint16_t)DS3231_SECONDS, I2C_MEMADD_SIZE_8BIT, &data_from_sensor[0], 19, HAL_MAX_DELAY);
 80001ac:	f04f 33ff 	mov.w	r3, #4294967295
 80001b0:	9302      	str	r3, [sp, #8]
 80001b2:	2313      	movs	r3, #19
 80001b4:	9301      	str	r3, [sp, #4]
 80001b6:	463b      	mov	r3, r7
 80001b8:	9300      	str	r3, [sp, #0]
 80001ba:	2301      	movs	r3, #1
 80001bc:	2200      	movs	r2, #0
 80001be:	21d0      	movs	r1, #208	; 0xd0
 80001c0:	4820      	ldr	r0, [pc, #128]	; (8000244 <main+0xf8>)
 80001c2:	f000 ff63 	bl	800108c <HAL_I2C_Mem_Read>
 80001c6:	4603      	mov	r3, r0
 80001c8:	757b      	strb	r3, [r7, #21]
	  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 80001ca:	2200      	movs	r2, #0
 80001cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001d0:	481e      	ldr	r0, [pc, #120]	; (800024c <main+0x100>)
 80001d2:	f000 fdff 	bl	8000dd4 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 80001d6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80001da:	f000 fb6f 	bl	80008bc <HAL_Delay>
	  if (HAL_OK == read_ret)
 80001de:	7d7b      	ldrb	r3, [r7, #21]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d122      	bne.n	800022a <main+0xde>
	  {
		  for (uint8_t i = 0; i < 19; i++)
 80001e4:	2300      	movs	r3, #0
 80001e6:	75bb      	strb	r3, [r7, #22]
 80001e8:	e01c      	b.n	8000224 <main+0xd8>
		  {
			  if (0 == i)
 80001ea:	7dbb      	ldrb	r3, [r7, #22]
 80001ec:	2b00      	cmp	r3, #0
 80001ee:	d10c      	bne.n	800020a <main+0xbe>
			  {
				  printf("data_from_sensor[%d] = %d\r\n", i, data_from_sensor[i] >> 0x4);
 80001f0:	7db9      	ldrb	r1, [r7, #22]
 80001f2:	7dbb      	ldrb	r3, [r7, #22]
 80001f4:	3318      	adds	r3, #24
 80001f6:	443b      	add	r3, r7
 80001f8:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80001fc:	091b      	lsrs	r3, r3, #4
 80001fe:	b2db      	uxtb	r3, r3
 8000200:	461a      	mov	r2, r3
 8000202:	4813      	ldr	r0, [pc, #76]	; (8000250 <main+0x104>)
 8000204:	f002 fc9e 	bl	8002b44 <iprintf>
 8000208:	e009      	b.n	800021e <main+0xd2>
			  }
			  else
			  {
				  printf("data_from_sensor[%d] = %d\r\n", i, data_from_sensor[i]);
 800020a:	7db9      	ldrb	r1, [r7, #22]
 800020c:	7dbb      	ldrb	r3, [r7, #22]
 800020e:	3318      	adds	r3, #24
 8000210:	443b      	add	r3, r7
 8000212:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8000216:	461a      	mov	r2, r3
 8000218:	480d      	ldr	r0, [pc, #52]	; (8000250 <main+0x104>)
 800021a:	f002 fc93 	bl	8002b44 <iprintf>
		  for (uint8_t i = 0; i < 19; i++)
 800021e:	7dbb      	ldrb	r3, [r7, #22]
 8000220:	3301      	adds	r3, #1
 8000222:	75bb      	strb	r3, [r7, #22]
 8000224:	7dbb      	ldrb	r3, [r7, #22]
 8000226:	2b12      	cmp	r3, #18
 8000228:	d9df      	bls.n	80001ea <main+0x9e>
			  }
		  }
	  }
	  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_SET);
 800022a:	2201      	movs	r2, #1
 800022c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000230:	4806      	ldr	r0, [pc, #24]	; (800024c <main+0x100>)
 8000232:	f000 fdcf 	bl	8000dd4 <HAL_GPIO_WritePin>
	  HAL_Delay(1000);
 8000236:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800023a:	f000 fb3f 	bl	80008bc <HAL_Delay>
  {
 800023e:	e7b5      	b.n	80001ac <main+0x60>
 8000240:	40010c00 	.word	0x40010c00
 8000244:	20000084 	.word	0x20000084
 8000248:	08003854 	.word	0x08003854
 800024c:	40011000 	.word	0x40011000
 8000250:	08003878 	.word	0x08003878

08000254 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000254:	b580      	push	{r7, lr}
 8000256:	b082      	sub	sp, #8
 8000258:	af00      	add	r7, sp, #0
 800025a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 800025c:	1d39      	adds	r1, r7, #4
 800025e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000262:	2201      	movs	r2, #1
 8000264:	4803      	ldr	r0, [pc, #12]	; (8000274 <__io_putchar+0x20>)
 8000266:	f002 f9e9 	bl	800263c <HAL_UART_Transmit>

  return ch;
 800026a:	687b      	ldr	r3, [r7, #4]
}
 800026c:	4618      	mov	r0, r3
 800026e:	3708      	adds	r7, #8
 8000270:	46bd      	mov	sp, r7
 8000272:	bd80      	pop	{r7, pc}
 8000274:	200000d8 	.word	0x200000d8

08000278 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	b090      	sub	sp, #64	; 0x40
 800027c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800027e:	f107 0318 	add.w	r3, r7, #24
 8000282:	2228      	movs	r2, #40	; 0x28
 8000284:	2100      	movs	r1, #0
 8000286:	4618      	mov	r0, r3
 8000288:	f002 fcb1 	bl	8002bee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800028c:	1d3b      	adds	r3, r7, #4
 800028e:	2200      	movs	r2, #0
 8000290:	601a      	str	r2, [r3, #0]
 8000292:	605a      	str	r2, [r3, #4]
 8000294:	609a      	str	r2, [r3, #8]
 8000296:	60da      	str	r2, [r3, #12]
 8000298:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800029a:	2301      	movs	r3, #1
 800029c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800029e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002a2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002a4:	2300      	movs	r3, #0
 80002a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002a8:	2301      	movs	r3, #1
 80002aa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ac:	2302      	movs	r3, #2
 80002ae:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002b4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002b6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002bc:	f107 0318 	add.w	r3, r7, #24
 80002c0:	4618      	mov	r0, r3
 80002c2:	f001 fd5b 	bl	8001d7c <HAL_RCC_OscConfig>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d001      	beq.n	80002d0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002cc:	f000 f8e0 	bl	8000490 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d0:	230f      	movs	r3, #15
 80002d2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002d4:	2302      	movs	r3, #2
 80002d6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002d8:	2300      	movs	r3, #0
 80002da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80002e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002e2:	2300      	movs	r3, #0
 80002e4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002e6:	1d3b      	adds	r3, r7, #4
 80002e8:	2102      	movs	r1, #2
 80002ea:	4618      	mov	r0, r3
 80002ec:	f001 ffc8 	bl	8002280 <HAL_RCC_ClockConfig>
 80002f0:	4603      	mov	r3, r0
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d001      	beq.n	80002fa <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002f6:	f000 f8cb 	bl	8000490 <Error_Handler>
  }
}
 80002fa:	bf00      	nop
 80002fc:	3740      	adds	r7, #64	; 0x40
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
	...

08000304 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000308:	4b12      	ldr	r3, [pc, #72]	; (8000354 <MX_I2C1_Init+0x50>)
 800030a:	4a13      	ldr	r2, [pc, #76]	; (8000358 <MX_I2C1_Init+0x54>)
 800030c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800030e:	4b11      	ldr	r3, [pc, #68]	; (8000354 <MX_I2C1_Init+0x50>)
 8000310:	4a12      	ldr	r2, [pc, #72]	; (800035c <MX_I2C1_Init+0x58>)
 8000312:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000314:	4b0f      	ldr	r3, [pc, #60]	; (8000354 <MX_I2C1_Init+0x50>)
 8000316:	2200      	movs	r2, #0
 8000318:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800031a:	4b0e      	ldr	r3, [pc, #56]	; (8000354 <MX_I2C1_Init+0x50>)
 800031c:	2200      	movs	r2, #0
 800031e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000320:	4b0c      	ldr	r3, [pc, #48]	; (8000354 <MX_I2C1_Init+0x50>)
 8000322:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000326:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000328:	4b0a      	ldr	r3, [pc, #40]	; (8000354 <MX_I2C1_Init+0x50>)
 800032a:	2200      	movs	r2, #0
 800032c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800032e:	4b09      	ldr	r3, [pc, #36]	; (8000354 <MX_I2C1_Init+0x50>)
 8000330:	2200      	movs	r2, #0
 8000332:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000334:	4b07      	ldr	r3, [pc, #28]	; (8000354 <MX_I2C1_Init+0x50>)
 8000336:	2200      	movs	r2, #0
 8000338:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800033a:	4b06      	ldr	r3, [pc, #24]	; (8000354 <MX_I2C1_Init+0x50>)
 800033c:	2200      	movs	r2, #0
 800033e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000340:	4804      	ldr	r0, [pc, #16]	; (8000354 <MX_I2C1_Init+0x50>)
 8000342:	f000 fd5f 	bl	8000e04 <HAL_I2C_Init>
 8000346:	4603      	mov	r3, r0
 8000348:	2b00      	cmp	r3, #0
 800034a:	d001      	beq.n	8000350 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800034c:	f000 f8a0 	bl	8000490 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000350:	bf00      	nop
 8000352:	bd80      	pop	{r7, pc}
 8000354:	20000084 	.word	0x20000084
 8000358:	40005400 	.word	0x40005400
 800035c:	000186a0 	.word	0x000186a0

08000360 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000364:	4b11      	ldr	r3, [pc, #68]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 8000366:	4a12      	ldr	r2, [pc, #72]	; (80003b0 <MX_USART1_UART_Init+0x50>)
 8000368:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800036a:	4b10      	ldr	r3, [pc, #64]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 800036c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000370:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000372:	4b0e      	ldr	r3, [pc, #56]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 8000374:	2200      	movs	r2, #0
 8000376:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000378:	4b0c      	ldr	r3, [pc, #48]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 800037a:	2200      	movs	r2, #0
 800037c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800037e:	4b0b      	ldr	r3, [pc, #44]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 8000380:	2200      	movs	r2, #0
 8000382:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000384:	4b09      	ldr	r3, [pc, #36]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 8000386:	220c      	movs	r2, #12
 8000388:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800038a:	4b08      	ldr	r3, [pc, #32]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 800038c:	2200      	movs	r2, #0
 800038e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000390:	4b06      	ldr	r3, [pc, #24]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 8000392:	2200      	movs	r2, #0
 8000394:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000396:	4805      	ldr	r0, [pc, #20]	; (80003ac <MX_USART1_UART_Init+0x4c>)
 8000398:	f002 f900 	bl	800259c <HAL_UART_Init>
 800039c:	4603      	mov	r3, r0
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d001      	beq.n	80003a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80003a2:	f000 f875 	bl	8000490 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80003a6:	bf00      	nop
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	bf00      	nop
 80003ac:	200000d8 	.word	0x200000d8
 80003b0:	40013800 	.word	0x40013800

080003b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b088      	sub	sp, #32
 80003b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ba:	f107 0310 	add.w	r3, r7, #16
 80003be:	2200      	movs	r2, #0
 80003c0:	601a      	str	r2, [r3, #0]
 80003c2:	605a      	str	r2, [r3, #4]
 80003c4:	609a      	str	r2, [r3, #8]
 80003c6:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003c8:	4b2e      	ldr	r3, [pc, #184]	; (8000484 <MX_GPIO_Init+0xd0>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	4a2d      	ldr	r2, [pc, #180]	; (8000484 <MX_GPIO_Init+0xd0>)
 80003ce:	f043 0310 	orr.w	r3, r3, #16
 80003d2:	6193      	str	r3, [r2, #24]
 80003d4:	4b2b      	ldr	r3, [pc, #172]	; (8000484 <MX_GPIO_Init+0xd0>)
 80003d6:	699b      	ldr	r3, [r3, #24]
 80003d8:	f003 0310 	and.w	r3, r3, #16
 80003dc:	60fb      	str	r3, [r7, #12]
 80003de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003e0:	4b28      	ldr	r3, [pc, #160]	; (8000484 <MX_GPIO_Init+0xd0>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	4a27      	ldr	r2, [pc, #156]	; (8000484 <MX_GPIO_Init+0xd0>)
 80003e6:	f043 0320 	orr.w	r3, r3, #32
 80003ea:	6193      	str	r3, [r2, #24]
 80003ec:	4b25      	ldr	r3, [pc, #148]	; (8000484 <MX_GPIO_Init+0xd0>)
 80003ee:	699b      	ldr	r3, [r3, #24]
 80003f0:	f003 0320 	and.w	r3, r3, #32
 80003f4:	60bb      	str	r3, [r7, #8]
 80003f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f8:	4b22      	ldr	r3, [pc, #136]	; (8000484 <MX_GPIO_Init+0xd0>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	4a21      	ldr	r2, [pc, #132]	; (8000484 <MX_GPIO_Init+0xd0>)
 80003fe:	f043 0304 	orr.w	r3, r3, #4
 8000402:	6193      	str	r3, [r2, #24]
 8000404:	4b1f      	ldr	r3, [pc, #124]	; (8000484 <MX_GPIO_Init+0xd0>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	f003 0304 	and.w	r3, r3, #4
 800040c:	607b      	str	r3, [r7, #4]
 800040e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000410:	4b1c      	ldr	r3, [pc, #112]	; (8000484 <MX_GPIO_Init+0xd0>)
 8000412:	699b      	ldr	r3, [r3, #24]
 8000414:	4a1b      	ldr	r2, [pc, #108]	; (8000484 <MX_GPIO_Init+0xd0>)
 8000416:	f043 0308 	orr.w	r3, r3, #8
 800041a:	6193      	str	r3, [r2, #24]
 800041c:	4b19      	ldr	r3, [pc, #100]	; (8000484 <MX_GPIO_Init+0xd0>)
 800041e:	699b      	ldr	r3, [r3, #24]
 8000420:	f003 0308 	and.w	r3, r3, #8
 8000424:	603b      	str	r3, [r7, #0]
 8000426:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USR_LED_GPIO_Port, USR_LED_Pin, GPIO_PIN_RESET);
 8000428:	2200      	movs	r2, #0
 800042a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800042e:	4816      	ldr	r0, [pc, #88]	; (8000488 <MX_GPIO_Init+0xd4>)
 8000430:	f000 fcd0 	bl	8000dd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_Pin_GPIO_Port, CE_Pin_Pin, GPIO_PIN_RESET);
 8000434:	2200      	movs	r2, #0
 8000436:	f44f 7180 	mov.w	r1, #256	; 0x100
 800043a:	4814      	ldr	r0, [pc, #80]	; (800048c <MX_GPIO_Init+0xd8>)
 800043c:	f000 fcca 	bl	8000dd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_LED_Pin */
  GPIO_InitStruct.Pin = USR_LED_Pin;
 8000440:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000444:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000446:	2301      	movs	r3, #1
 8000448:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800044a:	2300      	movs	r3, #0
 800044c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800044e:	2302      	movs	r3, #2
 8000450:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_LED_GPIO_Port, &GPIO_InitStruct);
 8000452:	f107 0310 	add.w	r3, r7, #16
 8000456:	4619      	mov	r1, r3
 8000458:	480b      	ldr	r0, [pc, #44]	; (8000488 <MX_GPIO_Init+0xd4>)
 800045a:	f000 fb37 	bl	8000acc <HAL_GPIO_Init>

  /*Configure GPIO pin : CE_Pin_Pin */
  GPIO_InitStruct.Pin = CE_Pin_Pin;
 800045e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000462:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000464:	2301      	movs	r3, #1
 8000466:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000468:	2300      	movs	r3, #0
 800046a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800046c:	2302      	movs	r3, #2
 800046e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CE_Pin_GPIO_Port, &GPIO_InitStruct);
 8000470:	f107 0310 	add.w	r3, r7, #16
 8000474:	4619      	mov	r1, r3
 8000476:	4805      	ldr	r0, [pc, #20]	; (800048c <MX_GPIO_Init+0xd8>)
 8000478:	f000 fb28 	bl	8000acc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800047c:	bf00      	nop
 800047e:	3720      	adds	r7, #32
 8000480:	46bd      	mov	sp, r7
 8000482:	bd80      	pop	{r7, pc}
 8000484:	40021000 	.word	0x40021000
 8000488:	40011000 	.word	0x40011000
 800048c:	40010c00 	.word	0x40010c00

08000490 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000494:	b672      	cpsid	i
}
 8000496:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000498:	e7fe      	b.n	8000498 <Error_Handler+0x8>
	...

0800049c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800049c:	b480      	push	{r7}
 800049e:	b085      	sub	sp, #20
 80004a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80004a2:	4b15      	ldr	r3, [pc, #84]	; (80004f8 <HAL_MspInit+0x5c>)
 80004a4:	699b      	ldr	r3, [r3, #24]
 80004a6:	4a14      	ldr	r2, [pc, #80]	; (80004f8 <HAL_MspInit+0x5c>)
 80004a8:	f043 0301 	orr.w	r3, r3, #1
 80004ac:	6193      	str	r3, [r2, #24]
 80004ae:	4b12      	ldr	r3, [pc, #72]	; (80004f8 <HAL_MspInit+0x5c>)
 80004b0:	699b      	ldr	r3, [r3, #24]
 80004b2:	f003 0301 	and.w	r3, r3, #1
 80004b6:	60bb      	str	r3, [r7, #8]
 80004b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ba:	4b0f      	ldr	r3, [pc, #60]	; (80004f8 <HAL_MspInit+0x5c>)
 80004bc:	69db      	ldr	r3, [r3, #28]
 80004be:	4a0e      	ldr	r2, [pc, #56]	; (80004f8 <HAL_MspInit+0x5c>)
 80004c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004c4:	61d3      	str	r3, [r2, #28]
 80004c6:	4b0c      	ldr	r3, [pc, #48]	; (80004f8 <HAL_MspInit+0x5c>)
 80004c8:	69db      	ldr	r3, [r3, #28]
 80004ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004ce:	607b      	str	r3, [r7, #4]
 80004d0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004d2:	4b0a      	ldr	r3, [pc, #40]	; (80004fc <HAL_MspInit+0x60>)
 80004d4:	685b      	ldr	r3, [r3, #4]
 80004d6:	60fb      	str	r3, [r7, #12]
 80004d8:	68fb      	ldr	r3, [r7, #12]
 80004da:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004de:	60fb      	str	r3, [r7, #12]
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004e6:	60fb      	str	r3, [r7, #12]
 80004e8:	4a04      	ldr	r2, [pc, #16]	; (80004fc <HAL_MspInit+0x60>)
 80004ea:	68fb      	ldr	r3, [r7, #12]
 80004ec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ee:	bf00      	nop
 80004f0:	3714      	adds	r7, #20
 80004f2:	46bd      	mov	sp, r7
 80004f4:	bc80      	pop	{r7}
 80004f6:	4770      	bx	lr
 80004f8:	40021000 	.word	0x40021000
 80004fc:	40010000 	.word	0x40010000

08000500 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b088      	sub	sp, #32
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000508:	f107 0310 	add.w	r3, r7, #16
 800050c:	2200      	movs	r2, #0
 800050e:	601a      	str	r2, [r3, #0]
 8000510:	605a      	str	r2, [r3, #4]
 8000512:	609a      	str	r2, [r3, #8]
 8000514:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	4a15      	ldr	r2, [pc, #84]	; (8000570 <HAL_I2C_MspInit+0x70>)
 800051c:	4293      	cmp	r3, r2
 800051e:	d123      	bne.n	8000568 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000520:	4b14      	ldr	r3, [pc, #80]	; (8000574 <HAL_I2C_MspInit+0x74>)
 8000522:	699b      	ldr	r3, [r3, #24]
 8000524:	4a13      	ldr	r2, [pc, #76]	; (8000574 <HAL_I2C_MspInit+0x74>)
 8000526:	f043 0308 	orr.w	r3, r3, #8
 800052a:	6193      	str	r3, [r2, #24]
 800052c:	4b11      	ldr	r3, [pc, #68]	; (8000574 <HAL_I2C_MspInit+0x74>)
 800052e:	699b      	ldr	r3, [r3, #24]
 8000530:	f003 0308 	and.w	r3, r3, #8
 8000534:	60fb      	str	r3, [r7, #12]
 8000536:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000538:	23c0      	movs	r3, #192	; 0xc0
 800053a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800053c:	2312      	movs	r3, #18
 800053e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000540:	2303      	movs	r3, #3
 8000542:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000544:	f107 0310 	add.w	r3, r7, #16
 8000548:	4619      	mov	r1, r3
 800054a:	480b      	ldr	r0, [pc, #44]	; (8000578 <HAL_I2C_MspInit+0x78>)
 800054c:	f000 fabe 	bl	8000acc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000550:	4b08      	ldr	r3, [pc, #32]	; (8000574 <HAL_I2C_MspInit+0x74>)
 8000552:	69db      	ldr	r3, [r3, #28]
 8000554:	4a07      	ldr	r2, [pc, #28]	; (8000574 <HAL_I2C_MspInit+0x74>)
 8000556:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800055a:	61d3      	str	r3, [r2, #28]
 800055c:	4b05      	ldr	r3, [pc, #20]	; (8000574 <HAL_I2C_MspInit+0x74>)
 800055e:	69db      	ldr	r3, [r3, #28]
 8000560:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000564:	60bb      	str	r3, [r7, #8]
 8000566:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000568:	bf00      	nop
 800056a:	3720      	adds	r7, #32
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	40005400 	.word	0x40005400
 8000574:	40021000 	.word	0x40021000
 8000578:	40010c00 	.word	0x40010c00

0800057c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b088      	sub	sp, #32
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000584:	f107 0310 	add.w	r3, r7, #16
 8000588:	2200      	movs	r2, #0
 800058a:	601a      	str	r2, [r3, #0]
 800058c:	605a      	str	r2, [r3, #4]
 800058e:	609a      	str	r2, [r3, #8]
 8000590:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	4a1c      	ldr	r2, [pc, #112]	; (8000608 <HAL_UART_MspInit+0x8c>)
 8000598:	4293      	cmp	r3, r2
 800059a:	d131      	bne.n	8000600 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800059c:	4b1b      	ldr	r3, [pc, #108]	; (800060c <HAL_UART_MspInit+0x90>)
 800059e:	699b      	ldr	r3, [r3, #24]
 80005a0:	4a1a      	ldr	r2, [pc, #104]	; (800060c <HAL_UART_MspInit+0x90>)
 80005a2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005a6:	6193      	str	r3, [r2, #24]
 80005a8:	4b18      	ldr	r3, [pc, #96]	; (800060c <HAL_UART_MspInit+0x90>)
 80005aa:	699b      	ldr	r3, [r3, #24]
 80005ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005b0:	60fb      	str	r3, [r7, #12]
 80005b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b4:	4b15      	ldr	r3, [pc, #84]	; (800060c <HAL_UART_MspInit+0x90>)
 80005b6:	699b      	ldr	r3, [r3, #24]
 80005b8:	4a14      	ldr	r2, [pc, #80]	; (800060c <HAL_UART_MspInit+0x90>)
 80005ba:	f043 0304 	orr.w	r3, r3, #4
 80005be:	6193      	str	r3, [r2, #24]
 80005c0:	4b12      	ldr	r3, [pc, #72]	; (800060c <HAL_UART_MspInit+0x90>)
 80005c2:	699b      	ldr	r3, [r3, #24]
 80005c4:	f003 0304 	and.w	r3, r3, #4
 80005c8:	60bb      	str	r3, [r7, #8]
 80005ca:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80005cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80005d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005d2:	2302      	movs	r3, #2
 80005d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005d6:	2303      	movs	r3, #3
 80005d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005da:	f107 0310 	add.w	r3, r7, #16
 80005de:	4619      	mov	r1, r3
 80005e0:	480b      	ldr	r0, [pc, #44]	; (8000610 <HAL_UART_MspInit+0x94>)
 80005e2:	f000 fa73 	bl	8000acc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80005e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80005ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005ec:	2300      	movs	r3, #0
 80005ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f0:	2300      	movs	r3, #0
 80005f2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f4:	f107 0310 	add.w	r3, r7, #16
 80005f8:	4619      	mov	r1, r3
 80005fa:	4805      	ldr	r0, [pc, #20]	; (8000610 <HAL_UART_MspInit+0x94>)
 80005fc:	f000 fa66 	bl	8000acc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000600:	bf00      	nop
 8000602:	3720      	adds	r7, #32
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	40013800 	.word	0x40013800
 800060c:	40021000 	.word	0x40021000
 8000610:	40010800 	.word	0x40010800

08000614 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000618:	e7fe      	b.n	8000618 <NMI_Handler+0x4>

0800061a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800061a:	b480      	push	{r7}
 800061c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800061e:	e7fe      	b.n	800061e <HardFault_Handler+0x4>

08000620 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000624:	e7fe      	b.n	8000624 <MemManage_Handler+0x4>

08000626 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000626:	b480      	push	{r7}
 8000628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800062a:	e7fe      	b.n	800062a <BusFault_Handler+0x4>

0800062c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000630:	e7fe      	b.n	8000630 <UsageFault_Handler+0x4>

08000632 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000632:	b480      	push	{r7}
 8000634:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000636:	bf00      	nop
 8000638:	46bd      	mov	sp, r7
 800063a:	bc80      	pop	{r7}
 800063c:	4770      	bx	lr

0800063e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800063e:	b480      	push	{r7}
 8000640:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000642:	bf00      	nop
 8000644:	46bd      	mov	sp, r7
 8000646:	bc80      	pop	{r7}
 8000648:	4770      	bx	lr

0800064a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800064a:	b480      	push	{r7}
 800064c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800064e:	bf00      	nop
 8000650:	46bd      	mov	sp, r7
 8000652:	bc80      	pop	{r7}
 8000654:	4770      	bx	lr

08000656 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000656:	b580      	push	{r7, lr}
 8000658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800065a:	f000 f913 	bl	8000884 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800065e:	bf00      	nop
 8000660:	bd80      	pop	{r7, pc}

08000662 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000662:	b580      	push	{r7, lr}
 8000664:	b086      	sub	sp, #24
 8000666:	af00      	add	r7, sp, #0
 8000668:	60f8      	str	r0, [r7, #12]
 800066a:	60b9      	str	r1, [r7, #8]
 800066c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800066e:	2300      	movs	r3, #0
 8000670:	617b      	str	r3, [r7, #20]
 8000672:	e00a      	b.n	800068a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000674:	f3af 8000 	nop.w
 8000678:	4601      	mov	r1, r0
 800067a:	68bb      	ldr	r3, [r7, #8]
 800067c:	1c5a      	adds	r2, r3, #1
 800067e:	60ba      	str	r2, [r7, #8]
 8000680:	b2ca      	uxtb	r2, r1
 8000682:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000684:	697b      	ldr	r3, [r7, #20]
 8000686:	3301      	adds	r3, #1
 8000688:	617b      	str	r3, [r7, #20]
 800068a:	697a      	ldr	r2, [r7, #20]
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	429a      	cmp	r2, r3
 8000690:	dbf0      	blt.n	8000674 <_read+0x12>
  }

  return len;
 8000692:	687b      	ldr	r3, [r7, #4]
}
 8000694:	4618      	mov	r0, r3
 8000696:	3718      	adds	r7, #24
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}

0800069c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b086      	sub	sp, #24
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	60f8      	str	r0, [r7, #12]
 80006a4:	60b9      	str	r1, [r7, #8]
 80006a6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006a8:	2300      	movs	r3, #0
 80006aa:	617b      	str	r3, [r7, #20]
 80006ac:	e009      	b.n	80006c2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80006ae:	68bb      	ldr	r3, [r7, #8]
 80006b0:	1c5a      	adds	r2, r3, #1
 80006b2:	60ba      	str	r2, [r7, #8]
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	4618      	mov	r0, r3
 80006b8:	f7ff fdcc 	bl	8000254 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006bc:	697b      	ldr	r3, [r7, #20]
 80006be:	3301      	adds	r3, #1
 80006c0:	617b      	str	r3, [r7, #20]
 80006c2:	697a      	ldr	r2, [r7, #20]
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	429a      	cmp	r2, r3
 80006c8:	dbf1      	blt.n	80006ae <_write+0x12>
  }
  return len;
 80006ca:	687b      	ldr	r3, [r7, #4]
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	3718      	adds	r7, #24
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <_close>:

int _close(int file)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80006dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80006e0:	4618      	mov	r0, r3
 80006e2:	370c      	adds	r7, #12
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bc80      	pop	{r7}
 80006e8:	4770      	bx	lr

080006ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80006ea:	b480      	push	{r7}
 80006ec:	b083      	sub	sp, #12
 80006ee:	af00      	add	r7, sp, #0
 80006f0:	6078      	str	r0, [r7, #4]
 80006f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006fa:	605a      	str	r2, [r3, #4]
  return 0;
 80006fc:	2300      	movs	r3, #0
}
 80006fe:	4618      	mov	r0, r3
 8000700:	370c      	adds	r7, #12
 8000702:	46bd      	mov	sp, r7
 8000704:	bc80      	pop	{r7}
 8000706:	4770      	bx	lr

08000708 <_isatty>:

int _isatty(int file)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000710:	2301      	movs	r3, #1
}
 8000712:	4618      	mov	r0, r3
 8000714:	370c      	adds	r7, #12
 8000716:	46bd      	mov	sp, r7
 8000718:	bc80      	pop	{r7}
 800071a:	4770      	bx	lr

0800071c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800071c:	b480      	push	{r7}
 800071e:	b085      	sub	sp, #20
 8000720:	af00      	add	r7, sp, #0
 8000722:	60f8      	str	r0, [r7, #12]
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000728:	2300      	movs	r3, #0
}
 800072a:	4618      	mov	r0, r3
 800072c:	3714      	adds	r7, #20
 800072e:	46bd      	mov	sp, r7
 8000730:	bc80      	pop	{r7}
 8000732:	4770      	bx	lr

08000734 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b086      	sub	sp, #24
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800073c:	4a14      	ldr	r2, [pc, #80]	; (8000790 <_sbrk+0x5c>)
 800073e:	4b15      	ldr	r3, [pc, #84]	; (8000794 <_sbrk+0x60>)
 8000740:	1ad3      	subs	r3, r2, r3
 8000742:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000748:	4b13      	ldr	r3, [pc, #76]	; (8000798 <_sbrk+0x64>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d102      	bne.n	8000756 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000750:	4b11      	ldr	r3, [pc, #68]	; (8000798 <_sbrk+0x64>)
 8000752:	4a12      	ldr	r2, [pc, #72]	; (800079c <_sbrk+0x68>)
 8000754:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000756:	4b10      	ldr	r3, [pc, #64]	; (8000798 <_sbrk+0x64>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	4413      	add	r3, r2
 800075e:	693a      	ldr	r2, [r7, #16]
 8000760:	429a      	cmp	r2, r3
 8000762:	d207      	bcs.n	8000774 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000764:	f002 fa92 	bl	8002c8c <__errno>
 8000768:	4603      	mov	r3, r0
 800076a:	220c      	movs	r2, #12
 800076c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800076e:	f04f 33ff 	mov.w	r3, #4294967295
 8000772:	e009      	b.n	8000788 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000774:	4b08      	ldr	r3, [pc, #32]	; (8000798 <_sbrk+0x64>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800077a:	4b07      	ldr	r3, [pc, #28]	; (8000798 <_sbrk+0x64>)
 800077c:	681a      	ldr	r2, [r3, #0]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	4413      	add	r3, r2
 8000782:	4a05      	ldr	r2, [pc, #20]	; (8000798 <_sbrk+0x64>)
 8000784:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000786:	68fb      	ldr	r3, [r7, #12]
}
 8000788:	4618      	mov	r0, r3
 800078a:	3718      	adds	r7, #24
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20005000 	.word	0x20005000
 8000794:	00000400 	.word	0x00000400
 8000798:	20000120 	.word	0x20000120
 800079c:	20000278 	.word	0x20000278

080007a0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007a4:	bf00      	nop
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bc80      	pop	{r7}
 80007aa:	4770      	bx	lr

080007ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007ac:	f7ff fff8 	bl	80007a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007b0:	480b      	ldr	r0, [pc, #44]	; (80007e0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80007b2:	490c      	ldr	r1, [pc, #48]	; (80007e4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80007b4:	4a0c      	ldr	r2, [pc, #48]	; (80007e8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80007b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007b8:	e002      	b.n	80007c0 <LoopCopyDataInit>

080007ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007be:	3304      	adds	r3, #4

080007c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007c4:	d3f9      	bcc.n	80007ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007c6:	4a09      	ldr	r2, [pc, #36]	; (80007ec <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80007c8:	4c09      	ldr	r4, [pc, #36]	; (80007f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007cc:	e001      	b.n	80007d2 <LoopFillZerobss>

080007ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007d0:	3204      	adds	r2, #4

080007d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007d4:	d3fb      	bcc.n	80007ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007d6:	f002 fa5f 	bl	8002c98 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007da:	f7ff fcb7 	bl	800014c <main>
  bx lr
 80007de:	4770      	bx	lr
  ldr r0, =_sdata
 80007e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007e4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80007e8:	080038fc 	.word	0x080038fc
  ldr r2, =_sbss
 80007ec:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80007f0:	20000274 	.word	0x20000274

080007f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007f4:	e7fe      	b.n	80007f4 <ADC1_2_IRQHandler>
	...

080007f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007fc:	4b08      	ldr	r3, [pc, #32]	; (8000820 <HAL_Init+0x28>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a07      	ldr	r2, [pc, #28]	; (8000820 <HAL_Init+0x28>)
 8000802:	f043 0310 	orr.w	r3, r3, #16
 8000806:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000808:	2003      	movs	r0, #3
 800080a:	f000 f92b 	bl	8000a64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800080e:	200f      	movs	r0, #15
 8000810:	f000 f808 	bl	8000824 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000814:	f7ff fe42 	bl	800049c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000818:	2300      	movs	r3, #0
}
 800081a:	4618      	mov	r0, r3
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	40022000 	.word	0x40022000

08000824 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b082      	sub	sp, #8
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800082c:	4b12      	ldr	r3, [pc, #72]	; (8000878 <HAL_InitTick+0x54>)
 800082e:	681a      	ldr	r2, [r3, #0]
 8000830:	4b12      	ldr	r3, [pc, #72]	; (800087c <HAL_InitTick+0x58>)
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	4619      	mov	r1, r3
 8000836:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800083a:	fbb3 f3f1 	udiv	r3, r3, r1
 800083e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000842:	4618      	mov	r0, r3
 8000844:	f000 f935 	bl	8000ab2 <HAL_SYSTICK_Config>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800084e:	2301      	movs	r3, #1
 8000850:	e00e      	b.n	8000870 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	2b0f      	cmp	r3, #15
 8000856:	d80a      	bhi.n	800086e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000858:	2200      	movs	r2, #0
 800085a:	6879      	ldr	r1, [r7, #4]
 800085c:	f04f 30ff 	mov.w	r0, #4294967295
 8000860:	f000 f90b 	bl	8000a7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000864:	4a06      	ldr	r2, [pc, #24]	; (8000880 <HAL_InitTick+0x5c>)
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800086a:	2300      	movs	r3, #0
 800086c:	e000      	b.n	8000870 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800086e:	2301      	movs	r3, #1
}
 8000870:	4618      	mov	r0, r3
 8000872:	3708      	adds	r7, #8
 8000874:	46bd      	mov	sp, r7
 8000876:	bd80      	pop	{r7, pc}
 8000878:	20000000 	.word	0x20000000
 800087c:	20000008 	.word	0x20000008
 8000880:	20000004 	.word	0x20000004

08000884 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000888:	4b05      	ldr	r3, [pc, #20]	; (80008a0 <HAL_IncTick+0x1c>)
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	461a      	mov	r2, r3
 800088e:	4b05      	ldr	r3, [pc, #20]	; (80008a4 <HAL_IncTick+0x20>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4413      	add	r3, r2
 8000894:	4a03      	ldr	r2, [pc, #12]	; (80008a4 <HAL_IncTick+0x20>)
 8000896:	6013      	str	r3, [r2, #0]
}
 8000898:	bf00      	nop
 800089a:	46bd      	mov	sp, r7
 800089c:	bc80      	pop	{r7}
 800089e:	4770      	bx	lr
 80008a0:	20000008 	.word	0x20000008
 80008a4:	20000124 	.word	0x20000124

080008a8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  return uwTick;
 80008ac:	4b02      	ldr	r3, [pc, #8]	; (80008b8 <HAL_GetTick+0x10>)
 80008ae:	681b      	ldr	r3, [r3, #0]
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bc80      	pop	{r7}
 80008b6:	4770      	bx	lr
 80008b8:	20000124 	.word	0x20000124

080008bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008c4:	f7ff fff0 	bl	80008a8 <HAL_GetTick>
 80008c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008ce:	68fb      	ldr	r3, [r7, #12]
 80008d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008d4:	d005      	beq.n	80008e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008d6:	4b0a      	ldr	r3, [pc, #40]	; (8000900 <HAL_Delay+0x44>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	461a      	mov	r2, r3
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	4413      	add	r3, r2
 80008e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80008e2:	bf00      	nop
 80008e4:	f7ff ffe0 	bl	80008a8 <HAL_GetTick>
 80008e8:	4602      	mov	r2, r0
 80008ea:	68bb      	ldr	r3, [r7, #8]
 80008ec:	1ad3      	subs	r3, r2, r3
 80008ee:	68fa      	ldr	r2, [r7, #12]
 80008f0:	429a      	cmp	r2, r3
 80008f2:	d8f7      	bhi.n	80008e4 <HAL_Delay+0x28>
  {
  }
}
 80008f4:	bf00      	nop
 80008f6:	bf00      	nop
 80008f8:	3710      	adds	r7, #16
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	20000008 	.word	0x20000008

08000904 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000904:	b480      	push	{r7}
 8000906:	b085      	sub	sp, #20
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	f003 0307 	and.w	r3, r3, #7
 8000912:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000914:	4b0c      	ldr	r3, [pc, #48]	; (8000948 <__NVIC_SetPriorityGrouping+0x44>)
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800091a:	68ba      	ldr	r2, [r7, #8]
 800091c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000920:	4013      	ands	r3, r2
 8000922:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000928:	68bb      	ldr	r3, [r7, #8]
 800092a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800092c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000930:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000934:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000936:	4a04      	ldr	r2, [pc, #16]	; (8000948 <__NVIC_SetPriorityGrouping+0x44>)
 8000938:	68bb      	ldr	r3, [r7, #8]
 800093a:	60d3      	str	r3, [r2, #12]
}
 800093c:	bf00      	nop
 800093e:	3714      	adds	r7, #20
 8000940:	46bd      	mov	sp, r7
 8000942:	bc80      	pop	{r7}
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	e000ed00 	.word	0xe000ed00

0800094c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000950:	4b04      	ldr	r3, [pc, #16]	; (8000964 <__NVIC_GetPriorityGrouping+0x18>)
 8000952:	68db      	ldr	r3, [r3, #12]
 8000954:	0a1b      	lsrs	r3, r3, #8
 8000956:	f003 0307 	and.w	r3, r3, #7
}
 800095a:	4618      	mov	r0, r3
 800095c:	46bd      	mov	sp, r7
 800095e:	bc80      	pop	{r7}
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop
 8000964:	e000ed00 	.word	0xe000ed00

08000968 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000968:	b480      	push	{r7}
 800096a:	b083      	sub	sp, #12
 800096c:	af00      	add	r7, sp, #0
 800096e:	4603      	mov	r3, r0
 8000970:	6039      	str	r1, [r7, #0]
 8000972:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000974:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000978:	2b00      	cmp	r3, #0
 800097a:	db0a      	blt.n	8000992 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800097c:	683b      	ldr	r3, [r7, #0]
 800097e:	b2da      	uxtb	r2, r3
 8000980:	490c      	ldr	r1, [pc, #48]	; (80009b4 <__NVIC_SetPriority+0x4c>)
 8000982:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000986:	0112      	lsls	r2, r2, #4
 8000988:	b2d2      	uxtb	r2, r2
 800098a:	440b      	add	r3, r1
 800098c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000990:	e00a      	b.n	80009a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000992:	683b      	ldr	r3, [r7, #0]
 8000994:	b2da      	uxtb	r2, r3
 8000996:	4908      	ldr	r1, [pc, #32]	; (80009b8 <__NVIC_SetPriority+0x50>)
 8000998:	79fb      	ldrb	r3, [r7, #7]
 800099a:	f003 030f 	and.w	r3, r3, #15
 800099e:	3b04      	subs	r3, #4
 80009a0:	0112      	lsls	r2, r2, #4
 80009a2:	b2d2      	uxtb	r2, r2
 80009a4:	440b      	add	r3, r1
 80009a6:	761a      	strb	r2, [r3, #24]
}
 80009a8:	bf00      	nop
 80009aa:	370c      	adds	r7, #12
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bc80      	pop	{r7}
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	e000e100 	.word	0xe000e100
 80009b8:	e000ed00 	.word	0xe000ed00

080009bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009bc:	b480      	push	{r7}
 80009be:	b089      	sub	sp, #36	; 0x24
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	60f8      	str	r0, [r7, #12]
 80009c4:	60b9      	str	r1, [r7, #8]
 80009c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	f003 0307 	and.w	r3, r3, #7
 80009ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009d0:	69fb      	ldr	r3, [r7, #28]
 80009d2:	f1c3 0307 	rsb	r3, r3, #7
 80009d6:	2b04      	cmp	r3, #4
 80009d8:	bf28      	it	cs
 80009da:	2304      	movcs	r3, #4
 80009dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009de:	69fb      	ldr	r3, [r7, #28]
 80009e0:	3304      	adds	r3, #4
 80009e2:	2b06      	cmp	r3, #6
 80009e4:	d902      	bls.n	80009ec <NVIC_EncodePriority+0x30>
 80009e6:	69fb      	ldr	r3, [r7, #28]
 80009e8:	3b03      	subs	r3, #3
 80009ea:	e000      	b.n	80009ee <NVIC_EncodePriority+0x32>
 80009ec:	2300      	movs	r3, #0
 80009ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009f0:	f04f 32ff 	mov.w	r2, #4294967295
 80009f4:	69bb      	ldr	r3, [r7, #24]
 80009f6:	fa02 f303 	lsl.w	r3, r2, r3
 80009fa:	43da      	mvns	r2, r3
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	401a      	ands	r2, r3
 8000a00:	697b      	ldr	r3, [r7, #20]
 8000a02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a04:	f04f 31ff 	mov.w	r1, #4294967295
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a0e:	43d9      	mvns	r1, r3
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a14:	4313      	orrs	r3, r2
         );
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3724      	adds	r7, #36	; 0x24
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bc80      	pop	{r7}
 8000a1e:	4770      	bx	lr

08000a20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b082      	sub	sp, #8
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	3b01      	subs	r3, #1
 8000a2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a30:	d301      	bcc.n	8000a36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a32:	2301      	movs	r3, #1
 8000a34:	e00f      	b.n	8000a56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a36:	4a0a      	ldr	r2, [pc, #40]	; (8000a60 <SysTick_Config+0x40>)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	3b01      	subs	r3, #1
 8000a3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a3e:	210f      	movs	r1, #15
 8000a40:	f04f 30ff 	mov.w	r0, #4294967295
 8000a44:	f7ff ff90 	bl	8000968 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a48:	4b05      	ldr	r3, [pc, #20]	; (8000a60 <SysTick_Config+0x40>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a4e:	4b04      	ldr	r3, [pc, #16]	; (8000a60 <SysTick_Config+0x40>)
 8000a50:	2207      	movs	r2, #7
 8000a52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a54:	2300      	movs	r3, #0
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	e000e010 	.word	0xe000e010

08000a64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f7ff ff49 	bl	8000904 <__NVIC_SetPriorityGrouping>
}
 8000a72:	bf00      	nop
 8000a74:	3708      	adds	r7, #8
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}

08000a7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a7a:	b580      	push	{r7, lr}
 8000a7c:	b086      	sub	sp, #24
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	4603      	mov	r3, r0
 8000a82:	60b9      	str	r1, [r7, #8]
 8000a84:	607a      	str	r2, [r7, #4]
 8000a86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a8c:	f7ff ff5e 	bl	800094c <__NVIC_GetPriorityGrouping>
 8000a90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a92:	687a      	ldr	r2, [r7, #4]
 8000a94:	68b9      	ldr	r1, [r7, #8]
 8000a96:	6978      	ldr	r0, [r7, #20]
 8000a98:	f7ff ff90 	bl	80009bc <NVIC_EncodePriority>
 8000a9c:	4602      	mov	r2, r0
 8000a9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000aa2:	4611      	mov	r1, r2
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff ff5f 	bl	8000968 <__NVIC_SetPriority>
}
 8000aaa:	bf00      	nop
 8000aac:	3718      	adds	r7, #24
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}

08000ab2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ab2:	b580      	push	{r7, lr}
 8000ab4:	b082      	sub	sp, #8
 8000ab6:	af00      	add	r7, sp, #0
 8000ab8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000aba:	6878      	ldr	r0, [r7, #4]
 8000abc:	f7ff ffb0 	bl	8000a20 <SysTick_Config>
 8000ac0:	4603      	mov	r3, r0
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3708      	adds	r7, #8
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
	...

08000acc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b08b      	sub	sp, #44	; 0x2c
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
 8000ad4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000ada:	2300      	movs	r3, #0
 8000adc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ade:	e169      	b.n	8000db4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	69fa      	ldr	r2, [r7, #28]
 8000af0:	4013      	ands	r3, r2
 8000af2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000af4:	69ba      	ldr	r2, [r7, #24]
 8000af6:	69fb      	ldr	r3, [r7, #28]
 8000af8:	429a      	cmp	r2, r3
 8000afa:	f040 8158 	bne.w	8000dae <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	4a9a      	ldr	r2, [pc, #616]	; (8000d6c <HAL_GPIO_Init+0x2a0>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d05e      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
 8000b08:	4a98      	ldr	r2, [pc, #608]	; (8000d6c <HAL_GPIO_Init+0x2a0>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d875      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b0e:	4a98      	ldr	r2, [pc, #608]	; (8000d70 <HAL_GPIO_Init+0x2a4>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d058      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
 8000b14:	4a96      	ldr	r2, [pc, #600]	; (8000d70 <HAL_GPIO_Init+0x2a4>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d86f      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b1a:	4a96      	ldr	r2, [pc, #600]	; (8000d74 <HAL_GPIO_Init+0x2a8>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d052      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
 8000b20:	4a94      	ldr	r2, [pc, #592]	; (8000d74 <HAL_GPIO_Init+0x2a8>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d869      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b26:	4a94      	ldr	r2, [pc, #592]	; (8000d78 <HAL_GPIO_Init+0x2ac>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d04c      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
 8000b2c:	4a92      	ldr	r2, [pc, #584]	; (8000d78 <HAL_GPIO_Init+0x2ac>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d863      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b32:	4a92      	ldr	r2, [pc, #584]	; (8000d7c <HAL_GPIO_Init+0x2b0>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d046      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
 8000b38:	4a90      	ldr	r2, [pc, #576]	; (8000d7c <HAL_GPIO_Init+0x2b0>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d85d      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b3e:	2b12      	cmp	r3, #18
 8000b40:	d82a      	bhi.n	8000b98 <HAL_GPIO_Init+0xcc>
 8000b42:	2b12      	cmp	r3, #18
 8000b44:	d859      	bhi.n	8000bfa <HAL_GPIO_Init+0x12e>
 8000b46:	a201      	add	r2, pc, #4	; (adr r2, 8000b4c <HAL_GPIO_Init+0x80>)
 8000b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b4c:	08000bc7 	.word	0x08000bc7
 8000b50:	08000ba1 	.word	0x08000ba1
 8000b54:	08000bb3 	.word	0x08000bb3
 8000b58:	08000bf5 	.word	0x08000bf5
 8000b5c:	08000bfb 	.word	0x08000bfb
 8000b60:	08000bfb 	.word	0x08000bfb
 8000b64:	08000bfb 	.word	0x08000bfb
 8000b68:	08000bfb 	.word	0x08000bfb
 8000b6c:	08000bfb 	.word	0x08000bfb
 8000b70:	08000bfb 	.word	0x08000bfb
 8000b74:	08000bfb 	.word	0x08000bfb
 8000b78:	08000bfb 	.word	0x08000bfb
 8000b7c:	08000bfb 	.word	0x08000bfb
 8000b80:	08000bfb 	.word	0x08000bfb
 8000b84:	08000bfb 	.word	0x08000bfb
 8000b88:	08000bfb 	.word	0x08000bfb
 8000b8c:	08000bfb 	.word	0x08000bfb
 8000b90:	08000ba9 	.word	0x08000ba9
 8000b94:	08000bbd 	.word	0x08000bbd
 8000b98:	4a79      	ldr	r2, [pc, #484]	; (8000d80 <HAL_GPIO_Init+0x2b4>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d013      	beq.n	8000bc6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b9e:	e02c      	b.n	8000bfa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	68db      	ldr	r3, [r3, #12]
 8000ba4:	623b      	str	r3, [r7, #32]
          break;
 8000ba6:	e029      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	68db      	ldr	r3, [r3, #12]
 8000bac:	3304      	adds	r3, #4
 8000bae:	623b      	str	r3, [r7, #32]
          break;
 8000bb0:	e024      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	68db      	ldr	r3, [r3, #12]
 8000bb6:	3308      	adds	r3, #8
 8000bb8:	623b      	str	r3, [r7, #32]
          break;
 8000bba:	e01f      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	330c      	adds	r3, #12
 8000bc2:	623b      	str	r3, [r7, #32]
          break;
 8000bc4:	e01a      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	689b      	ldr	r3, [r3, #8]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d102      	bne.n	8000bd4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000bce:	2304      	movs	r3, #4
 8000bd0:	623b      	str	r3, [r7, #32]
          break;
 8000bd2:	e013      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	689b      	ldr	r3, [r3, #8]
 8000bd8:	2b01      	cmp	r3, #1
 8000bda:	d105      	bne.n	8000be8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000bdc:	2308      	movs	r3, #8
 8000bde:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	69fa      	ldr	r2, [r7, #28]
 8000be4:	611a      	str	r2, [r3, #16]
          break;
 8000be6:	e009      	b.n	8000bfc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000be8:	2308      	movs	r3, #8
 8000bea:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	69fa      	ldr	r2, [r7, #28]
 8000bf0:	615a      	str	r2, [r3, #20]
          break;
 8000bf2:	e003      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	623b      	str	r3, [r7, #32]
          break;
 8000bf8:	e000      	b.n	8000bfc <HAL_GPIO_Init+0x130>
          break;
 8000bfa:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bfc:	69bb      	ldr	r3, [r7, #24]
 8000bfe:	2bff      	cmp	r3, #255	; 0xff
 8000c00:	d801      	bhi.n	8000c06 <HAL_GPIO_Init+0x13a>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	e001      	b.n	8000c0a <HAL_GPIO_Init+0x13e>
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	3304      	adds	r3, #4
 8000c0a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c0c:	69bb      	ldr	r3, [r7, #24]
 8000c0e:	2bff      	cmp	r3, #255	; 0xff
 8000c10:	d802      	bhi.n	8000c18 <HAL_GPIO_Init+0x14c>
 8000c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	e002      	b.n	8000c1e <HAL_GPIO_Init+0x152>
 8000c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c1a:	3b08      	subs	r3, #8
 8000c1c:	009b      	lsls	r3, r3, #2
 8000c1e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	210f      	movs	r1, #15
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	fa01 f303 	lsl.w	r3, r1, r3
 8000c2c:	43db      	mvns	r3, r3
 8000c2e:	401a      	ands	r2, r3
 8000c30:	6a39      	ldr	r1, [r7, #32]
 8000c32:	693b      	ldr	r3, [r7, #16]
 8000c34:	fa01 f303 	lsl.w	r3, r1, r3
 8000c38:	431a      	orrs	r2, r3
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	f000 80b1 	beq.w	8000dae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c4c:	4b4d      	ldr	r3, [pc, #308]	; (8000d84 <HAL_GPIO_Init+0x2b8>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	4a4c      	ldr	r2, [pc, #304]	; (8000d84 <HAL_GPIO_Init+0x2b8>)
 8000c52:	f043 0301 	orr.w	r3, r3, #1
 8000c56:	6193      	str	r3, [r2, #24]
 8000c58:	4b4a      	ldr	r3, [pc, #296]	; (8000d84 <HAL_GPIO_Init+0x2b8>)
 8000c5a:	699b      	ldr	r3, [r3, #24]
 8000c5c:	f003 0301 	and.w	r3, r3, #1
 8000c60:	60bb      	str	r3, [r7, #8]
 8000c62:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c64:	4a48      	ldr	r2, [pc, #288]	; (8000d88 <HAL_GPIO_Init+0x2bc>)
 8000c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c68:	089b      	lsrs	r3, r3, #2
 8000c6a:	3302      	adds	r3, #2
 8000c6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c70:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c74:	f003 0303 	and.w	r3, r3, #3
 8000c78:	009b      	lsls	r3, r3, #2
 8000c7a:	220f      	movs	r2, #15
 8000c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c80:	43db      	mvns	r3, r3
 8000c82:	68fa      	ldr	r2, [r7, #12]
 8000c84:	4013      	ands	r3, r2
 8000c86:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	4a40      	ldr	r2, [pc, #256]	; (8000d8c <HAL_GPIO_Init+0x2c0>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d013      	beq.n	8000cb8 <HAL_GPIO_Init+0x1ec>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	4a3f      	ldr	r2, [pc, #252]	; (8000d90 <HAL_GPIO_Init+0x2c4>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d00d      	beq.n	8000cb4 <HAL_GPIO_Init+0x1e8>
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	4a3e      	ldr	r2, [pc, #248]	; (8000d94 <HAL_GPIO_Init+0x2c8>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d007      	beq.n	8000cb0 <HAL_GPIO_Init+0x1e4>
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	4a3d      	ldr	r2, [pc, #244]	; (8000d98 <HAL_GPIO_Init+0x2cc>)
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d101      	bne.n	8000cac <HAL_GPIO_Init+0x1e0>
 8000ca8:	2303      	movs	r3, #3
 8000caa:	e006      	b.n	8000cba <HAL_GPIO_Init+0x1ee>
 8000cac:	2304      	movs	r3, #4
 8000cae:	e004      	b.n	8000cba <HAL_GPIO_Init+0x1ee>
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	e002      	b.n	8000cba <HAL_GPIO_Init+0x1ee>
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	e000      	b.n	8000cba <HAL_GPIO_Init+0x1ee>
 8000cb8:	2300      	movs	r3, #0
 8000cba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000cbc:	f002 0203 	and.w	r2, r2, #3
 8000cc0:	0092      	lsls	r2, r2, #2
 8000cc2:	4093      	lsls	r3, r2
 8000cc4:	68fa      	ldr	r2, [r7, #12]
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000cca:	492f      	ldr	r1, [pc, #188]	; (8000d88 <HAL_GPIO_Init+0x2bc>)
 8000ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cce:	089b      	lsrs	r3, r3, #2
 8000cd0:	3302      	adds	r3, #2
 8000cd2:	68fa      	ldr	r2, [r7, #12]
 8000cd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d006      	beq.n	8000cf2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000ce4:	4b2d      	ldr	r3, [pc, #180]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000ce6:	689a      	ldr	r2, [r3, #8]
 8000ce8:	492c      	ldr	r1, [pc, #176]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000cea:	69bb      	ldr	r3, [r7, #24]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	608b      	str	r3, [r1, #8]
 8000cf0:	e006      	b.n	8000d00 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000cf2:	4b2a      	ldr	r3, [pc, #168]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000cf4:	689a      	ldr	r2, [r3, #8]
 8000cf6:	69bb      	ldr	r3, [r7, #24]
 8000cf8:	43db      	mvns	r3, r3
 8000cfa:	4928      	ldr	r1, [pc, #160]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d006      	beq.n	8000d1a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d0c:	4b23      	ldr	r3, [pc, #140]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d0e:	68da      	ldr	r2, [r3, #12]
 8000d10:	4922      	ldr	r1, [pc, #136]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d12:	69bb      	ldr	r3, [r7, #24]
 8000d14:	4313      	orrs	r3, r2
 8000d16:	60cb      	str	r3, [r1, #12]
 8000d18:	e006      	b.n	8000d28 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d1a:	4b20      	ldr	r3, [pc, #128]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d1c:	68da      	ldr	r2, [r3, #12]
 8000d1e:	69bb      	ldr	r3, [r7, #24]
 8000d20:	43db      	mvns	r3, r3
 8000d22:	491e      	ldr	r1, [pc, #120]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d24:	4013      	ands	r3, r2
 8000d26:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	685b      	ldr	r3, [r3, #4]
 8000d2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d006      	beq.n	8000d42 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d34:	4b19      	ldr	r3, [pc, #100]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d36:	685a      	ldr	r2, [r3, #4]
 8000d38:	4918      	ldr	r1, [pc, #96]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d3a:	69bb      	ldr	r3, [r7, #24]
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	604b      	str	r3, [r1, #4]
 8000d40:	e006      	b.n	8000d50 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d42:	4b16      	ldr	r3, [pc, #88]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d44:	685a      	ldr	r2, [r3, #4]
 8000d46:	69bb      	ldr	r3, [r7, #24]
 8000d48:	43db      	mvns	r3, r3
 8000d4a:	4914      	ldr	r1, [pc, #80]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d021      	beq.n	8000da0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	490e      	ldr	r1, [pc, #56]	; (8000d9c <HAL_GPIO_Init+0x2d0>)
 8000d62:	69bb      	ldr	r3, [r7, #24]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	600b      	str	r3, [r1, #0]
 8000d68:	e021      	b.n	8000dae <HAL_GPIO_Init+0x2e2>
 8000d6a:	bf00      	nop
 8000d6c:	10320000 	.word	0x10320000
 8000d70:	10310000 	.word	0x10310000
 8000d74:	10220000 	.word	0x10220000
 8000d78:	10210000 	.word	0x10210000
 8000d7c:	10120000 	.word	0x10120000
 8000d80:	10110000 	.word	0x10110000
 8000d84:	40021000 	.word	0x40021000
 8000d88:	40010000 	.word	0x40010000
 8000d8c:	40010800 	.word	0x40010800
 8000d90:	40010c00 	.word	0x40010c00
 8000d94:	40011000 	.word	0x40011000
 8000d98:	40011400 	.word	0x40011400
 8000d9c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000da0:	4b0b      	ldr	r3, [pc, #44]	; (8000dd0 <HAL_GPIO_Init+0x304>)
 8000da2:	681a      	ldr	r2, [r3, #0]
 8000da4:	69bb      	ldr	r3, [r7, #24]
 8000da6:	43db      	mvns	r3, r3
 8000da8:	4909      	ldr	r1, [pc, #36]	; (8000dd0 <HAL_GPIO_Init+0x304>)
 8000daa:	4013      	ands	r3, r2
 8000dac:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000db0:	3301      	adds	r3, #1
 8000db2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dba:	fa22 f303 	lsr.w	r3, r2, r3
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	f47f ae8e 	bne.w	8000ae0 <HAL_GPIO_Init+0x14>
  }
}
 8000dc4:	bf00      	nop
 8000dc6:	bf00      	nop
 8000dc8:	372c      	adds	r7, #44	; 0x2c
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bc80      	pop	{r7}
 8000dce:	4770      	bx	lr
 8000dd0:	40010400 	.word	0x40010400

08000dd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	460b      	mov	r3, r1
 8000dde:	807b      	strh	r3, [r7, #2]
 8000de0:	4613      	mov	r3, r2
 8000de2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000de4:	787b      	ldrb	r3, [r7, #1]
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d003      	beq.n	8000df2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000dea:	887a      	ldrh	r2, [r7, #2]
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000df0:	e003      	b.n	8000dfa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000df2:	887b      	ldrh	r3, [r7, #2]
 8000df4:	041a      	lsls	r2, r3, #16
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	611a      	str	r2, [r3, #16]
}
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bc80      	pop	{r7}
 8000e02:	4770      	bx	lr

08000e04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d101      	bne.n	8000e16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000e12:	2301      	movs	r3, #1
 8000e14:	e12b      	b.n	800106e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d106      	bne.n	8000e30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2200      	movs	r2, #0
 8000e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8000e2a:	6878      	ldr	r0, [r7, #4]
 8000e2c:	f7ff fb68 	bl	8000500 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2224      	movs	r2, #36	; 0x24
 8000e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f022 0201 	bic.w	r2, r2, #1
 8000e46:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	681a      	ldr	r2, [r3, #0]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000e56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000e66:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8000e68:	f001 fb52 	bl	8002510 <HAL_RCC_GetPCLK1Freq>
 8000e6c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	685b      	ldr	r3, [r3, #4]
 8000e72:	4a81      	ldr	r2, [pc, #516]	; (8001078 <HAL_I2C_Init+0x274>)
 8000e74:	4293      	cmp	r3, r2
 8000e76:	d807      	bhi.n	8000e88 <HAL_I2C_Init+0x84>
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	4a80      	ldr	r2, [pc, #512]	; (800107c <HAL_I2C_Init+0x278>)
 8000e7c:	4293      	cmp	r3, r2
 8000e7e:	bf94      	ite	ls
 8000e80:	2301      	movls	r3, #1
 8000e82:	2300      	movhi	r3, #0
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	e006      	b.n	8000e96 <HAL_I2C_Init+0x92>
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	4a7d      	ldr	r2, [pc, #500]	; (8001080 <HAL_I2C_Init+0x27c>)
 8000e8c:	4293      	cmp	r3, r2
 8000e8e:	bf94      	ite	ls
 8000e90:	2301      	movls	r3, #1
 8000e92:	2300      	movhi	r3, #0
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	e0e7      	b.n	800106e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	4a78      	ldr	r2, [pc, #480]	; (8001084 <HAL_I2C_Init+0x280>)
 8000ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ea6:	0c9b      	lsrs	r3, r3, #18
 8000ea8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	68ba      	ldr	r2, [r7, #8]
 8000eba:	430a      	orrs	r2, r1
 8000ebc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	6a1b      	ldr	r3, [r3, #32]
 8000ec4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	685b      	ldr	r3, [r3, #4]
 8000ecc:	4a6a      	ldr	r2, [pc, #424]	; (8001078 <HAL_I2C_Init+0x274>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d802      	bhi.n	8000ed8 <HAL_I2C_Init+0xd4>
 8000ed2:	68bb      	ldr	r3, [r7, #8]
 8000ed4:	3301      	adds	r3, #1
 8000ed6:	e009      	b.n	8000eec <HAL_I2C_Init+0xe8>
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000ede:	fb02 f303 	mul.w	r3, r2, r3
 8000ee2:	4a69      	ldr	r2, [pc, #420]	; (8001088 <HAL_I2C_Init+0x284>)
 8000ee4:	fba2 2303 	umull	r2, r3, r2, r3
 8000ee8:	099b      	lsrs	r3, r3, #6
 8000eea:	3301      	adds	r3, #1
 8000eec:	687a      	ldr	r2, [r7, #4]
 8000eee:	6812      	ldr	r2, [r2, #0]
 8000ef0:	430b      	orrs	r3, r1
 8000ef2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	69db      	ldr	r3, [r3, #28]
 8000efa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8000efe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	495c      	ldr	r1, [pc, #368]	; (8001078 <HAL_I2C_Init+0x274>)
 8000f08:	428b      	cmp	r3, r1
 8000f0a:	d819      	bhi.n	8000f40 <HAL_I2C_Init+0x13c>
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	1e59      	subs	r1, r3, #1
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	005b      	lsls	r3, r3, #1
 8000f16:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f1a:	1c59      	adds	r1, r3, #1
 8000f1c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8000f20:	400b      	ands	r3, r1
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d00a      	beq.n	8000f3c <HAL_I2C_Init+0x138>
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	1e59      	subs	r1, r3, #1
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	005b      	lsls	r3, r3, #1
 8000f30:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f34:	3301      	adds	r3, #1
 8000f36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f3a:	e051      	b.n	8000fe0 <HAL_I2C_Init+0x1dc>
 8000f3c:	2304      	movs	r3, #4
 8000f3e:	e04f      	b.n	8000fe0 <HAL_I2C_Init+0x1dc>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	689b      	ldr	r3, [r3, #8]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d111      	bne.n	8000f6c <HAL_I2C_Init+0x168>
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	1e58      	subs	r0, r3, #1
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	6859      	ldr	r1, [r3, #4]
 8000f50:	460b      	mov	r3, r1
 8000f52:	005b      	lsls	r3, r3, #1
 8000f54:	440b      	add	r3, r1
 8000f56:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	bf0c      	ite	eq
 8000f64:	2301      	moveq	r3, #1
 8000f66:	2300      	movne	r3, #0
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	e012      	b.n	8000f92 <HAL_I2C_Init+0x18e>
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	1e58      	subs	r0, r3, #1
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6859      	ldr	r1, [r3, #4]
 8000f74:	460b      	mov	r3, r1
 8000f76:	009b      	lsls	r3, r3, #2
 8000f78:	440b      	add	r3, r1
 8000f7a:	0099      	lsls	r1, r3, #2
 8000f7c:	440b      	add	r3, r1
 8000f7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f82:	3301      	adds	r3, #1
 8000f84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	bf0c      	ite	eq
 8000f8c:	2301      	moveq	r3, #1
 8000f8e:	2300      	movne	r3, #0
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d001      	beq.n	8000f9a <HAL_I2C_Init+0x196>
 8000f96:	2301      	movs	r3, #1
 8000f98:	e022      	b.n	8000fe0 <HAL_I2C_Init+0x1dc>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	689b      	ldr	r3, [r3, #8]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d10e      	bne.n	8000fc0 <HAL_I2C_Init+0x1bc>
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	1e58      	subs	r0, r3, #1
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6859      	ldr	r1, [r3, #4]
 8000faa:	460b      	mov	r3, r1
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	440b      	add	r3, r1
 8000fb0:	fbb0 f3f3 	udiv	r3, r0, r3
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000fba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fbe:	e00f      	b.n	8000fe0 <HAL_I2C_Init+0x1dc>
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	1e58      	subs	r0, r3, #1
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6859      	ldr	r1, [r3, #4]
 8000fc8:	460b      	mov	r3, r1
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	440b      	add	r3, r1
 8000fce:	0099      	lsls	r1, r3, #2
 8000fd0:	440b      	add	r3, r1
 8000fd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8000fd6:	3301      	adds	r3, #1
 8000fd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000fdc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000fe0:	6879      	ldr	r1, [r7, #4]
 8000fe2:	6809      	ldr	r1, [r1, #0]
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	69da      	ldr	r2, [r3, #28]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6a1b      	ldr	r3, [r3, #32]
 8000ffa:	431a      	orrs	r2, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	430a      	orrs	r2, r1
 8001002:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800100e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	6911      	ldr	r1, [r2, #16]
 8001016:	687a      	ldr	r2, [r7, #4]
 8001018:	68d2      	ldr	r2, [r2, #12]
 800101a:	4311      	orrs	r1, r2
 800101c:	687a      	ldr	r2, [r7, #4]
 800101e:	6812      	ldr	r2, [r2, #0]
 8001020:	430b      	orrs	r3, r1
 8001022:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	68db      	ldr	r3, [r3, #12]
 800102a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	695a      	ldr	r2, [r3, #20]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	699b      	ldr	r3, [r3, #24]
 8001036:	431a      	orrs	r2, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	430a      	orrs	r2, r1
 800103e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	681a      	ldr	r2, [r3, #0]
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f042 0201 	orr.w	r2, r2, #1
 800104e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2200      	movs	r2, #0
 8001054:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2220      	movs	r2, #32
 800105a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2200      	movs	r2, #0
 8001062:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2200      	movs	r2, #0
 8001068:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800106c:	2300      	movs	r3, #0
}
 800106e:	4618      	mov	r0, r3
 8001070:	3710      	adds	r7, #16
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	000186a0 	.word	0x000186a0
 800107c:	001e847f 	.word	0x001e847f
 8001080:	003d08ff 	.word	0x003d08ff
 8001084:	431bde83 	.word	0x431bde83
 8001088:	10624dd3 	.word	0x10624dd3

0800108c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08c      	sub	sp, #48	; 0x30
 8001090:	af02      	add	r7, sp, #8
 8001092:	60f8      	str	r0, [r7, #12]
 8001094:	4608      	mov	r0, r1
 8001096:	4611      	mov	r1, r2
 8001098:	461a      	mov	r2, r3
 800109a:	4603      	mov	r3, r0
 800109c:	817b      	strh	r3, [r7, #10]
 800109e:	460b      	mov	r3, r1
 80010a0:	813b      	strh	r3, [r7, #8]
 80010a2:	4613      	mov	r3, r2
 80010a4:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 80010a6:	2300      	movs	r3, #0
 80010a8:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80010aa:	f7ff fbfd 	bl	80008a8 <HAL_GetTick>
 80010ae:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	2b20      	cmp	r3, #32
 80010ba:	f040 8250 	bne.w	800155e <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80010be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010c0:	9300      	str	r3, [sp, #0]
 80010c2:	2319      	movs	r3, #25
 80010c4:	2201      	movs	r2, #1
 80010c6:	4982      	ldr	r1, [pc, #520]	; (80012d0 <HAL_I2C_Mem_Read+0x244>)
 80010c8:	68f8      	ldr	r0, [r7, #12]
 80010ca:	f000 fc69 	bl	80019a0 <I2C_WaitOnFlagUntilTimeout>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80010d4:	2302      	movs	r3, #2
 80010d6:	e243      	b.n	8001560 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010de:	2b01      	cmp	r3, #1
 80010e0:	d101      	bne.n	80010e6 <HAL_I2C_Mem_Read+0x5a>
 80010e2:	2302      	movs	r3, #2
 80010e4:	e23c      	b.n	8001560 <HAL_I2C_Mem_Read+0x4d4>
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	2201      	movs	r2, #1
 80010ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f003 0301 	and.w	r3, r3, #1
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d007      	beq.n	800110c <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f042 0201 	orr.w	r2, r2, #1
 800110a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800111a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	2222      	movs	r2, #34	; 0x22
 8001120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	2240      	movs	r2, #64	; 0x40
 8001128:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	2200      	movs	r2, #0
 8001130:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001136:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800113c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001142:	b29a      	uxth	r2, r3
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	4a62      	ldr	r2, [pc, #392]	; (80012d4 <HAL_I2C_Mem_Read+0x248>)
 800114c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800114e:	88f8      	ldrh	r0, [r7, #6]
 8001150:	893a      	ldrh	r2, [r7, #8]
 8001152:	8979      	ldrh	r1, [r7, #10]
 8001154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001156:	9301      	str	r3, [sp, #4]
 8001158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	4603      	mov	r3, r0
 800115e:	68f8      	ldr	r0, [r7, #12]
 8001160:	f000 fb36 	bl	80017d0 <I2C_RequestMemoryRead>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e1f8      	b.n	8001560 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001172:	2b00      	cmp	r3, #0
 8001174:	d113      	bne.n	800119e <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	695b      	ldr	r3, [r3, #20]
 8001180:	61fb      	str	r3, [r7, #28]
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	61fb      	str	r3, [r7, #28]
 800118a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	e1cc      	b.n	8001538 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d11e      	bne.n	80011e4 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80011b4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80011b6:	b672      	cpsid	i
}
 80011b8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80011ba:	2300      	movs	r3, #0
 80011bc:	61bb      	str	r3, [r7, #24]
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	695b      	ldr	r3, [r3, #20]
 80011c4:	61bb      	str	r3, [r7, #24]
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	61bb      	str	r3, [r7, #24]
 80011ce:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80011de:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80011e0:	b662      	cpsie	i
}
 80011e2:	e035      	b.n	8001250 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011e8:	2b02      	cmp	r3, #2
 80011ea:	d11e      	bne.n	800122a <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80011fa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80011fc:	b672      	cpsid	i
}
 80011fe:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001200:	2300      	movs	r3, #0
 8001202:	617b      	str	r3, [r7, #20]
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	695b      	ldr	r3, [r3, #20]
 800120a:	617b      	str	r3, [r7, #20]
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	617b      	str	r3, [r7, #20]
 8001214:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001224:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001226:	b662      	cpsie	i
}
 8001228:	e012      	b.n	8001250 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001238:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800123a:	2300      	movs	r3, #0
 800123c:	613b      	str	r3, [r7, #16]
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	613b      	str	r3, [r7, #16]
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	613b      	str	r3, [r7, #16]
 800124e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8001250:	e172      	b.n	8001538 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001256:	2b03      	cmp	r3, #3
 8001258:	f200 811f 	bhi.w	800149a <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001260:	2b01      	cmp	r3, #1
 8001262:	d123      	bne.n	80012ac <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001264:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001266:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001268:	68f8      	ldr	r0, [r7, #12]
 800126a:	f000 fcfb 	bl	8001c64 <I2C_WaitOnRXNEFlagUntilTimeout>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8001274:	2301      	movs	r3, #1
 8001276:	e173      	b.n	8001560 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	691a      	ldr	r2, [r3, #16]
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001282:	b2d2      	uxtb	r2, r2
 8001284:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800128a:	1c5a      	adds	r2, r3, #1
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001294:	3b01      	subs	r3, #1
 8001296:	b29a      	uxth	r2, r3
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	3b01      	subs	r3, #1
 80012a4:	b29a      	uxth	r2, r3
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80012aa:	e145      	b.n	8001538 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012b0:	2b02      	cmp	r3, #2
 80012b2:	d152      	bne.n	800135a <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80012b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80012ba:	2200      	movs	r2, #0
 80012bc:	4906      	ldr	r1, [pc, #24]	; (80012d8 <HAL_I2C_Mem_Read+0x24c>)
 80012be:	68f8      	ldr	r0, [r7, #12]
 80012c0:	f000 fb6e 	bl	80019a0 <I2C_WaitOnFlagUntilTimeout>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d008      	beq.n	80012dc <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e148      	b.n	8001560 <HAL_I2C_Mem_Read+0x4d4>
 80012ce:	bf00      	nop
 80012d0:	00100002 	.word	0x00100002
 80012d4:	ffff0000 	.word	0xffff0000
 80012d8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80012dc:	b672      	cpsid	i
}
 80012de:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80012ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	691a      	ldr	r2, [r3, #16]
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012fa:	b2d2      	uxtb	r2, r2
 80012fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001302:	1c5a      	adds	r2, r3, #1
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800130c:	3b01      	subs	r3, #1
 800130e:	b29a      	uxth	r2, r3
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001318:	b29b      	uxth	r3, r3
 800131a:	3b01      	subs	r3, #1
 800131c:	b29a      	uxth	r2, r3
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001322:	b662      	cpsie	i
}
 8001324:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	691a      	ldr	r2, [r3, #16]
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001330:	b2d2      	uxtb	r2, r2
 8001332:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001338:	1c5a      	adds	r2, r3, #1
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001342:	3b01      	subs	r3, #1
 8001344:	b29a      	uxth	r2, r3
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800134e:	b29b      	uxth	r3, r3
 8001350:	3b01      	subs	r3, #1
 8001352:	b29a      	uxth	r2, r3
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001358:	e0ee      	b.n	8001538 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800135a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800135c:	9300      	str	r3, [sp, #0]
 800135e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001360:	2200      	movs	r2, #0
 8001362:	4981      	ldr	r1, [pc, #516]	; (8001568 <HAL_I2C_Mem_Read+0x4dc>)
 8001364:	68f8      	ldr	r0, [r7, #12]
 8001366:	f000 fb1b 	bl	80019a0 <I2C_WaitOnFlagUntilTimeout>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8001370:	2301      	movs	r3, #1
 8001372:	e0f5      	b.n	8001560 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001382:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001384:	b672      	cpsid	i
}
 8001386:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	691a      	ldr	r2, [r3, #16]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001392:	b2d2      	uxtb	r2, r2
 8001394:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800139a:	1c5a      	adds	r2, r3, #1
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013a4:	3b01      	subs	r3, #1
 80013a6:	b29a      	uxth	r2, r3
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	3b01      	subs	r3, #1
 80013b4:	b29a      	uxth	r2, r3
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80013ba:	4b6c      	ldr	r3, [pc, #432]	; (800156c <HAL_I2C_Mem_Read+0x4e0>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	08db      	lsrs	r3, r3, #3
 80013c0:	4a6b      	ldr	r2, [pc, #428]	; (8001570 <HAL_I2C_Mem_Read+0x4e4>)
 80013c2:	fba2 2303 	umull	r2, r3, r2, r3
 80013c6:	0a1a      	lsrs	r2, r3, #8
 80013c8:	4613      	mov	r3, r2
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	4413      	add	r3, r2
 80013ce:	00da      	lsls	r2, r3, #3
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80013d4:	6a3b      	ldr	r3, [r7, #32]
 80013d6:	3b01      	subs	r3, #1
 80013d8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80013da:	6a3b      	ldr	r3, [r7, #32]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d118      	bne.n	8001412 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	2200      	movs	r2, #0
 80013e4:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	2220      	movs	r2, #32
 80013ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	2200      	movs	r2, #0
 80013f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fa:	f043 0220 	orr.w	r2, r3, #32
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8001402:	b662      	cpsie	i
}
 8001404:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	2200      	movs	r2, #0
 800140a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e0a6      	b.n	8001560 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	695b      	ldr	r3, [r3, #20]
 8001418:	f003 0304 	and.w	r3, r3, #4
 800141c:	2b04      	cmp	r3, #4
 800141e:	d1d9      	bne.n	80013d4 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800142e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	691a      	ldr	r2, [r3, #16]
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800143a:	b2d2      	uxtb	r2, r2
 800143c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001442:	1c5a      	adds	r2, r3, #1
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800144c:	3b01      	subs	r3, #1
 800144e:	b29a      	uxth	r2, r3
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001458:	b29b      	uxth	r3, r3
 800145a:	3b01      	subs	r3, #1
 800145c:	b29a      	uxth	r2, r3
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001462:	b662      	cpsie	i
}
 8001464:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	691a      	ldr	r2, [r3, #16]
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001470:	b2d2      	uxtb	r2, r2
 8001472:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001478:	1c5a      	adds	r2, r3, #1
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001482:	3b01      	subs	r3, #1
 8001484:	b29a      	uxth	r2, r3
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800148e:	b29b      	uxth	r3, r3
 8001490:	3b01      	subs	r3, #1
 8001492:	b29a      	uxth	r2, r3
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001498:	e04e      	b.n	8001538 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800149a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800149c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800149e:	68f8      	ldr	r0, [r7, #12]
 80014a0:	f000 fbe0 	bl	8001c64 <I2C_WaitOnRXNEFlagUntilTimeout>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e058      	b.n	8001560 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	691a      	ldr	r2, [r3, #16]
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b8:	b2d2      	uxtb	r2, r2
 80014ba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c0:	1c5a      	adds	r2, r3, #1
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014ca:	3b01      	subs	r3, #1
 80014cc:	b29a      	uxth	r2, r3
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	3b01      	subs	r3, #1
 80014da:	b29a      	uxth	r2, r3
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	695b      	ldr	r3, [r3, #20]
 80014e6:	f003 0304 	and.w	r3, r3, #4
 80014ea:	2b04      	cmp	r3, #4
 80014ec:	d124      	bne.n	8001538 <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014f2:	2b03      	cmp	r3, #3
 80014f4:	d107      	bne.n	8001506 <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001504:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	691a      	ldr	r2, [r3, #16]
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001510:	b2d2      	uxtb	r2, r2
 8001512:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001518:	1c5a      	adds	r2, r3, #1
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001522:	3b01      	subs	r3, #1
 8001524:	b29a      	uxth	r2, r3
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800152e:	b29b      	uxth	r3, r3
 8001530:	3b01      	subs	r3, #1
 8001532:	b29a      	uxth	r2, r3
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800153c:	2b00      	cmp	r3, #0
 800153e:	f47f ae88 	bne.w	8001252 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	2220      	movs	r2, #32
 8001546:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	2200      	movs	r2, #0
 800154e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	2200      	movs	r2, #0
 8001556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800155a:	2300      	movs	r3, #0
 800155c:	e000      	b.n	8001560 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 800155e:	2302      	movs	r3, #2
  }
}
 8001560:	4618      	mov	r0, r3
 8001562:	3728      	adds	r7, #40	; 0x28
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	00010004 	.word	0x00010004
 800156c:	20000000 	.word	0x20000000
 8001570:	14f8b589 	.word	0x14f8b589

08001574 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b08a      	sub	sp, #40	; 0x28
 8001578:	af02      	add	r7, sp, #8
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	607a      	str	r2, [r7, #4]
 800157e:	603b      	str	r3, [r7, #0]
 8001580:	460b      	mov	r3, r1
 8001582:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001584:	f7ff f990 	bl	80008a8 <HAL_GetTick>
 8001588:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800158a:	2300      	movs	r3, #0
 800158c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001594:	b2db      	uxtb	r3, r3
 8001596:	2b20      	cmp	r3, #32
 8001598:	f040 8111 	bne.w	80017be <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	9300      	str	r3, [sp, #0]
 80015a0:	2319      	movs	r3, #25
 80015a2:	2201      	movs	r2, #1
 80015a4:	4988      	ldr	r1, [pc, #544]	; (80017c8 <HAL_I2C_IsDeviceReady+0x254>)
 80015a6:	68f8      	ldr	r0, [r7, #12]
 80015a8:	f000 f9fa 	bl	80019a0 <I2C_WaitOnFlagUntilTimeout>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80015b2:	2302      	movs	r3, #2
 80015b4:	e104      	b.n	80017c0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015bc:	2b01      	cmp	r3, #1
 80015be:	d101      	bne.n	80015c4 <HAL_I2C_IsDeviceReady+0x50>
 80015c0:	2302      	movs	r3, #2
 80015c2:	e0fd      	b.n	80017c0 <HAL_I2C_IsDeviceReady+0x24c>
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	2201      	movs	r2, #1
 80015c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d007      	beq.n	80015ea <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f042 0201 	orr.w	r2, r2, #1
 80015e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015f8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	2224      	movs	r2, #36	; 0x24
 80015fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	2200      	movs	r2, #0
 8001606:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	4a70      	ldr	r2, [pc, #448]	; (80017cc <HAL_I2C_IsDeviceReady+0x258>)
 800160c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800161c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	9300      	str	r3, [sp, #0]
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	2200      	movs	r2, #0
 8001626:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800162a:	68f8      	ldr	r0, [r7, #12]
 800162c:	f000 f9b8 	bl	80019a0 <I2C_WaitOnFlagUntilTimeout>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d00d      	beq.n	8001652 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001640:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001644:	d103      	bne.n	800164e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	f44f 7200 	mov.w	r2, #512	; 0x200
 800164c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e0b6      	b.n	80017c0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001652:	897b      	ldrh	r3, [r7, #10]
 8001654:	b2db      	uxtb	r3, r3
 8001656:	461a      	mov	r2, r3
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001660:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001662:	f7ff f921 	bl	80008a8 <HAL_GetTick>
 8001666:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	695b      	ldr	r3, [r3, #20]
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	2b02      	cmp	r3, #2
 8001674:	bf0c      	ite	eq
 8001676:	2301      	moveq	r3, #1
 8001678:	2300      	movne	r3, #0
 800167a:	b2db      	uxtb	r3, r3
 800167c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	695b      	ldr	r3, [r3, #20]
 8001684:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001688:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800168c:	bf0c      	ite	eq
 800168e:	2301      	moveq	r3, #1
 8001690:	2300      	movne	r3, #0
 8001692:	b2db      	uxtb	r3, r3
 8001694:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001696:	e025      	b.n	80016e4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001698:	f7ff f906 	bl	80008a8 <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	683a      	ldr	r2, [r7, #0]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d302      	bcc.n	80016ae <HAL_I2C_IsDeviceReady+0x13a>
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d103      	bne.n	80016b6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	22a0      	movs	r2, #160	; 0xa0
 80016b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	695b      	ldr	r3, [r3, #20]
 80016bc:	f003 0302 	and.w	r3, r3, #2
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	bf0c      	ite	eq
 80016c4:	2301      	moveq	r3, #1
 80016c6:	2300      	movne	r3, #0
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	695b      	ldr	r3, [r3, #20]
 80016d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80016da:	bf0c      	ite	eq
 80016dc:	2301      	moveq	r3, #1
 80016de:	2300      	movne	r3, #0
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	2ba0      	cmp	r3, #160	; 0xa0
 80016ee:	d005      	beq.n	80016fc <HAL_I2C_IsDeviceReady+0x188>
 80016f0:	7dfb      	ldrb	r3, [r7, #23]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d102      	bne.n	80016fc <HAL_I2C_IsDeviceReady+0x188>
 80016f6:	7dbb      	ldrb	r3, [r7, #22]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d0cd      	beq.n	8001698 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	2220      	movs	r2, #32
 8001700:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	695b      	ldr	r3, [r3, #20]
 800170a:	f003 0302 	and.w	r3, r3, #2
 800170e:	2b02      	cmp	r3, #2
 8001710:	d129      	bne.n	8001766 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001720:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001722:	2300      	movs	r3, #0
 8001724:	613b      	str	r3, [r7, #16]
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	695b      	ldr	r3, [r3, #20]
 800172c:	613b      	str	r3, [r7, #16]
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	699b      	ldr	r3, [r3, #24]
 8001734:	613b      	str	r3, [r7, #16]
 8001736:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	9300      	str	r3, [sp, #0]
 800173c:	2319      	movs	r3, #25
 800173e:	2201      	movs	r2, #1
 8001740:	4921      	ldr	r1, [pc, #132]	; (80017c8 <HAL_I2C_IsDeviceReady+0x254>)
 8001742:	68f8      	ldr	r0, [r7, #12]
 8001744:	f000 f92c 	bl	80019a0 <I2C_WaitOnFlagUntilTimeout>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e036      	b.n	80017c0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	2220      	movs	r2, #32
 8001756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	2200      	movs	r2, #0
 800175e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8001762:	2300      	movs	r3, #0
 8001764:	e02c      	b.n	80017c0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001774:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800177e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	9300      	str	r3, [sp, #0]
 8001784:	2319      	movs	r3, #25
 8001786:	2201      	movs	r2, #1
 8001788:	490f      	ldr	r1, [pc, #60]	; (80017c8 <HAL_I2C_IsDeviceReady+0x254>)
 800178a:	68f8      	ldr	r0, [r7, #12]
 800178c:	f000 f908 	bl	80019a0 <I2C_WaitOnFlagUntilTimeout>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e012      	b.n	80017c0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	3301      	adds	r3, #1
 800179e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	f4ff af32 	bcc.w	800160e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	2220      	movs	r2, #32
 80017ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e000      	b.n	80017c0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80017be:	2302      	movs	r3, #2
  }
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3720      	adds	r7, #32
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	00100002 	.word	0x00100002
 80017cc:	ffff0000 	.word	0xffff0000

080017d0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b088      	sub	sp, #32
 80017d4:	af02      	add	r7, sp, #8
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	4608      	mov	r0, r1
 80017da:	4611      	mov	r1, r2
 80017dc:	461a      	mov	r2, r3
 80017de:	4603      	mov	r3, r0
 80017e0:	817b      	strh	r3, [r7, #10]
 80017e2:	460b      	mov	r3, r1
 80017e4:	813b      	strh	r3, [r7, #8]
 80017e6:	4613      	mov	r3, r2
 80017e8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80017f8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001808:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800180a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800180c:	9300      	str	r3, [sp, #0]
 800180e:	6a3b      	ldr	r3, [r7, #32]
 8001810:	2200      	movs	r2, #0
 8001812:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001816:	68f8      	ldr	r0, [r7, #12]
 8001818:	f000 f8c2 	bl	80019a0 <I2C_WaitOnFlagUntilTimeout>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d00d      	beq.n	800183e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800182c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001830:	d103      	bne.n	800183a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001838:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e0aa      	b.n	8001994 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800183e:	897b      	ldrh	r3, [r7, #10]
 8001840:	b2db      	uxtb	r3, r3
 8001842:	461a      	mov	r2, r3
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800184c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800184e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001850:	6a3a      	ldr	r2, [r7, #32]
 8001852:	4952      	ldr	r1, [pc, #328]	; (800199c <I2C_RequestMemoryRead+0x1cc>)
 8001854:	68f8      	ldr	r0, [r7, #12]
 8001856:	f000 f91d 	bl	8001a94 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e097      	b.n	8001994 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001864:	2300      	movs	r3, #0
 8001866:	617b      	str	r3, [r7, #20]
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	695b      	ldr	r3, [r3, #20]
 800186e:	617b      	str	r3, [r7, #20]
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	699b      	ldr	r3, [r3, #24]
 8001876:	617b      	str	r3, [r7, #20]
 8001878:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800187a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800187c:	6a39      	ldr	r1, [r7, #32]
 800187e:	68f8      	ldr	r0, [r7, #12]
 8001880:	f000 f9a8 	bl	8001bd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d00d      	beq.n	80018a6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800188e:	2b04      	cmp	r3, #4
 8001890:	d107      	bne.n	80018a2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80018a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e076      	b.n	8001994 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80018a6:	88fb      	ldrh	r3, [r7, #6]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d105      	bne.n	80018b8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80018ac:	893b      	ldrh	r3, [r7, #8]
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	611a      	str	r2, [r3, #16]
 80018b6:	e021      	b.n	80018fc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80018b8:	893b      	ldrh	r3, [r7, #8]
 80018ba:	0a1b      	lsrs	r3, r3, #8
 80018bc:	b29b      	uxth	r3, r3
 80018be:	b2da      	uxtb	r2, r3
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80018c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018c8:	6a39      	ldr	r1, [r7, #32]
 80018ca:	68f8      	ldr	r0, [r7, #12]
 80018cc:	f000 f982 	bl	8001bd4 <I2C_WaitOnTXEFlagUntilTimeout>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d00d      	beq.n	80018f2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018da:	2b04      	cmp	r3, #4
 80018dc:	d107      	bne.n	80018ee <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80018ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e050      	b.n	8001994 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80018f2:	893b      	ldrh	r3, [r7, #8]
 80018f4:	b2da      	uxtb	r2, r3
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80018fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018fe:	6a39      	ldr	r1, [r7, #32]
 8001900:	68f8      	ldr	r0, [r7, #12]
 8001902:	f000 f967 	bl	8001bd4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d00d      	beq.n	8001928 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001910:	2b04      	cmp	r3, #4
 8001912:	d107      	bne.n	8001924 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	681a      	ldr	r2, [r3, #0]
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001922:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e035      	b.n	8001994 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001936:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800193a:	9300      	str	r3, [sp, #0]
 800193c:	6a3b      	ldr	r3, [r7, #32]
 800193e:	2200      	movs	r2, #0
 8001940:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001944:	68f8      	ldr	r0, [r7, #12]
 8001946:	f000 f82b 	bl	80019a0 <I2C_WaitOnFlagUntilTimeout>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d00d      	beq.n	800196c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800195a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800195e:	d103      	bne.n	8001968 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001966:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001968:	2303      	movs	r3, #3
 800196a:	e013      	b.n	8001994 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800196c:	897b      	ldrh	r3, [r7, #10]
 800196e:	b2db      	uxtb	r3, r3
 8001970:	f043 0301 	orr.w	r3, r3, #1
 8001974:	b2da      	uxtb	r2, r3
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800197c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197e:	6a3a      	ldr	r2, [r7, #32]
 8001980:	4906      	ldr	r1, [pc, #24]	; (800199c <I2C_RequestMemoryRead+0x1cc>)
 8001982:	68f8      	ldr	r0, [r7, #12]
 8001984:	f000 f886 	bl	8001a94 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	e000      	b.n	8001994 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8001992:	2300      	movs	r3, #0
}
 8001994:	4618      	mov	r0, r3
 8001996:	3718      	adds	r7, #24
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	00010002 	.word	0x00010002

080019a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b084      	sub	sp, #16
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	60f8      	str	r0, [r7, #12]
 80019a8:	60b9      	str	r1, [r7, #8]
 80019aa:	603b      	str	r3, [r7, #0]
 80019ac:	4613      	mov	r3, r2
 80019ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80019b0:	e048      	b.n	8001a44 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019b8:	d044      	beq.n	8001a44 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80019ba:	f7fe ff75 	bl	80008a8 <HAL_GetTick>
 80019be:	4602      	mov	r2, r0
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	1ad3      	subs	r3, r2, r3
 80019c4:	683a      	ldr	r2, [r7, #0]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d302      	bcc.n	80019d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d139      	bne.n	8001a44 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	0c1b      	lsrs	r3, r3, #16
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d10d      	bne.n	80019f6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	695b      	ldr	r3, [r3, #20]
 80019e0:	43da      	mvns	r2, r3
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	4013      	ands	r3, r2
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	bf0c      	ite	eq
 80019ec:	2301      	moveq	r3, #1
 80019ee:	2300      	movne	r3, #0
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	461a      	mov	r2, r3
 80019f4:	e00c      	b.n	8001a10 <I2C_WaitOnFlagUntilTimeout+0x70>
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	699b      	ldr	r3, [r3, #24]
 80019fc:	43da      	mvns	r2, r3
 80019fe:	68bb      	ldr	r3, [r7, #8]
 8001a00:	4013      	ands	r3, r2
 8001a02:	b29b      	uxth	r3, r3
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	bf0c      	ite	eq
 8001a08:	2301      	moveq	r3, #1
 8001a0a:	2300      	movne	r3, #0
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	461a      	mov	r2, r3
 8001a10:	79fb      	ldrb	r3, [r7, #7]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d116      	bne.n	8001a44 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	2220      	movs	r2, #32
 8001a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	2200      	movs	r2, #0
 8001a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a30:	f043 0220 	orr.w	r2, r3, #32
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e023      	b.n	8001a8c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	0c1b      	lsrs	r3, r3, #16
 8001a48:	b2db      	uxtb	r3, r3
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d10d      	bne.n	8001a6a <I2C_WaitOnFlagUntilTimeout+0xca>
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	695b      	ldr	r3, [r3, #20]
 8001a54:	43da      	mvns	r2, r3
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	4013      	ands	r3, r2
 8001a5a:	b29b      	uxth	r3, r3
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	bf0c      	ite	eq
 8001a60:	2301      	moveq	r3, #1
 8001a62:	2300      	movne	r3, #0
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	461a      	mov	r2, r3
 8001a68:	e00c      	b.n	8001a84 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	699b      	ldr	r3, [r3, #24]
 8001a70:	43da      	mvns	r2, r3
 8001a72:	68bb      	ldr	r3, [r7, #8]
 8001a74:	4013      	ands	r3, r2
 8001a76:	b29b      	uxth	r3, r3
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	bf0c      	ite	eq
 8001a7c:	2301      	moveq	r3, #1
 8001a7e:	2300      	movne	r3, #0
 8001a80:	b2db      	uxtb	r3, r3
 8001a82:	461a      	mov	r2, r3
 8001a84:	79fb      	ldrb	r3, [r7, #7]
 8001a86:	429a      	cmp	r2, r3
 8001a88:	d093      	beq.n	80019b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001a8a:	2300      	movs	r3, #0
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	3710      	adds	r7, #16
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	607a      	str	r2, [r7, #4]
 8001aa0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001aa2:	e071      	b.n	8001b88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	695b      	ldr	r3, [r3, #20]
 8001aaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001aae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ab2:	d123      	bne.n	8001afc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ac2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001acc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	2220      	movs	r2, #32
 8001ad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae8:	f043 0204 	orr.w	r2, r3, #4
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	2200      	movs	r2, #0
 8001af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e067      	b.n	8001bcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b02:	d041      	beq.n	8001b88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001b04:	f7fe fed0 	bl	80008a8 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	1ad3      	subs	r3, r2, r3
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d302      	bcc.n	8001b1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d136      	bne.n	8001b88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	0c1b      	lsrs	r3, r3, #16
 8001b1e:	b2db      	uxtb	r3, r3
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	d10c      	bne.n	8001b3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	695b      	ldr	r3, [r3, #20]
 8001b2a:	43da      	mvns	r2, r3
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	4013      	ands	r3, r2
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	bf14      	ite	ne
 8001b36:	2301      	movne	r3, #1
 8001b38:	2300      	moveq	r3, #0
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	e00b      	b.n	8001b56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	699b      	ldr	r3, [r3, #24]
 8001b44:	43da      	mvns	r2, r3
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	b29b      	uxth	r3, r3
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	bf14      	ite	ne
 8001b50:	2301      	movne	r3, #1
 8001b52:	2300      	moveq	r3, #0
 8001b54:	b2db      	uxtb	r3, r3
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d016      	beq.n	8001b88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2220      	movs	r2, #32
 8001b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b74:	f043 0220 	orr.w	r2, r3, #32
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e021      	b.n	8001bcc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	0c1b      	lsrs	r3, r3, #16
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d10c      	bne.n	8001bac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	695b      	ldr	r3, [r3, #20]
 8001b98:	43da      	mvns	r2, r3
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	bf14      	ite	ne
 8001ba4:	2301      	movne	r3, #1
 8001ba6:	2300      	moveq	r3, #0
 8001ba8:	b2db      	uxtb	r3, r3
 8001baa:	e00b      	b.n	8001bc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	699b      	ldr	r3, [r3, #24]
 8001bb2:	43da      	mvns	r2, r3
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	b29b      	uxth	r3, r3
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	bf14      	ite	ne
 8001bbe:	2301      	movne	r3, #1
 8001bc0:	2300      	moveq	r3, #0
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	f47f af6d 	bne.w	8001aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8001bca:	2300      	movs	r3, #0
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3710      	adds	r7, #16
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	60f8      	str	r0, [r7, #12]
 8001bdc:	60b9      	str	r1, [r7, #8]
 8001bde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001be0:	e034      	b.n	8001c4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	f000 f89b 	bl	8001d1e <I2C_IsAcknowledgeFailed>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e034      	b.n	8001c5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bf8:	d028      	beq.n	8001c4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bfa:	f7fe fe55 	bl	80008a8 <HAL_GetTick>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	1ad3      	subs	r3, r2, r3
 8001c04:	68ba      	ldr	r2, [r7, #8]
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d302      	bcc.n	8001c10 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d11d      	bne.n	8001c4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	695b      	ldr	r3, [r3, #20]
 8001c16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c1a:	2b80      	cmp	r3, #128	; 0x80
 8001c1c:	d016      	beq.n	8001c4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	2200      	movs	r2, #0
 8001c22:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2220      	movs	r2, #32
 8001c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c38:	f043 0220 	orr.w	r2, r3, #32
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	2200      	movs	r2, #0
 8001c44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e007      	b.n	8001c5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	695b      	ldr	r3, [r3, #20]
 8001c52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c56:	2b80      	cmp	r3, #128	; 0x80
 8001c58:	d1c3      	bne.n	8001be2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8001c5a:	2300      	movs	r3, #0
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3710      	adds	r7, #16
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001c70:	e049      	b.n	8001d06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	695b      	ldr	r3, [r3, #20]
 8001c78:	f003 0310 	and.w	r3, r3, #16
 8001c7c:	2b10      	cmp	r3, #16
 8001c7e:	d119      	bne.n	8001cb4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f06f 0210 	mvn.w	r2, #16
 8001c88:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	2220      	movs	r2, #32
 8001c94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2200      	movs	r2, #0
 8001cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e030      	b.n	8001d16 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cb4:	f7fe fdf8 	bl	80008a8 <HAL_GetTick>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	68ba      	ldr	r2, [r7, #8]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d302      	bcc.n	8001cca <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d11d      	bne.n	8001d06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	695b      	ldr	r3, [r3, #20]
 8001cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cd4:	2b40      	cmp	r3, #64	; 0x40
 8001cd6:	d016      	beq.n	8001d06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	2220      	movs	r2, #32
 8001ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf2:	f043 0220 	orr.w	r2, r3, #32
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e007      	b.n	8001d16 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	695b      	ldr	r3, [r3, #20]
 8001d0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d10:	2b40      	cmp	r3, #64	; 0x40
 8001d12:	d1ae      	bne.n	8001c72 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001d14:	2300      	movs	r3, #0
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3710      	adds	r7, #16
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}

08001d1e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001d1e:	b480      	push	{r7}
 8001d20:	b083      	sub	sp, #12
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	695b      	ldr	r3, [r3, #20]
 8001d2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d34:	d11b      	bne.n	8001d6e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001d3e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2220      	movs	r2, #32
 8001d4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	2200      	movs	r2, #0
 8001d52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5a:	f043 0204 	orr.w	r2, r3, #4
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2200      	movs	r2, #0
 8001d66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e000      	b.n	8001d70 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001d6e:	2300      	movs	r3, #0
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	370c      	adds	r7, #12
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bc80      	pop	{r7}
 8001d78:	4770      	bx	lr
	...

08001d7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b086      	sub	sp, #24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d101      	bne.n	8001d8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e272      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	f000 8087 	beq.w	8001eaa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d9c:	4b92      	ldr	r3, [pc, #584]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f003 030c 	and.w	r3, r3, #12
 8001da4:	2b04      	cmp	r3, #4
 8001da6:	d00c      	beq.n	8001dc2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001da8:	4b8f      	ldr	r3, [pc, #572]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f003 030c 	and.w	r3, r3, #12
 8001db0:	2b08      	cmp	r3, #8
 8001db2:	d112      	bne.n	8001dda <HAL_RCC_OscConfig+0x5e>
 8001db4:	4b8c      	ldr	r3, [pc, #560]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dc0:	d10b      	bne.n	8001dda <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dc2:	4b89      	ldr	r3, [pc, #548]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d06c      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x12c>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d168      	bne.n	8001ea8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e24c      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001de2:	d106      	bne.n	8001df2 <HAL_RCC_OscConfig+0x76>
 8001de4:	4b80      	ldr	r3, [pc, #512]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a7f      	ldr	r2, [pc, #508]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001dea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dee:	6013      	str	r3, [r2, #0]
 8001df0:	e02e      	b.n	8001e50 <HAL_RCC_OscConfig+0xd4>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d10c      	bne.n	8001e14 <HAL_RCC_OscConfig+0x98>
 8001dfa:	4b7b      	ldr	r3, [pc, #492]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a7a      	ldr	r2, [pc, #488]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001e00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e04:	6013      	str	r3, [r2, #0]
 8001e06:	4b78      	ldr	r3, [pc, #480]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a77      	ldr	r2, [pc, #476]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001e0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e10:	6013      	str	r3, [r2, #0]
 8001e12:	e01d      	b.n	8001e50 <HAL_RCC_OscConfig+0xd4>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e1c:	d10c      	bne.n	8001e38 <HAL_RCC_OscConfig+0xbc>
 8001e1e:	4b72      	ldr	r3, [pc, #456]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a71      	ldr	r2, [pc, #452]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001e24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e28:	6013      	str	r3, [r2, #0]
 8001e2a:	4b6f      	ldr	r3, [pc, #444]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4a6e      	ldr	r2, [pc, #440]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001e30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e34:	6013      	str	r3, [r2, #0]
 8001e36:	e00b      	b.n	8001e50 <HAL_RCC_OscConfig+0xd4>
 8001e38:	4b6b      	ldr	r3, [pc, #428]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a6a      	ldr	r2, [pc, #424]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001e3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e42:	6013      	str	r3, [r2, #0]
 8001e44:	4b68      	ldr	r3, [pc, #416]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a67      	ldr	r2, [pc, #412]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001e4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e4e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d013      	beq.n	8001e80 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e58:	f7fe fd26 	bl	80008a8 <HAL_GetTick>
 8001e5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e5e:	e008      	b.n	8001e72 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e60:	f7fe fd22 	bl	80008a8 <HAL_GetTick>
 8001e64:	4602      	mov	r2, r0
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	1ad3      	subs	r3, r2, r3
 8001e6a:	2b64      	cmp	r3, #100	; 0x64
 8001e6c:	d901      	bls.n	8001e72 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e6e:	2303      	movs	r3, #3
 8001e70:	e200      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e72:	4b5d      	ldr	r3, [pc, #372]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d0f0      	beq.n	8001e60 <HAL_RCC_OscConfig+0xe4>
 8001e7e:	e014      	b.n	8001eaa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e80:	f7fe fd12 	bl	80008a8 <HAL_GetTick>
 8001e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e86:	e008      	b.n	8001e9a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e88:	f7fe fd0e 	bl	80008a8 <HAL_GetTick>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	2b64      	cmp	r3, #100	; 0x64
 8001e94:	d901      	bls.n	8001e9a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e96:	2303      	movs	r3, #3
 8001e98:	e1ec      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e9a:	4b53      	ldr	r3, [pc, #332]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1f0      	bne.n	8001e88 <HAL_RCC_OscConfig+0x10c>
 8001ea6:	e000      	b.n	8001eaa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ea8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0302 	and.w	r3, r3, #2
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d063      	beq.n	8001f7e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001eb6:	4b4c      	ldr	r3, [pc, #304]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f003 030c 	and.w	r3, r3, #12
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d00b      	beq.n	8001eda <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ec2:	4b49      	ldr	r3, [pc, #292]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	f003 030c 	and.w	r3, r3, #12
 8001eca:	2b08      	cmp	r3, #8
 8001ecc:	d11c      	bne.n	8001f08 <HAL_RCC_OscConfig+0x18c>
 8001ece:	4b46      	ldr	r3, [pc, #280]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d116      	bne.n	8001f08 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eda:	4b43      	ldr	r3, [pc, #268]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0302 	and.w	r3, r3, #2
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d005      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x176>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	691b      	ldr	r3, [r3, #16]
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d001      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e1c0      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ef2:	4b3d      	ldr	r3, [pc, #244]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	695b      	ldr	r3, [r3, #20]
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	4939      	ldr	r1, [pc, #228]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001f02:	4313      	orrs	r3, r2
 8001f04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f06:	e03a      	b.n	8001f7e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	691b      	ldr	r3, [r3, #16]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d020      	beq.n	8001f52 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f10:	4b36      	ldr	r3, [pc, #216]	; (8001fec <HAL_RCC_OscConfig+0x270>)
 8001f12:	2201      	movs	r2, #1
 8001f14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f16:	f7fe fcc7 	bl	80008a8 <HAL_GetTick>
 8001f1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f1c:	e008      	b.n	8001f30 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f1e:	f7fe fcc3 	bl	80008a8 <HAL_GetTick>
 8001f22:	4602      	mov	r2, r0
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	1ad3      	subs	r3, r2, r3
 8001f28:	2b02      	cmp	r3, #2
 8001f2a:	d901      	bls.n	8001f30 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	e1a1      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f30:	4b2d      	ldr	r3, [pc, #180]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f003 0302 	and.w	r3, r3, #2
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d0f0      	beq.n	8001f1e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f3c:	4b2a      	ldr	r3, [pc, #168]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	695b      	ldr	r3, [r3, #20]
 8001f48:	00db      	lsls	r3, r3, #3
 8001f4a:	4927      	ldr	r1, [pc, #156]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001f4c:	4313      	orrs	r3, r2
 8001f4e:	600b      	str	r3, [r1, #0]
 8001f50:	e015      	b.n	8001f7e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f52:	4b26      	ldr	r3, [pc, #152]	; (8001fec <HAL_RCC_OscConfig+0x270>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f58:	f7fe fca6 	bl	80008a8 <HAL_GetTick>
 8001f5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f5e:	e008      	b.n	8001f72 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f60:	f7fe fca2 	bl	80008a8 <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	693b      	ldr	r3, [r7, #16]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	2b02      	cmp	r3, #2
 8001f6c:	d901      	bls.n	8001f72 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e180      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f72:	4b1d      	ldr	r3, [pc, #116]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d1f0      	bne.n	8001f60 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0308 	and.w	r3, r3, #8
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d03a      	beq.n	8002000 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	699b      	ldr	r3, [r3, #24]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d019      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f92:	4b17      	ldr	r3, [pc, #92]	; (8001ff0 <HAL_RCC_OscConfig+0x274>)
 8001f94:	2201      	movs	r2, #1
 8001f96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f98:	f7fe fc86 	bl	80008a8 <HAL_GetTick>
 8001f9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f9e:	e008      	b.n	8001fb2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fa0:	f7fe fc82 	bl	80008a8 <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e160      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fb2:	4b0d      	ldr	r3, [pc, #52]	; (8001fe8 <HAL_RCC_OscConfig+0x26c>)
 8001fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d0f0      	beq.n	8001fa0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001fbe:	2001      	movs	r0, #1
 8001fc0:	f000 face 	bl	8002560 <RCC_Delay>
 8001fc4:	e01c      	b.n	8002000 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fc6:	4b0a      	ldr	r3, [pc, #40]	; (8001ff0 <HAL_RCC_OscConfig+0x274>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fcc:	f7fe fc6c 	bl	80008a8 <HAL_GetTick>
 8001fd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fd2:	e00f      	b.n	8001ff4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fd4:	f7fe fc68 	bl	80008a8 <HAL_GetTick>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	2b02      	cmp	r3, #2
 8001fe0:	d908      	bls.n	8001ff4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	e146      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>
 8001fe6:	bf00      	nop
 8001fe8:	40021000 	.word	0x40021000
 8001fec:	42420000 	.word	0x42420000
 8001ff0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ff4:	4b92      	ldr	r3, [pc, #584]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 8001ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff8:	f003 0302 	and.w	r3, r3, #2
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d1e9      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0304 	and.w	r3, r3, #4
 8002008:	2b00      	cmp	r3, #0
 800200a:	f000 80a6 	beq.w	800215a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800200e:	2300      	movs	r3, #0
 8002010:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002012:	4b8b      	ldr	r3, [pc, #556]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 8002014:	69db      	ldr	r3, [r3, #28]
 8002016:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d10d      	bne.n	800203a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800201e:	4b88      	ldr	r3, [pc, #544]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	4a87      	ldr	r2, [pc, #540]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 8002024:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002028:	61d3      	str	r3, [r2, #28]
 800202a:	4b85      	ldr	r3, [pc, #532]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 800202c:	69db      	ldr	r3, [r3, #28]
 800202e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002036:	2301      	movs	r3, #1
 8002038:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800203a:	4b82      	ldr	r3, [pc, #520]	; (8002244 <HAL_RCC_OscConfig+0x4c8>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002042:	2b00      	cmp	r3, #0
 8002044:	d118      	bne.n	8002078 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002046:	4b7f      	ldr	r3, [pc, #508]	; (8002244 <HAL_RCC_OscConfig+0x4c8>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a7e      	ldr	r2, [pc, #504]	; (8002244 <HAL_RCC_OscConfig+0x4c8>)
 800204c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002050:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002052:	f7fe fc29 	bl	80008a8 <HAL_GetTick>
 8002056:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002058:	e008      	b.n	800206c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800205a:	f7fe fc25 	bl	80008a8 <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	2b64      	cmp	r3, #100	; 0x64
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e103      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800206c:	4b75      	ldr	r3, [pc, #468]	; (8002244 <HAL_RCC_OscConfig+0x4c8>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002074:	2b00      	cmp	r3, #0
 8002076:	d0f0      	beq.n	800205a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d106      	bne.n	800208e <HAL_RCC_OscConfig+0x312>
 8002080:	4b6f      	ldr	r3, [pc, #444]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 8002082:	6a1b      	ldr	r3, [r3, #32]
 8002084:	4a6e      	ldr	r2, [pc, #440]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 8002086:	f043 0301 	orr.w	r3, r3, #1
 800208a:	6213      	str	r3, [r2, #32]
 800208c:	e02d      	b.n	80020ea <HAL_RCC_OscConfig+0x36e>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	68db      	ldr	r3, [r3, #12]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d10c      	bne.n	80020b0 <HAL_RCC_OscConfig+0x334>
 8002096:	4b6a      	ldr	r3, [pc, #424]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 8002098:	6a1b      	ldr	r3, [r3, #32]
 800209a:	4a69      	ldr	r2, [pc, #420]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 800209c:	f023 0301 	bic.w	r3, r3, #1
 80020a0:	6213      	str	r3, [r2, #32]
 80020a2:	4b67      	ldr	r3, [pc, #412]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 80020a4:	6a1b      	ldr	r3, [r3, #32]
 80020a6:	4a66      	ldr	r2, [pc, #408]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 80020a8:	f023 0304 	bic.w	r3, r3, #4
 80020ac:	6213      	str	r3, [r2, #32]
 80020ae:	e01c      	b.n	80020ea <HAL_RCC_OscConfig+0x36e>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	2b05      	cmp	r3, #5
 80020b6:	d10c      	bne.n	80020d2 <HAL_RCC_OscConfig+0x356>
 80020b8:	4b61      	ldr	r3, [pc, #388]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 80020ba:	6a1b      	ldr	r3, [r3, #32]
 80020bc:	4a60      	ldr	r2, [pc, #384]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 80020be:	f043 0304 	orr.w	r3, r3, #4
 80020c2:	6213      	str	r3, [r2, #32]
 80020c4:	4b5e      	ldr	r3, [pc, #376]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 80020c6:	6a1b      	ldr	r3, [r3, #32]
 80020c8:	4a5d      	ldr	r2, [pc, #372]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 80020ca:	f043 0301 	orr.w	r3, r3, #1
 80020ce:	6213      	str	r3, [r2, #32]
 80020d0:	e00b      	b.n	80020ea <HAL_RCC_OscConfig+0x36e>
 80020d2:	4b5b      	ldr	r3, [pc, #364]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 80020d4:	6a1b      	ldr	r3, [r3, #32]
 80020d6:	4a5a      	ldr	r2, [pc, #360]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 80020d8:	f023 0301 	bic.w	r3, r3, #1
 80020dc:	6213      	str	r3, [r2, #32]
 80020de:	4b58      	ldr	r3, [pc, #352]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 80020e0:	6a1b      	ldr	r3, [r3, #32]
 80020e2:	4a57      	ldr	r2, [pc, #348]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 80020e4:	f023 0304 	bic.w	r3, r3, #4
 80020e8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	68db      	ldr	r3, [r3, #12]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d015      	beq.n	800211e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020f2:	f7fe fbd9 	bl	80008a8 <HAL_GetTick>
 80020f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020f8:	e00a      	b.n	8002110 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020fa:	f7fe fbd5 	bl	80008a8 <HAL_GetTick>
 80020fe:	4602      	mov	r2, r0
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	1ad3      	subs	r3, r2, r3
 8002104:	f241 3288 	movw	r2, #5000	; 0x1388
 8002108:	4293      	cmp	r3, r2
 800210a:	d901      	bls.n	8002110 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e0b1      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002110:	4b4b      	ldr	r3, [pc, #300]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 8002112:	6a1b      	ldr	r3, [r3, #32]
 8002114:	f003 0302 	and.w	r3, r3, #2
 8002118:	2b00      	cmp	r3, #0
 800211a:	d0ee      	beq.n	80020fa <HAL_RCC_OscConfig+0x37e>
 800211c:	e014      	b.n	8002148 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800211e:	f7fe fbc3 	bl	80008a8 <HAL_GetTick>
 8002122:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002124:	e00a      	b.n	800213c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002126:	f7fe fbbf 	bl	80008a8 <HAL_GetTick>
 800212a:	4602      	mov	r2, r0
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	1ad3      	subs	r3, r2, r3
 8002130:	f241 3288 	movw	r2, #5000	; 0x1388
 8002134:	4293      	cmp	r3, r2
 8002136:	d901      	bls.n	800213c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002138:	2303      	movs	r3, #3
 800213a:	e09b      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800213c:	4b40      	ldr	r3, [pc, #256]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 800213e:	6a1b      	ldr	r3, [r3, #32]
 8002140:	f003 0302 	and.w	r3, r3, #2
 8002144:	2b00      	cmp	r3, #0
 8002146:	d1ee      	bne.n	8002126 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002148:	7dfb      	ldrb	r3, [r7, #23]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d105      	bne.n	800215a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800214e:	4b3c      	ldr	r3, [pc, #240]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 8002150:	69db      	ldr	r3, [r3, #28]
 8002152:	4a3b      	ldr	r2, [pc, #236]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 8002154:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002158:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	69db      	ldr	r3, [r3, #28]
 800215e:	2b00      	cmp	r3, #0
 8002160:	f000 8087 	beq.w	8002272 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002164:	4b36      	ldr	r3, [pc, #216]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f003 030c 	and.w	r3, r3, #12
 800216c:	2b08      	cmp	r3, #8
 800216e:	d061      	beq.n	8002234 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	69db      	ldr	r3, [r3, #28]
 8002174:	2b02      	cmp	r3, #2
 8002176:	d146      	bne.n	8002206 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002178:	4b33      	ldr	r3, [pc, #204]	; (8002248 <HAL_RCC_OscConfig+0x4cc>)
 800217a:	2200      	movs	r2, #0
 800217c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800217e:	f7fe fb93 	bl	80008a8 <HAL_GetTick>
 8002182:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002184:	e008      	b.n	8002198 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002186:	f7fe fb8f 	bl	80008a8 <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	2b02      	cmp	r3, #2
 8002192:	d901      	bls.n	8002198 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002194:	2303      	movs	r3, #3
 8002196:	e06d      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002198:	4b29      	ldr	r3, [pc, #164]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d1f0      	bne.n	8002186 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021ac:	d108      	bne.n	80021c0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021ae:	4b24      	ldr	r3, [pc, #144]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	4921      	ldr	r1, [pc, #132]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 80021bc:	4313      	orrs	r3, r2
 80021be:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021c0:	4b1f      	ldr	r3, [pc, #124]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6a19      	ldr	r1, [r3, #32]
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d0:	430b      	orrs	r3, r1
 80021d2:	491b      	ldr	r1, [pc, #108]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 80021d4:	4313      	orrs	r3, r2
 80021d6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021d8:	4b1b      	ldr	r3, [pc, #108]	; (8002248 <HAL_RCC_OscConfig+0x4cc>)
 80021da:	2201      	movs	r2, #1
 80021dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021de:	f7fe fb63 	bl	80008a8 <HAL_GetTick>
 80021e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021e4:	e008      	b.n	80021f8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021e6:	f7fe fb5f 	bl	80008a8 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	2b02      	cmp	r3, #2
 80021f2:	d901      	bls.n	80021f8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80021f4:	2303      	movs	r3, #3
 80021f6:	e03d      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021f8:	4b11      	ldr	r3, [pc, #68]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d0f0      	beq.n	80021e6 <HAL_RCC_OscConfig+0x46a>
 8002204:	e035      	b.n	8002272 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002206:	4b10      	ldr	r3, [pc, #64]	; (8002248 <HAL_RCC_OscConfig+0x4cc>)
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800220c:	f7fe fb4c 	bl	80008a8 <HAL_GetTick>
 8002210:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002212:	e008      	b.n	8002226 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002214:	f7fe fb48 	bl	80008a8 <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	2b02      	cmp	r3, #2
 8002220:	d901      	bls.n	8002226 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e026      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002226:	4b06      	ldr	r3, [pc, #24]	; (8002240 <HAL_RCC_OscConfig+0x4c4>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d1f0      	bne.n	8002214 <HAL_RCC_OscConfig+0x498>
 8002232:	e01e      	b.n	8002272 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	69db      	ldr	r3, [r3, #28]
 8002238:	2b01      	cmp	r3, #1
 800223a:	d107      	bne.n	800224c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e019      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>
 8002240:	40021000 	.word	0x40021000
 8002244:	40007000 	.word	0x40007000
 8002248:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800224c:	4b0b      	ldr	r3, [pc, #44]	; (800227c <HAL_RCC_OscConfig+0x500>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6a1b      	ldr	r3, [r3, #32]
 800225c:	429a      	cmp	r2, r3
 800225e:	d106      	bne.n	800226e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800226a:	429a      	cmp	r2, r3
 800226c:	d001      	beq.n	8002272 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e000      	b.n	8002274 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002272:	2300      	movs	r3, #0
}
 8002274:	4618      	mov	r0, r3
 8002276:	3718      	adds	r7, #24
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	40021000 	.word	0x40021000

08002280 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d101      	bne.n	8002294 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002290:	2301      	movs	r3, #1
 8002292:	e0d0      	b.n	8002436 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002294:	4b6a      	ldr	r3, [pc, #424]	; (8002440 <HAL_RCC_ClockConfig+0x1c0>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0307 	and.w	r3, r3, #7
 800229c:	683a      	ldr	r2, [r7, #0]
 800229e:	429a      	cmp	r2, r3
 80022a0:	d910      	bls.n	80022c4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022a2:	4b67      	ldr	r3, [pc, #412]	; (8002440 <HAL_RCC_ClockConfig+0x1c0>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f023 0207 	bic.w	r2, r3, #7
 80022aa:	4965      	ldr	r1, [pc, #404]	; (8002440 <HAL_RCC_ClockConfig+0x1c0>)
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	4313      	orrs	r3, r2
 80022b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022b2:	4b63      	ldr	r3, [pc, #396]	; (8002440 <HAL_RCC_ClockConfig+0x1c0>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f003 0307 	and.w	r3, r3, #7
 80022ba:	683a      	ldr	r2, [r7, #0]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d001      	beq.n	80022c4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e0b8      	b.n	8002436 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 0302 	and.w	r3, r3, #2
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d020      	beq.n	8002312 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f003 0304 	and.w	r3, r3, #4
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d005      	beq.n	80022e8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022dc:	4b59      	ldr	r3, [pc, #356]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	4a58      	ldr	r2, [pc, #352]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 80022e2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80022e6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 0308 	and.w	r3, r3, #8
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d005      	beq.n	8002300 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022f4:	4b53      	ldr	r3, [pc, #332]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	4a52      	ldr	r2, [pc, #328]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 80022fa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80022fe:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002300:	4b50      	ldr	r3, [pc, #320]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	494d      	ldr	r1, [pc, #308]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 800230e:	4313      	orrs	r3, r2
 8002310:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 0301 	and.w	r3, r3, #1
 800231a:	2b00      	cmp	r3, #0
 800231c:	d040      	beq.n	80023a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d107      	bne.n	8002336 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002326:	4b47      	ldr	r3, [pc, #284]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d115      	bne.n	800235e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e07f      	b.n	8002436 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	2b02      	cmp	r3, #2
 800233c:	d107      	bne.n	800234e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800233e:	4b41      	ldr	r3, [pc, #260]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d109      	bne.n	800235e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e073      	b.n	8002436 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800234e:	4b3d      	ldr	r3, [pc, #244]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f003 0302 	and.w	r3, r3, #2
 8002356:	2b00      	cmp	r3, #0
 8002358:	d101      	bne.n	800235e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e06b      	b.n	8002436 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800235e:	4b39      	ldr	r3, [pc, #228]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	f023 0203 	bic.w	r2, r3, #3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	4936      	ldr	r1, [pc, #216]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 800236c:	4313      	orrs	r3, r2
 800236e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002370:	f7fe fa9a 	bl	80008a8 <HAL_GetTick>
 8002374:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002376:	e00a      	b.n	800238e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002378:	f7fe fa96 	bl	80008a8 <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	f241 3288 	movw	r2, #5000	; 0x1388
 8002386:	4293      	cmp	r3, r2
 8002388:	d901      	bls.n	800238e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e053      	b.n	8002436 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800238e:	4b2d      	ldr	r3, [pc, #180]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f003 020c 	and.w	r2, r3, #12
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	429a      	cmp	r2, r3
 800239e:	d1eb      	bne.n	8002378 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023a0:	4b27      	ldr	r3, [pc, #156]	; (8002440 <HAL_RCC_ClockConfig+0x1c0>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0307 	and.w	r3, r3, #7
 80023a8:	683a      	ldr	r2, [r7, #0]
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d210      	bcs.n	80023d0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ae:	4b24      	ldr	r3, [pc, #144]	; (8002440 <HAL_RCC_ClockConfig+0x1c0>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f023 0207 	bic.w	r2, r3, #7
 80023b6:	4922      	ldr	r1, [pc, #136]	; (8002440 <HAL_RCC_ClockConfig+0x1c0>)
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	4313      	orrs	r3, r2
 80023bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023be:	4b20      	ldr	r3, [pc, #128]	; (8002440 <HAL_RCC_ClockConfig+0x1c0>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 0307 	and.w	r3, r3, #7
 80023c6:	683a      	ldr	r2, [r7, #0]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d001      	beq.n	80023d0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e032      	b.n	8002436 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0304 	and.w	r3, r3, #4
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d008      	beq.n	80023ee <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023dc:	4b19      	ldr	r3, [pc, #100]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	4916      	ldr	r1, [pc, #88]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0308 	and.w	r3, r3, #8
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d009      	beq.n	800240e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80023fa:	4b12      	ldr	r3, [pc, #72]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	00db      	lsls	r3, r3, #3
 8002408:	490e      	ldr	r1, [pc, #56]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 800240a:	4313      	orrs	r3, r2
 800240c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800240e:	f000 f821 	bl	8002454 <HAL_RCC_GetSysClockFreq>
 8002412:	4602      	mov	r2, r0
 8002414:	4b0b      	ldr	r3, [pc, #44]	; (8002444 <HAL_RCC_ClockConfig+0x1c4>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	091b      	lsrs	r3, r3, #4
 800241a:	f003 030f 	and.w	r3, r3, #15
 800241e:	490a      	ldr	r1, [pc, #40]	; (8002448 <HAL_RCC_ClockConfig+0x1c8>)
 8002420:	5ccb      	ldrb	r3, [r1, r3]
 8002422:	fa22 f303 	lsr.w	r3, r2, r3
 8002426:	4a09      	ldr	r2, [pc, #36]	; (800244c <HAL_RCC_ClockConfig+0x1cc>)
 8002428:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800242a:	4b09      	ldr	r3, [pc, #36]	; (8002450 <HAL_RCC_ClockConfig+0x1d0>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4618      	mov	r0, r3
 8002430:	f7fe f9f8 	bl	8000824 <HAL_InitTick>

  return HAL_OK;
 8002434:	2300      	movs	r3, #0
}
 8002436:	4618      	mov	r0, r3
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40022000 	.word	0x40022000
 8002444:	40021000 	.word	0x40021000
 8002448:	08003894 	.word	0x08003894
 800244c:	20000000 	.word	0x20000000
 8002450:	20000004 	.word	0x20000004

08002454 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002454:	b480      	push	{r7}
 8002456:	b087      	sub	sp, #28
 8002458:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800245a:	2300      	movs	r3, #0
 800245c:	60fb      	str	r3, [r7, #12]
 800245e:	2300      	movs	r3, #0
 8002460:	60bb      	str	r3, [r7, #8]
 8002462:	2300      	movs	r3, #0
 8002464:	617b      	str	r3, [r7, #20]
 8002466:	2300      	movs	r3, #0
 8002468:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800246a:	2300      	movs	r3, #0
 800246c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800246e:	4b1e      	ldr	r3, [pc, #120]	; (80024e8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f003 030c 	and.w	r3, r3, #12
 800247a:	2b04      	cmp	r3, #4
 800247c:	d002      	beq.n	8002484 <HAL_RCC_GetSysClockFreq+0x30>
 800247e:	2b08      	cmp	r3, #8
 8002480:	d003      	beq.n	800248a <HAL_RCC_GetSysClockFreq+0x36>
 8002482:	e027      	b.n	80024d4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002484:	4b19      	ldr	r3, [pc, #100]	; (80024ec <HAL_RCC_GetSysClockFreq+0x98>)
 8002486:	613b      	str	r3, [r7, #16]
      break;
 8002488:	e027      	b.n	80024da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	0c9b      	lsrs	r3, r3, #18
 800248e:	f003 030f 	and.w	r3, r3, #15
 8002492:	4a17      	ldr	r2, [pc, #92]	; (80024f0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002494:	5cd3      	ldrb	r3, [r2, r3]
 8002496:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d010      	beq.n	80024c4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80024a2:	4b11      	ldr	r3, [pc, #68]	; (80024e8 <HAL_RCC_GetSysClockFreq+0x94>)
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	0c5b      	lsrs	r3, r3, #17
 80024a8:	f003 0301 	and.w	r3, r3, #1
 80024ac:	4a11      	ldr	r2, [pc, #68]	; (80024f4 <HAL_RCC_GetSysClockFreq+0xa0>)
 80024ae:	5cd3      	ldrb	r3, [r2, r3]
 80024b0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4a0d      	ldr	r2, [pc, #52]	; (80024ec <HAL_RCC_GetSysClockFreq+0x98>)
 80024b6:	fb03 f202 	mul.w	r2, r3, r2
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80024c0:	617b      	str	r3, [r7, #20]
 80024c2:	e004      	b.n	80024ce <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	4a0c      	ldr	r2, [pc, #48]	; (80024f8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80024c8:	fb02 f303 	mul.w	r3, r2, r3
 80024cc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	613b      	str	r3, [r7, #16]
      break;
 80024d2:	e002      	b.n	80024da <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024d4:	4b05      	ldr	r3, [pc, #20]	; (80024ec <HAL_RCC_GetSysClockFreq+0x98>)
 80024d6:	613b      	str	r3, [r7, #16]
      break;
 80024d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024da:	693b      	ldr	r3, [r7, #16]
}
 80024dc:	4618      	mov	r0, r3
 80024de:	371c      	adds	r7, #28
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bc80      	pop	{r7}
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	40021000 	.word	0x40021000
 80024ec:	007a1200 	.word	0x007a1200
 80024f0:	080038ac 	.word	0x080038ac
 80024f4:	080038bc 	.word	0x080038bc
 80024f8:	003d0900 	.word	0x003d0900

080024fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002500:	4b02      	ldr	r3, [pc, #8]	; (800250c <HAL_RCC_GetHCLKFreq+0x10>)
 8002502:	681b      	ldr	r3, [r3, #0]
}
 8002504:	4618      	mov	r0, r3
 8002506:	46bd      	mov	sp, r7
 8002508:	bc80      	pop	{r7}
 800250a:	4770      	bx	lr
 800250c:	20000000 	.word	0x20000000

08002510 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002514:	f7ff fff2 	bl	80024fc <HAL_RCC_GetHCLKFreq>
 8002518:	4602      	mov	r2, r0
 800251a:	4b05      	ldr	r3, [pc, #20]	; (8002530 <HAL_RCC_GetPCLK1Freq+0x20>)
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	0a1b      	lsrs	r3, r3, #8
 8002520:	f003 0307 	and.w	r3, r3, #7
 8002524:	4903      	ldr	r1, [pc, #12]	; (8002534 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002526:	5ccb      	ldrb	r3, [r1, r3]
 8002528:	fa22 f303 	lsr.w	r3, r2, r3
}
 800252c:	4618      	mov	r0, r3
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40021000 	.word	0x40021000
 8002534:	080038a4 	.word	0x080038a4

08002538 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800253c:	f7ff ffde 	bl	80024fc <HAL_RCC_GetHCLKFreq>
 8002540:	4602      	mov	r2, r0
 8002542:	4b05      	ldr	r3, [pc, #20]	; (8002558 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	0adb      	lsrs	r3, r3, #11
 8002548:	f003 0307 	and.w	r3, r3, #7
 800254c:	4903      	ldr	r1, [pc, #12]	; (800255c <HAL_RCC_GetPCLK2Freq+0x24>)
 800254e:	5ccb      	ldrb	r3, [r1, r3]
 8002550:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002554:	4618      	mov	r0, r3
 8002556:	bd80      	pop	{r7, pc}
 8002558:	40021000 	.word	0x40021000
 800255c:	080038a4 	.word	0x080038a4

08002560 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002560:	b480      	push	{r7}
 8002562:	b085      	sub	sp, #20
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002568:	4b0a      	ldr	r3, [pc, #40]	; (8002594 <RCC_Delay+0x34>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a0a      	ldr	r2, [pc, #40]	; (8002598 <RCC_Delay+0x38>)
 800256e:	fba2 2303 	umull	r2, r3, r2, r3
 8002572:	0a5b      	lsrs	r3, r3, #9
 8002574:	687a      	ldr	r2, [r7, #4]
 8002576:	fb02 f303 	mul.w	r3, r2, r3
 800257a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800257c:	bf00      	nop
  }
  while (Delay --);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	1e5a      	subs	r2, r3, #1
 8002582:	60fa      	str	r2, [r7, #12]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d1f9      	bne.n	800257c <RCC_Delay+0x1c>
}
 8002588:	bf00      	nop
 800258a:	bf00      	nop
 800258c:	3714      	adds	r7, #20
 800258e:	46bd      	mov	sp, r7
 8002590:	bc80      	pop	{r7}
 8002592:	4770      	bx	lr
 8002594:	20000000 	.word	0x20000000
 8002598:	10624dd3 	.word	0x10624dd3

0800259c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d101      	bne.n	80025ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e042      	b.n	8002634 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d106      	bne.n	80025c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025c2:	6878      	ldr	r0, [r7, #4]
 80025c4:	f7fd ffda 	bl	800057c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2224      	movs	r2, #36	; 0x24
 80025cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	68da      	ldr	r2, [r3, #12]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80025de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f000 f971 	bl	80028c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	691a      	ldr	r2, [r3, #16]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80025f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	695a      	ldr	r2, [r3, #20]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002604:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	68da      	ldr	r2, [r3, #12]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002614:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2200      	movs	r2, #0
 800261a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2220      	movs	r2, #32
 8002620:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2220      	movs	r2, #32
 8002628:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002632:	2300      	movs	r3, #0
}
 8002634:	4618      	mov	r0, r3
 8002636:	3708      	adds	r7, #8
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}

0800263c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b08a      	sub	sp, #40	; 0x28
 8002640:	af02      	add	r7, sp, #8
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	603b      	str	r3, [r7, #0]
 8002648:	4613      	mov	r3, r2
 800264a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800264c:	2300      	movs	r3, #0
 800264e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002656:	b2db      	uxtb	r3, r3
 8002658:	2b20      	cmp	r3, #32
 800265a:	d175      	bne.n	8002748 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d002      	beq.n	8002668 <HAL_UART_Transmit+0x2c>
 8002662:	88fb      	ldrh	r3, [r7, #6]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d101      	bne.n	800266c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e06e      	b.n	800274a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	2200      	movs	r2, #0
 8002670:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2221      	movs	r2, #33	; 0x21
 8002676:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800267a:	f7fe f915 	bl	80008a8 <HAL_GetTick>
 800267e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	88fa      	ldrh	r2, [r7, #6]
 8002684:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	88fa      	ldrh	r2, [r7, #6]
 800268a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002694:	d108      	bne.n	80026a8 <HAL_UART_Transmit+0x6c>
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d104      	bne.n	80026a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800269e:	2300      	movs	r3, #0
 80026a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80026a2:	68bb      	ldr	r3, [r7, #8]
 80026a4:	61bb      	str	r3, [r7, #24]
 80026a6:	e003      	b.n	80026b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026ac:	2300      	movs	r3, #0
 80026ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80026b0:	e02e      	b.n	8002710 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	9300      	str	r3, [sp, #0]
 80026b6:	697b      	ldr	r3, [r7, #20]
 80026b8:	2200      	movs	r2, #0
 80026ba:	2180      	movs	r1, #128	; 0x80
 80026bc:	68f8      	ldr	r0, [r7, #12]
 80026be:	f000 f848 	bl	8002752 <UART_WaitOnFlagUntilTimeout>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d005      	beq.n	80026d4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2220      	movs	r2, #32
 80026cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e03a      	b.n	800274a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d10b      	bne.n	80026f2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	881b      	ldrh	r3, [r3, #0]
 80026de:	461a      	mov	r2, r3
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	3302      	adds	r3, #2
 80026ee:	61bb      	str	r3, [r7, #24]
 80026f0:	e007      	b.n	8002702 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	781a      	ldrb	r2, [r3, #0]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80026fc:	69fb      	ldr	r3, [r7, #28]
 80026fe:	3301      	adds	r3, #1
 8002700:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002706:	b29b      	uxth	r3, r3
 8002708:	3b01      	subs	r3, #1
 800270a:	b29a      	uxth	r2, r3
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002714:	b29b      	uxth	r3, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d1cb      	bne.n	80026b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	9300      	str	r3, [sp, #0]
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	2200      	movs	r2, #0
 8002722:	2140      	movs	r1, #64	; 0x40
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	f000 f814 	bl	8002752 <UART_WaitOnFlagUntilTimeout>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d005      	beq.n	800273c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2220      	movs	r2, #32
 8002734:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8002738:	2303      	movs	r3, #3
 800273a:	e006      	b.n	800274a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2220      	movs	r2, #32
 8002740:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002744:	2300      	movs	r3, #0
 8002746:	e000      	b.n	800274a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002748:	2302      	movs	r3, #2
  }
}
 800274a:	4618      	mov	r0, r3
 800274c:	3720      	adds	r7, #32
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}

08002752 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002752:	b580      	push	{r7, lr}
 8002754:	b086      	sub	sp, #24
 8002756:	af00      	add	r7, sp, #0
 8002758:	60f8      	str	r0, [r7, #12]
 800275a:	60b9      	str	r1, [r7, #8]
 800275c:	603b      	str	r3, [r7, #0]
 800275e:	4613      	mov	r3, r2
 8002760:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002762:	e03b      	b.n	80027dc <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002764:	6a3b      	ldr	r3, [r7, #32]
 8002766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800276a:	d037      	beq.n	80027dc <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800276c:	f7fe f89c 	bl	80008a8 <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	6a3a      	ldr	r2, [r7, #32]
 8002778:	429a      	cmp	r2, r3
 800277a:	d302      	bcc.n	8002782 <UART_WaitOnFlagUntilTimeout+0x30>
 800277c:	6a3b      	ldr	r3, [r7, #32]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d101      	bne.n	8002786 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e03a      	b.n	80027fc <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	f003 0304 	and.w	r3, r3, #4
 8002790:	2b00      	cmp	r3, #0
 8002792:	d023      	beq.n	80027dc <UART_WaitOnFlagUntilTimeout+0x8a>
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	2b80      	cmp	r3, #128	; 0x80
 8002798:	d020      	beq.n	80027dc <UART_WaitOnFlagUntilTimeout+0x8a>
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	2b40      	cmp	r3, #64	; 0x40
 800279e:	d01d      	beq.n	80027dc <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0308 	and.w	r3, r3, #8
 80027aa:	2b08      	cmp	r3, #8
 80027ac:	d116      	bne.n	80027dc <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80027ae:	2300      	movs	r3, #0
 80027b0:	617b      	str	r3, [r7, #20]
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	617b      	str	r3, [r7, #20]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	617b      	str	r3, [r7, #20]
 80027c2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80027c4:	68f8      	ldr	r0, [r7, #12]
 80027c6:	f000 f81d 	bl	8002804 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2208      	movs	r2, #8
 80027ce:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80027d8:	2301      	movs	r3, #1
 80027da:	e00f      	b.n	80027fc <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	4013      	ands	r3, r2
 80027e6:	68ba      	ldr	r2, [r7, #8]
 80027e8:	429a      	cmp	r2, r3
 80027ea:	bf0c      	ite	eq
 80027ec:	2301      	moveq	r3, #1
 80027ee:	2300      	movne	r3, #0
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	461a      	mov	r2, r3
 80027f4:	79fb      	ldrb	r3, [r7, #7]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	d0b4      	beq.n	8002764 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80027fa:	2300      	movs	r3, #0
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3718      	adds	r7, #24
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}

08002804 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002804:	b480      	push	{r7}
 8002806:	b095      	sub	sp, #84	; 0x54
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	330c      	adds	r3, #12
 8002812:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002814:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002816:	e853 3f00 	ldrex	r3, [r3]
 800281a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800281c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800281e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002822:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	330c      	adds	r3, #12
 800282a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800282c:	643a      	str	r2, [r7, #64]	; 0x40
 800282e:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002830:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002832:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002834:	e841 2300 	strex	r3, r2, [r1]
 8002838:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800283a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1e5      	bne.n	800280c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	3314      	adds	r3, #20
 8002846:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002848:	6a3b      	ldr	r3, [r7, #32]
 800284a:	e853 3f00 	ldrex	r3, [r3]
 800284e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	f023 0301 	bic.w	r3, r3, #1
 8002856:	64bb      	str	r3, [r7, #72]	; 0x48
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	3314      	adds	r3, #20
 800285e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002860:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002862:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002864:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002866:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002868:	e841 2300 	strex	r3, r2, [r1]
 800286c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800286e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002870:	2b00      	cmp	r3, #0
 8002872:	d1e5      	bne.n	8002840 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002878:	2b01      	cmp	r3, #1
 800287a:	d119      	bne.n	80028b0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	330c      	adds	r3, #12
 8002882:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	e853 3f00 	ldrex	r3, [r3]
 800288a:	60bb      	str	r3, [r7, #8]
   return(result);
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	f023 0310 	bic.w	r3, r3, #16
 8002892:	647b      	str	r3, [r7, #68]	; 0x44
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	330c      	adds	r3, #12
 800289a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800289c:	61ba      	str	r2, [r7, #24]
 800289e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028a0:	6979      	ldr	r1, [r7, #20]
 80028a2:	69ba      	ldr	r2, [r7, #24]
 80028a4:	e841 2300 	strex	r3, r2, [r1]
 80028a8:	613b      	str	r3, [r7, #16]
   return(result);
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d1e5      	bne.n	800287c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2220      	movs	r2, #32
 80028b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2200      	movs	r2, #0
 80028bc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80028be:	bf00      	nop
 80028c0:	3754      	adds	r7, #84	; 0x54
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bc80      	pop	{r7}
 80028c6:	4770      	bx	lr

080028c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	68da      	ldr	r2, [r3, #12]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	430a      	orrs	r2, r1
 80028e4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	689a      	ldr	r2, [r3, #8]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	691b      	ldr	r3, [r3, #16]
 80028ee:	431a      	orrs	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	695b      	ldr	r3, [r3, #20]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002902:	f023 030c 	bic.w	r3, r3, #12
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	6812      	ldr	r2, [r2, #0]
 800290a:	68b9      	ldr	r1, [r7, #8]
 800290c:	430b      	orrs	r3, r1
 800290e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	695b      	ldr	r3, [r3, #20]
 8002916:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	699a      	ldr	r2, [r3, #24]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	430a      	orrs	r2, r1
 8002924:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a2c      	ldr	r2, [pc, #176]	; (80029dc <UART_SetConfig+0x114>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d103      	bne.n	8002938 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002930:	f7ff fe02 	bl	8002538 <HAL_RCC_GetPCLK2Freq>
 8002934:	60f8      	str	r0, [r7, #12]
 8002936:	e002      	b.n	800293e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002938:	f7ff fdea 	bl	8002510 <HAL_RCC_GetPCLK1Freq>
 800293c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800293e:	68fa      	ldr	r2, [r7, #12]
 8002940:	4613      	mov	r3, r2
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	4413      	add	r3, r2
 8002946:	009a      	lsls	r2, r3, #2
 8002948:	441a      	add	r2, r3
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	fbb2 f3f3 	udiv	r3, r2, r3
 8002954:	4a22      	ldr	r2, [pc, #136]	; (80029e0 <UART_SetConfig+0x118>)
 8002956:	fba2 2303 	umull	r2, r3, r2, r3
 800295a:	095b      	lsrs	r3, r3, #5
 800295c:	0119      	lsls	r1, r3, #4
 800295e:	68fa      	ldr	r2, [r7, #12]
 8002960:	4613      	mov	r3, r2
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	4413      	add	r3, r2
 8002966:	009a      	lsls	r2, r3, #2
 8002968:	441a      	add	r2, r3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	fbb2 f2f3 	udiv	r2, r2, r3
 8002974:	4b1a      	ldr	r3, [pc, #104]	; (80029e0 <UART_SetConfig+0x118>)
 8002976:	fba3 0302 	umull	r0, r3, r3, r2
 800297a:	095b      	lsrs	r3, r3, #5
 800297c:	2064      	movs	r0, #100	; 0x64
 800297e:	fb00 f303 	mul.w	r3, r0, r3
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	011b      	lsls	r3, r3, #4
 8002986:	3332      	adds	r3, #50	; 0x32
 8002988:	4a15      	ldr	r2, [pc, #84]	; (80029e0 <UART_SetConfig+0x118>)
 800298a:	fba2 2303 	umull	r2, r3, r2, r3
 800298e:	095b      	lsrs	r3, r3, #5
 8002990:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002994:	4419      	add	r1, r3
 8002996:	68fa      	ldr	r2, [r7, #12]
 8002998:	4613      	mov	r3, r2
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	4413      	add	r3, r2
 800299e:	009a      	lsls	r2, r3, #2
 80029a0:	441a      	add	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80029ac:	4b0c      	ldr	r3, [pc, #48]	; (80029e0 <UART_SetConfig+0x118>)
 80029ae:	fba3 0302 	umull	r0, r3, r3, r2
 80029b2:	095b      	lsrs	r3, r3, #5
 80029b4:	2064      	movs	r0, #100	; 0x64
 80029b6:	fb00 f303 	mul.w	r3, r0, r3
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	011b      	lsls	r3, r3, #4
 80029be:	3332      	adds	r3, #50	; 0x32
 80029c0:	4a07      	ldr	r2, [pc, #28]	; (80029e0 <UART_SetConfig+0x118>)
 80029c2:	fba2 2303 	umull	r2, r3, r2, r3
 80029c6:	095b      	lsrs	r3, r3, #5
 80029c8:	f003 020f 	and.w	r2, r3, #15
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	440a      	add	r2, r1
 80029d2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80029d4:	bf00      	nop
 80029d6:	3710      	adds	r7, #16
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	40013800 	.word	0x40013800
 80029e0:	51eb851f 	.word	0x51eb851f

080029e4 <std>:
 80029e4:	2300      	movs	r3, #0
 80029e6:	b510      	push	{r4, lr}
 80029e8:	4604      	mov	r4, r0
 80029ea:	e9c0 3300 	strd	r3, r3, [r0]
 80029ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80029f2:	6083      	str	r3, [r0, #8]
 80029f4:	8181      	strh	r1, [r0, #12]
 80029f6:	6643      	str	r3, [r0, #100]	; 0x64
 80029f8:	81c2      	strh	r2, [r0, #14]
 80029fa:	6183      	str	r3, [r0, #24]
 80029fc:	4619      	mov	r1, r3
 80029fe:	2208      	movs	r2, #8
 8002a00:	305c      	adds	r0, #92	; 0x5c
 8002a02:	f000 f8f4 	bl	8002bee <memset>
 8002a06:	4b05      	ldr	r3, [pc, #20]	; (8002a1c <std+0x38>)
 8002a08:	6224      	str	r4, [r4, #32]
 8002a0a:	6263      	str	r3, [r4, #36]	; 0x24
 8002a0c:	4b04      	ldr	r3, [pc, #16]	; (8002a20 <std+0x3c>)
 8002a0e:	62a3      	str	r3, [r4, #40]	; 0x28
 8002a10:	4b04      	ldr	r3, [pc, #16]	; (8002a24 <std+0x40>)
 8002a12:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002a14:	4b04      	ldr	r3, [pc, #16]	; (8002a28 <std+0x44>)
 8002a16:	6323      	str	r3, [r4, #48]	; 0x30
 8002a18:	bd10      	pop	{r4, pc}
 8002a1a:	bf00      	nop
 8002a1c:	08002b69 	.word	0x08002b69
 8002a20:	08002b8b 	.word	0x08002b8b
 8002a24:	08002bc3 	.word	0x08002bc3
 8002a28:	08002be7 	.word	0x08002be7

08002a2c <stdio_exit_handler>:
 8002a2c:	4a02      	ldr	r2, [pc, #8]	; (8002a38 <stdio_exit_handler+0xc>)
 8002a2e:	4903      	ldr	r1, [pc, #12]	; (8002a3c <stdio_exit_handler+0x10>)
 8002a30:	4803      	ldr	r0, [pc, #12]	; (8002a40 <stdio_exit_handler+0x14>)
 8002a32:	f000 b869 	b.w	8002b08 <_fwalk_sglue>
 8002a36:	bf00      	nop
 8002a38:	2000000c 	.word	0x2000000c
 8002a3c:	0800357d 	.word	0x0800357d
 8002a40:	20000018 	.word	0x20000018

08002a44 <cleanup_stdio>:
 8002a44:	6841      	ldr	r1, [r0, #4]
 8002a46:	4b0c      	ldr	r3, [pc, #48]	; (8002a78 <cleanup_stdio+0x34>)
 8002a48:	b510      	push	{r4, lr}
 8002a4a:	4299      	cmp	r1, r3
 8002a4c:	4604      	mov	r4, r0
 8002a4e:	d001      	beq.n	8002a54 <cleanup_stdio+0x10>
 8002a50:	f000 fd94 	bl	800357c <_fflush_r>
 8002a54:	68a1      	ldr	r1, [r4, #8]
 8002a56:	4b09      	ldr	r3, [pc, #36]	; (8002a7c <cleanup_stdio+0x38>)
 8002a58:	4299      	cmp	r1, r3
 8002a5a:	d002      	beq.n	8002a62 <cleanup_stdio+0x1e>
 8002a5c:	4620      	mov	r0, r4
 8002a5e:	f000 fd8d 	bl	800357c <_fflush_r>
 8002a62:	68e1      	ldr	r1, [r4, #12]
 8002a64:	4b06      	ldr	r3, [pc, #24]	; (8002a80 <cleanup_stdio+0x3c>)
 8002a66:	4299      	cmp	r1, r3
 8002a68:	d004      	beq.n	8002a74 <cleanup_stdio+0x30>
 8002a6a:	4620      	mov	r0, r4
 8002a6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a70:	f000 bd84 	b.w	800357c <_fflush_r>
 8002a74:	bd10      	pop	{r4, pc}
 8002a76:	bf00      	nop
 8002a78:	20000128 	.word	0x20000128
 8002a7c:	20000190 	.word	0x20000190
 8002a80:	200001f8 	.word	0x200001f8

08002a84 <global_stdio_init.part.0>:
 8002a84:	b510      	push	{r4, lr}
 8002a86:	4b0b      	ldr	r3, [pc, #44]	; (8002ab4 <global_stdio_init.part.0+0x30>)
 8002a88:	4c0b      	ldr	r4, [pc, #44]	; (8002ab8 <global_stdio_init.part.0+0x34>)
 8002a8a:	4a0c      	ldr	r2, [pc, #48]	; (8002abc <global_stdio_init.part.0+0x38>)
 8002a8c:	4620      	mov	r0, r4
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	2104      	movs	r1, #4
 8002a92:	2200      	movs	r2, #0
 8002a94:	f7ff ffa6 	bl	80029e4 <std>
 8002a98:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	2109      	movs	r1, #9
 8002aa0:	f7ff ffa0 	bl	80029e4 <std>
 8002aa4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002aa8:	2202      	movs	r2, #2
 8002aaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002aae:	2112      	movs	r1, #18
 8002ab0:	f7ff bf98 	b.w	80029e4 <std>
 8002ab4:	20000260 	.word	0x20000260
 8002ab8:	20000128 	.word	0x20000128
 8002abc:	08002a2d 	.word	0x08002a2d

08002ac0 <__sfp_lock_acquire>:
 8002ac0:	4801      	ldr	r0, [pc, #4]	; (8002ac8 <__sfp_lock_acquire+0x8>)
 8002ac2:	f000 b90d 	b.w	8002ce0 <__retarget_lock_acquire_recursive>
 8002ac6:	bf00      	nop
 8002ac8:	20000269 	.word	0x20000269

08002acc <__sfp_lock_release>:
 8002acc:	4801      	ldr	r0, [pc, #4]	; (8002ad4 <__sfp_lock_release+0x8>)
 8002ace:	f000 b908 	b.w	8002ce2 <__retarget_lock_release_recursive>
 8002ad2:	bf00      	nop
 8002ad4:	20000269 	.word	0x20000269

08002ad8 <__sinit>:
 8002ad8:	b510      	push	{r4, lr}
 8002ada:	4604      	mov	r4, r0
 8002adc:	f7ff fff0 	bl	8002ac0 <__sfp_lock_acquire>
 8002ae0:	6a23      	ldr	r3, [r4, #32]
 8002ae2:	b11b      	cbz	r3, 8002aec <__sinit+0x14>
 8002ae4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ae8:	f7ff bff0 	b.w	8002acc <__sfp_lock_release>
 8002aec:	4b04      	ldr	r3, [pc, #16]	; (8002b00 <__sinit+0x28>)
 8002aee:	6223      	str	r3, [r4, #32]
 8002af0:	4b04      	ldr	r3, [pc, #16]	; (8002b04 <__sinit+0x2c>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d1f5      	bne.n	8002ae4 <__sinit+0xc>
 8002af8:	f7ff ffc4 	bl	8002a84 <global_stdio_init.part.0>
 8002afc:	e7f2      	b.n	8002ae4 <__sinit+0xc>
 8002afe:	bf00      	nop
 8002b00:	08002a45 	.word	0x08002a45
 8002b04:	20000260 	.word	0x20000260

08002b08 <_fwalk_sglue>:
 8002b08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002b0c:	4607      	mov	r7, r0
 8002b0e:	4688      	mov	r8, r1
 8002b10:	4614      	mov	r4, r2
 8002b12:	2600      	movs	r6, #0
 8002b14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002b18:	f1b9 0901 	subs.w	r9, r9, #1
 8002b1c:	d505      	bpl.n	8002b2a <_fwalk_sglue+0x22>
 8002b1e:	6824      	ldr	r4, [r4, #0]
 8002b20:	2c00      	cmp	r4, #0
 8002b22:	d1f7      	bne.n	8002b14 <_fwalk_sglue+0xc>
 8002b24:	4630      	mov	r0, r6
 8002b26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002b2a:	89ab      	ldrh	r3, [r5, #12]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d907      	bls.n	8002b40 <_fwalk_sglue+0x38>
 8002b30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002b34:	3301      	adds	r3, #1
 8002b36:	d003      	beq.n	8002b40 <_fwalk_sglue+0x38>
 8002b38:	4629      	mov	r1, r5
 8002b3a:	4638      	mov	r0, r7
 8002b3c:	47c0      	blx	r8
 8002b3e:	4306      	orrs	r6, r0
 8002b40:	3568      	adds	r5, #104	; 0x68
 8002b42:	e7e9      	b.n	8002b18 <_fwalk_sglue+0x10>

08002b44 <iprintf>:
 8002b44:	b40f      	push	{r0, r1, r2, r3}
 8002b46:	b507      	push	{r0, r1, r2, lr}
 8002b48:	4906      	ldr	r1, [pc, #24]	; (8002b64 <iprintf+0x20>)
 8002b4a:	ab04      	add	r3, sp, #16
 8002b4c:	6808      	ldr	r0, [r1, #0]
 8002b4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8002b52:	6881      	ldr	r1, [r0, #8]
 8002b54:	9301      	str	r3, [sp, #4]
 8002b56:	f000 f9e1 	bl	8002f1c <_vfiprintf_r>
 8002b5a:	b003      	add	sp, #12
 8002b5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002b60:	b004      	add	sp, #16
 8002b62:	4770      	bx	lr
 8002b64:	20000064 	.word	0x20000064

08002b68 <__sread>:
 8002b68:	b510      	push	{r4, lr}
 8002b6a:	460c      	mov	r4, r1
 8002b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b70:	f000 f868 	bl	8002c44 <_read_r>
 8002b74:	2800      	cmp	r0, #0
 8002b76:	bfab      	itete	ge
 8002b78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002b7a:	89a3      	ldrhlt	r3, [r4, #12]
 8002b7c:	181b      	addge	r3, r3, r0
 8002b7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002b82:	bfac      	ite	ge
 8002b84:	6563      	strge	r3, [r4, #84]	; 0x54
 8002b86:	81a3      	strhlt	r3, [r4, #12]
 8002b88:	bd10      	pop	{r4, pc}

08002b8a <__swrite>:
 8002b8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b8e:	461f      	mov	r7, r3
 8002b90:	898b      	ldrh	r3, [r1, #12]
 8002b92:	4605      	mov	r5, r0
 8002b94:	05db      	lsls	r3, r3, #23
 8002b96:	460c      	mov	r4, r1
 8002b98:	4616      	mov	r6, r2
 8002b9a:	d505      	bpl.n	8002ba8 <__swrite+0x1e>
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ba4:	f000 f83c 	bl	8002c20 <_lseek_r>
 8002ba8:	89a3      	ldrh	r3, [r4, #12]
 8002baa:	4632      	mov	r2, r6
 8002bac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002bb0:	81a3      	strh	r3, [r4, #12]
 8002bb2:	4628      	mov	r0, r5
 8002bb4:	463b      	mov	r3, r7
 8002bb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002bba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002bbe:	f000 b853 	b.w	8002c68 <_write_r>

08002bc2 <__sseek>:
 8002bc2:	b510      	push	{r4, lr}
 8002bc4:	460c      	mov	r4, r1
 8002bc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002bca:	f000 f829 	bl	8002c20 <_lseek_r>
 8002bce:	1c43      	adds	r3, r0, #1
 8002bd0:	89a3      	ldrh	r3, [r4, #12]
 8002bd2:	bf15      	itete	ne
 8002bd4:	6560      	strne	r0, [r4, #84]	; 0x54
 8002bd6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002bda:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002bde:	81a3      	strheq	r3, [r4, #12]
 8002be0:	bf18      	it	ne
 8002be2:	81a3      	strhne	r3, [r4, #12]
 8002be4:	bd10      	pop	{r4, pc}

08002be6 <__sclose>:
 8002be6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002bea:	f000 b809 	b.w	8002c00 <_close_r>

08002bee <memset>:
 8002bee:	4603      	mov	r3, r0
 8002bf0:	4402      	add	r2, r0
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d100      	bne.n	8002bf8 <memset+0xa>
 8002bf6:	4770      	bx	lr
 8002bf8:	f803 1b01 	strb.w	r1, [r3], #1
 8002bfc:	e7f9      	b.n	8002bf2 <memset+0x4>
	...

08002c00 <_close_r>:
 8002c00:	b538      	push	{r3, r4, r5, lr}
 8002c02:	2300      	movs	r3, #0
 8002c04:	4d05      	ldr	r5, [pc, #20]	; (8002c1c <_close_r+0x1c>)
 8002c06:	4604      	mov	r4, r0
 8002c08:	4608      	mov	r0, r1
 8002c0a:	602b      	str	r3, [r5, #0]
 8002c0c:	f7fd fd62 	bl	80006d4 <_close>
 8002c10:	1c43      	adds	r3, r0, #1
 8002c12:	d102      	bne.n	8002c1a <_close_r+0x1a>
 8002c14:	682b      	ldr	r3, [r5, #0]
 8002c16:	b103      	cbz	r3, 8002c1a <_close_r+0x1a>
 8002c18:	6023      	str	r3, [r4, #0]
 8002c1a:	bd38      	pop	{r3, r4, r5, pc}
 8002c1c:	20000264 	.word	0x20000264

08002c20 <_lseek_r>:
 8002c20:	b538      	push	{r3, r4, r5, lr}
 8002c22:	4604      	mov	r4, r0
 8002c24:	4608      	mov	r0, r1
 8002c26:	4611      	mov	r1, r2
 8002c28:	2200      	movs	r2, #0
 8002c2a:	4d05      	ldr	r5, [pc, #20]	; (8002c40 <_lseek_r+0x20>)
 8002c2c:	602a      	str	r2, [r5, #0]
 8002c2e:	461a      	mov	r2, r3
 8002c30:	f7fd fd74 	bl	800071c <_lseek>
 8002c34:	1c43      	adds	r3, r0, #1
 8002c36:	d102      	bne.n	8002c3e <_lseek_r+0x1e>
 8002c38:	682b      	ldr	r3, [r5, #0]
 8002c3a:	b103      	cbz	r3, 8002c3e <_lseek_r+0x1e>
 8002c3c:	6023      	str	r3, [r4, #0]
 8002c3e:	bd38      	pop	{r3, r4, r5, pc}
 8002c40:	20000264 	.word	0x20000264

08002c44 <_read_r>:
 8002c44:	b538      	push	{r3, r4, r5, lr}
 8002c46:	4604      	mov	r4, r0
 8002c48:	4608      	mov	r0, r1
 8002c4a:	4611      	mov	r1, r2
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	4d05      	ldr	r5, [pc, #20]	; (8002c64 <_read_r+0x20>)
 8002c50:	602a      	str	r2, [r5, #0]
 8002c52:	461a      	mov	r2, r3
 8002c54:	f7fd fd05 	bl	8000662 <_read>
 8002c58:	1c43      	adds	r3, r0, #1
 8002c5a:	d102      	bne.n	8002c62 <_read_r+0x1e>
 8002c5c:	682b      	ldr	r3, [r5, #0]
 8002c5e:	b103      	cbz	r3, 8002c62 <_read_r+0x1e>
 8002c60:	6023      	str	r3, [r4, #0]
 8002c62:	bd38      	pop	{r3, r4, r5, pc}
 8002c64:	20000264 	.word	0x20000264

08002c68 <_write_r>:
 8002c68:	b538      	push	{r3, r4, r5, lr}
 8002c6a:	4604      	mov	r4, r0
 8002c6c:	4608      	mov	r0, r1
 8002c6e:	4611      	mov	r1, r2
 8002c70:	2200      	movs	r2, #0
 8002c72:	4d05      	ldr	r5, [pc, #20]	; (8002c88 <_write_r+0x20>)
 8002c74:	602a      	str	r2, [r5, #0]
 8002c76:	461a      	mov	r2, r3
 8002c78:	f7fd fd10 	bl	800069c <_write>
 8002c7c:	1c43      	adds	r3, r0, #1
 8002c7e:	d102      	bne.n	8002c86 <_write_r+0x1e>
 8002c80:	682b      	ldr	r3, [r5, #0]
 8002c82:	b103      	cbz	r3, 8002c86 <_write_r+0x1e>
 8002c84:	6023      	str	r3, [r4, #0]
 8002c86:	bd38      	pop	{r3, r4, r5, pc}
 8002c88:	20000264 	.word	0x20000264

08002c8c <__errno>:
 8002c8c:	4b01      	ldr	r3, [pc, #4]	; (8002c94 <__errno+0x8>)
 8002c8e:	6818      	ldr	r0, [r3, #0]
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop
 8002c94:	20000064 	.word	0x20000064

08002c98 <__libc_init_array>:
 8002c98:	b570      	push	{r4, r5, r6, lr}
 8002c9a:	2600      	movs	r6, #0
 8002c9c:	4d0c      	ldr	r5, [pc, #48]	; (8002cd0 <__libc_init_array+0x38>)
 8002c9e:	4c0d      	ldr	r4, [pc, #52]	; (8002cd4 <__libc_init_array+0x3c>)
 8002ca0:	1b64      	subs	r4, r4, r5
 8002ca2:	10a4      	asrs	r4, r4, #2
 8002ca4:	42a6      	cmp	r6, r4
 8002ca6:	d109      	bne.n	8002cbc <__libc_init_array+0x24>
 8002ca8:	f000 fdc8 	bl	800383c <_init>
 8002cac:	2600      	movs	r6, #0
 8002cae:	4d0a      	ldr	r5, [pc, #40]	; (8002cd8 <__libc_init_array+0x40>)
 8002cb0:	4c0a      	ldr	r4, [pc, #40]	; (8002cdc <__libc_init_array+0x44>)
 8002cb2:	1b64      	subs	r4, r4, r5
 8002cb4:	10a4      	asrs	r4, r4, #2
 8002cb6:	42a6      	cmp	r6, r4
 8002cb8:	d105      	bne.n	8002cc6 <__libc_init_array+0x2e>
 8002cba:	bd70      	pop	{r4, r5, r6, pc}
 8002cbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cc0:	4798      	blx	r3
 8002cc2:	3601      	adds	r6, #1
 8002cc4:	e7ee      	b.n	8002ca4 <__libc_init_array+0xc>
 8002cc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cca:	4798      	blx	r3
 8002ccc:	3601      	adds	r6, #1
 8002cce:	e7f2      	b.n	8002cb6 <__libc_init_array+0x1e>
 8002cd0:	080038f4 	.word	0x080038f4
 8002cd4:	080038f4 	.word	0x080038f4
 8002cd8:	080038f4 	.word	0x080038f4
 8002cdc:	080038f8 	.word	0x080038f8

08002ce0 <__retarget_lock_acquire_recursive>:
 8002ce0:	4770      	bx	lr

08002ce2 <__retarget_lock_release_recursive>:
 8002ce2:	4770      	bx	lr

08002ce4 <_free_r>:
 8002ce4:	b538      	push	{r3, r4, r5, lr}
 8002ce6:	4605      	mov	r5, r0
 8002ce8:	2900      	cmp	r1, #0
 8002cea:	d040      	beq.n	8002d6e <_free_r+0x8a>
 8002cec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002cf0:	1f0c      	subs	r4, r1, #4
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	bfb8      	it	lt
 8002cf6:	18e4      	addlt	r4, r4, r3
 8002cf8:	f000 f8dc 	bl	8002eb4 <__malloc_lock>
 8002cfc:	4a1c      	ldr	r2, [pc, #112]	; (8002d70 <_free_r+0x8c>)
 8002cfe:	6813      	ldr	r3, [r2, #0]
 8002d00:	b933      	cbnz	r3, 8002d10 <_free_r+0x2c>
 8002d02:	6063      	str	r3, [r4, #4]
 8002d04:	6014      	str	r4, [r2, #0]
 8002d06:	4628      	mov	r0, r5
 8002d08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002d0c:	f000 b8d8 	b.w	8002ec0 <__malloc_unlock>
 8002d10:	42a3      	cmp	r3, r4
 8002d12:	d908      	bls.n	8002d26 <_free_r+0x42>
 8002d14:	6820      	ldr	r0, [r4, #0]
 8002d16:	1821      	adds	r1, r4, r0
 8002d18:	428b      	cmp	r3, r1
 8002d1a:	bf01      	itttt	eq
 8002d1c:	6819      	ldreq	r1, [r3, #0]
 8002d1e:	685b      	ldreq	r3, [r3, #4]
 8002d20:	1809      	addeq	r1, r1, r0
 8002d22:	6021      	streq	r1, [r4, #0]
 8002d24:	e7ed      	b.n	8002d02 <_free_r+0x1e>
 8002d26:	461a      	mov	r2, r3
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	b10b      	cbz	r3, 8002d30 <_free_r+0x4c>
 8002d2c:	42a3      	cmp	r3, r4
 8002d2e:	d9fa      	bls.n	8002d26 <_free_r+0x42>
 8002d30:	6811      	ldr	r1, [r2, #0]
 8002d32:	1850      	adds	r0, r2, r1
 8002d34:	42a0      	cmp	r0, r4
 8002d36:	d10b      	bne.n	8002d50 <_free_r+0x6c>
 8002d38:	6820      	ldr	r0, [r4, #0]
 8002d3a:	4401      	add	r1, r0
 8002d3c:	1850      	adds	r0, r2, r1
 8002d3e:	4283      	cmp	r3, r0
 8002d40:	6011      	str	r1, [r2, #0]
 8002d42:	d1e0      	bne.n	8002d06 <_free_r+0x22>
 8002d44:	6818      	ldr	r0, [r3, #0]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	4408      	add	r0, r1
 8002d4a:	6010      	str	r0, [r2, #0]
 8002d4c:	6053      	str	r3, [r2, #4]
 8002d4e:	e7da      	b.n	8002d06 <_free_r+0x22>
 8002d50:	d902      	bls.n	8002d58 <_free_r+0x74>
 8002d52:	230c      	movs	r3, #12
 8002d54:	602b      	str	r3, [r5, #0]
 8002d56:	e7d6      	b.n	8002d06 <_free_r+0x22>
 8002d58:	6820      	ldr	r0, [r4, #0]
 8002d5a:	1821      	adds	r1, r4, r0
 8002d5c:	428b      	cmp	r3, r1
 8002d5e:	bf01      	itttt	eq
 8002d60:	6819      	ldreq	r1, [r3, #0]
 8002d62:	685b      	ldreq	r3, [r3, #4]
 8002d64:	1809      	addeq	r1, r1, r0
 8002d66:	6021      	streq	r1, [r4, #0]
 8002d68:	6063      	str	r3, [r4, #4]
 8002d6a:	6054      	str	r4, [r2, #4]
 8002d6c:	e7cb      	b.n	8002d06 <_free_r+0x22>
 8002d6e:	bd38      	pop	{r3, r4, r5, pc}
 8002d70:	2000026c 	.word	0x2000026c

08002d74 <sbrk_aligned>:
 8002d74:	b570      	push	{r4, r5, r6, lr}
 8002d76:	4e0e      	ldr	r6, [pc, #56]	; (8002db0 <sbrk_aligned+0x3c>)
 8002d78:	460c      	mov	r4, r1
 8002d7a:	6831      	ldr	r1, [r6, #0]
 8002d7c:	4605      	mov	r5, r0
 8002d7e:	b911      	cbnz	r1, 8002d86 <sbrk_aligned+0x12>
 8002d80:	f000 fcba 	bl	80036f8 <_sbrk_r>
 8002d84:	6030      	str	r0, [r6, #0]
 8002d86:	4621      	mov	r1, r4
 8002d88:	4628      	mov	r0, r5
 8002d8a:	f000 fcb5 	bl	80036f8 <_sbrk_r>
 8002d8e:	1c43      	adds	r3, r0, #1
 8002d90:	d00a      	beq.n	8002da8 <sbrk_aligned+0x34>
 8002d92:	1cc4      	adds	r4, r0, #3
 8002d94:	f024 0403 	bic.w	r4, r4, #3
 8002d98:	42a0      	cmp	r0, r4
 8002d9a:	d007      	beq.n	8002dac <sbrk_aligned+0x38>
 8002d9c:	1a21      	subs	r1, r4, r0
 8002d9e:	4628      	mov	r0, r5
 8002da0:	f000 fcaa 	bl	80036f8 <_sbrk_r>
 8002da4:	3001      	adds	r0, #1
 8002da6:	d101      	bne.n	8002dac <sbrk_aligned+0x38>
 8002da8:	f04f 34ff 	mov.w	r4, #4294967295
 8002dac:	4620      	mov	r0, r4
 8002dae:	bd70      	pop	{r4, r5, r6, pc}
 8002db0:	20000270 	.word	0x20000270

08002db4 <_malloc_r>:
 8002db4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002db8:	1ccd      	adds	r5, r1, #3
 8002dba:	f025 0503 	bic.w	r5, r5, #3
 8002dbe:	3508      	adds	r5, #8
 8002dc0:	2d0c      	cmp	r5, #12
 8002dc2:	bf38      	it	cc
 8002dc4:	250c      	movcc	r5, #12
 8002dc6:	2d00      	cmp	r5, #0
 8002dc8:	4607      	mov	r7, r0
 8002dca:	db01      	blt.n	8002dd0 <_malloc_r+0x1c>
 8002dcc:	42a9      	cmp	r1, r5
 8002dce:	d905      	bls.n	8002ddc <_malloc_r+0x28>
 8002dd0:	230c      	movs	r3, #12
 8002dd2:	2600      	movs	r6, #0
 8002dd4:	603b      	str	r3, [r7, #0]
 8002dd6:	4630      	mov	r0, r6
 8002dd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ddc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002eb0 <_malloc_r+0xfc>
 8002de0:	f000 f868 	bl	8002eb4 <__malloc_lock>
 8002de4:	f8d8 3000 	ldr.w	r3, [r8]
 8002de8:	461c      	mov	r4, r3
 8002dea:	bb5c      	cbnz	r4, 8002e44 <_malloc_r+0x90>
 8002dec:	4629      	mov	r1, r5
 8002dee:	4638      	mov	r0, r7
 8002df0:	f7ff ffc0 	bl	8002d74 <sbrk_aligned>
 8002df4:	1c43      	adds	r3, r0, #1
 8002df6:	4604      	mov	r4, r0
 8002df8:	d155      	bne.n	8002ea6 <_malloc_r+0xf2>
 8002dfa:	f8d8 4000 	ldr.w	r4, [r8]
 8002dfe:	4626      	mov	r6, r4
 8002e00:	2e00      	cmp	r6, #0
 8002e02:	d145      	bne.n	8002e90 <_malloc_r+0xdc>
 8002e04:	2c00      	cmp	r4, #0
 8002e06:	d048      	beq.n	8002e9a <_malloc_r+0xe6>
 8002e08:	6823      	ldr	r3, [r4, #0]
 8002e0a:	4631      	mov	r1, r6
 8002e0c:	4638      	mov	r0, r7
 8002e0e:	eb04 0903 	add.w	r9, r4, r3
 8002e12:	f000 fc71 	bl	80036f8 <_sbrk_r>
 8002e16:	4581      	cmp	r9, r0
 8002e18:	d13f      	bne.n	8002e9a <_malloc_r+0xe6>
 8002e1a:	6821      	ldr	r1, [r4, #0]
 8002e1c:	4638      	mov	r0, r7
 8002e1e:	1a6d      	subs	r5, r5, r1
 8002e20:	4629      	mov	r1, r5
 8002e22:	f7ff ffa7 	bl	8002d74 <sbrk_aligned>
 8002e26:	3001      	adds	r0, #1
 8002e28:	d037      	beq.n	8002e9a <_malloc_r+0xe6>
 8002e2a:	6823      	ldr	r3, [r4, #0]
 8002e2c:	442b      	add	r3, r5
 8002e2e:	6023      	str	r3, [r4, #0]
 8002e30:	f8d8 3000 	ldr.w	r3, [r8]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d038      	beq.n	8002eaa <_malloc_r+0xf6>
 8002e38:	685a      	ldr	r2, [r3, #4]
 8002e3a:	42a2      	cmp	r2, r4
 8002e3c:	d12b      	bne.n	8002e96 <_malloc_r+0xe2>
 8002e3e:	2200      	movs	r2, #0
 8002e40:	605a      	str	r2, [r3, #4]
 8002e42:	e00f      	b.n	8002e64 <_malloc_r+0xb0>
 8002e44:	6822      	ldr	r2, [r4, #0]
 8002e46:	1b52      	subs	r2, r2, r5
 8002e48:	d41f      	bmi.n	8002e8a <_malloc_r+0xd6>
 8002e4a:	2a0b      	cmp	r2, #11
 8002e4c:	d917      	bls.n	8002e7e <_malloc_r+0xca>
 8002e4e:	1961      	adds	r1, r4, r5
 8002e50:	42a3      	cmp	r3, r4
 8002e52:	6025      	str	r5, [r4, #0]
 8002e54:	bf18      	it	ne
 8002e56:	6059      	strne	r1, [r3, #4]
 8002e58:	6863      	ldr	r3, [r4, #4]
 8002e5a:	bf08      	it	eq
 8002e5c:	f8c8 1000 	streq.w	r1, [r8]
 8002e60:	5162      	str	r2, [r4, r5]
 8002e62:	604b      	str	r3, [r1, #4]
 8002e64:	4638      	mov	r0, r7
 8002e66:	f104 060b 	add.w	r6, r4, #11
 8002e6a:	f000 f829 	bl	8002ec0 <__malloc_unlock>
 8002e6e:	f026 0607 	bic.w	r6, r6, #7
 8002e72:	1d23      	adds	r3, r4, #4
 8002e74:	1af2      	subs	r2, r6, r3
 8002e76:	d0ae      	beq.n	8002dd6 <_malloc_r+0x22>
 8002e78:	1b9b      	subs	r3, r3, r6
 8002e7a:	50a3      	str	r3, [r4, r2]
 8002e7c:	e7ab      	b.n	8002dd6 <_malloc_r+0x22>
 8002e7e:	42a3      	cmp	r3, r4
 8002e80:	6862      	ldr	r2, [r4, #4]
 8002e82:	d1dd      	bne.n	8002e40 <_malloc_r+0x8c>
 8002e84:	f8c8 2000 	str.w	r2, [r8]
 8002e88:	e7ec      	b.n	8002e64 <_malloc_r+0xb0>
 8002e8a:	4623      	mov	r3, r4
 8002e8c:	6864      	ldr	r4, [r4, #4]
 8002e8e:	e7ac      	b.n	8002dea <_malloc_r+0x36>
 8002e90:	4634      	mov	r4, r6
 8002e92:	6876      	ldr	r6, [r6, #4]
 8002e94:	e7b4      	b.n	8002e00 <_malloc_r+0x4c>
 8002e96:	4613      	mov	r3, r2
 8002e98:	e7cc      	b.n	8002e34 <_malloc_r+0x80>
 8002e9a:	230c      	movs	r3, #12
 8002e9c:	4638      	mov	r0, r7
 8002e9e:	603b      	str	r3, [r7, #0]
 8002ea0:	f000 f80e 	bl	8002ec0 <__malloc_unlock>
 8002ea4:	e797      	b.n	8002dd6 <_malloc_r+0x22>
 8002ea6:	6025      	str	r5, [r4, #0]
 8002ea8:	e7dc      	b.n	8002e64 <_malloc_r+0xb0>
 8002eaa:	605b      	str	r3, [r3, #4]
 8002eac:	deff      	udf	#255	; 0xff
 8002eae:	bf00      	nop
 8002eb0:	2000026c 	.word	0x2000026c

08002eb4 <__malloc_lock>:
 8002eb4:	4801      	ldr	r0, [pc, #4]	; (8002ebc <__malloc_lock+0x8>)
 8002eb6:	f7ff bf13 	b.w	8002ce0 <__retarget_lock_acquire_recursive>
 8002eba:	bf00      	nop
 8002ebc:	20000268 	.word	0x20000268

08002ec0 <__malloc_unlock>:
 8002ec0:	4801      	ldr	r0, [pc, #4]	; (8002ec8 <__malloc_unlock+0x8>)
 8002ec2:	f7ff bf0e 	b.w	8002ce2 <__retarget_lock_release_recursive>
 8002ec6:	bf00      	nop
 8002ec8:	20000268 	.word	0x20000268

08002ecc <__sfputc_r>:
 8002ecc:	6893      	ldr	r3, [r2, #8]
 8002ece:	b410      	push	{r4}
 8002ed0:	3b01      	subs	r3, #1
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	6093      	str	r3, [r2, #8]
 8002ed6:	da07      	bge.n	8002ee8 <__sfputc_r+0x1c>
 8002ed8:	6994      	ldr	r4, [r2, #24]
 8002eda:	42a3      	cmp	r3, r4
 8002edc:	db01      	blt.n	8002ee2 <__sfputc_r+0x16>
 8002ede:	290a      	cmp	r1, #10
 8002ee0:	d102      	bne.n	8002ee8 <__sfputc_r+0x1c>
 8002ee2:	bc10      	pop	{r4}
 8002ee4:	f000 bb72 	b.w	80035cc <__swbuf_r>
 8002ee8:	6813      	ldr	r3, [r2, #0]
 8002eea:	1c58      	adds	r0, r3, #1
 8002eec:	6010      	str	r0, [r2, #0]
 8002eee:	7019      	strb	r1, [r3, #0]
 8002ef0:	4608      	mov	r0, r1
 8002ef2:	bc10      	pop	{r4}
 8002ef4:	4770      	bx	lr

08002ef6 <__sfputs_r>:
 8002ef6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ef8:	4606      	mov	r6, r0
 8002efa:	460f      	mov	r7, r1
 8002efc:	4614      	mov	r4, r2
 8002efe:	18d5      	adds	r5, r2, r3
 8002f00:	42ac      	cmp	r4, r5
 8002f02:	d101      	bne.n	8002f08 <__sfputs_r+0x12>
 8002f04:	2000      	movs	r0, #0
 8002f06:	e007      	b.n	8002f18 <__sfputs_r+0x22>
 8002f08:	463a      	mov	r2, r7
 8002f0a:	4630      	mov	r0, r6
 8002f0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f10:	f7ff ffdc 	bl	8002ecc <__sfputc_r>
 8002f14:	1c43      	adds	r3, r0, #1
 8002f16:	d1f3      	bne.n	8002f00 <__sfputs_r+0xa>
 8002f18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002f1c <_vfiprintf_r>:
 8002f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f20:	460d      	mov	r5, r1
 8002f22:	4614      	mov	r4, r2
 8002f24:	4698      	mov	r8, r3
 8002f26:	4606      	mov	r6, r0
 8002f28:	b09d      	sub	sp, #116	; 0x74
 8002f2a:	b118      	cbz	r0, 8002f34 <_vfiprintf_r+0x18>
 8002f2c:	6a03      	ldr	r3, [r0, #32]
 8002f2e:	b90b      	cbnz	r3, 8002f34 <_vfiprintf_r+0x18>
 8002f30:	f7ff fdd2 	bl	8002ad8 <__sinit>
 8002f34:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002f36:	07d9      	lsls	r1, r3, #31
 8002f38:	d405      	bmi.n	8002f46 <_vfiprintf_r+0x2a>
 8002f3a:	89ab      	ldrh	r3, [r5, #12]
 8002f3c:	059a      	lsls	r2, r3, #22
 8002f3e:	d402      	bmi.n	8002f46 <_vfiprintf_r+0x2a>
 8002f40:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f42:	f7ff fecd 	bl	8002ce0 <__retarget_lock_acquire_recursive>
 8002f46:	89ab      	ldrh	r3, [r5, #12]
 8002f48:	071b      	lsls	r3, r3, #28
 8002f4a:	d501      	bpl.n	8002f50 <_vfiprintf_r+0x34>
 8002f4c:	692b      	ldr	r3, [r5, #16]
 8002f4e:	b99b      	cbnz	r3, 8002f78 <_vfiprintf_r+0x5c>
 8002f50:	4629      	mov	r1, r5
 8002f52:	4630      	mov	r0, r6
 8002f54:	f000 fb78 	bl	8003648 <__swsetup_r>
 8002f58:	b170      	cbz	r0, 8002f78 <_vfiprintf_r+0x5c>
 8002f5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002f5c:	07dc      	lsls	r4, r3, #31
 8002f5e:	d504      	bpl.n	8002f6a <_vfiprintf_r+0x4e>
 8002f60:	f04f 30ff 	mov.w	r0, #4294967295
 8002f64:	b01d      	add	sp, #116	; 0x74
 8002f66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f6a:	89ab      	ldrh	r3, [r5, #12]
 8002f6c:	0598      	lsls	r0, r3, #22
 8002f6e:	d4f7      	bmi.n	8002f60 <_vfiprintf_r+0x44>
 8002f70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f72:	f7ff feb6 	bl	8002ce2 <__retarget_lock_release_recursive>
 8002f76:	e7f3      	b.n	8002f60 <_vfiprintf_r+0x44>
 8002f78:	2300      	movs	r3, #0
 8002f7a:	9309      	str	r3, [sp, #36]	; 0x24
 8002f7c:	2320      	movs	r3, #32
 8002f7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002f82:	2330      	movs	r3, #48	; 0x30
 8002f84:	f04f 0901 	mov.w	r9, #1
 8002f88:	f8cd 800c 	str.w	r8, [sp, #12]
 8002f8c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800313c <_vfiprintf_r+0x220>
 8002f90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002f94:	4623      	mov	r3, r4
 8002f96:	469a      	mov	sl, r3
 8002f98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002f9c:	b10a      	cbz	r2, 8002fa2 <_vfiprintf_r+0x86>
 8002f9e:	2a25      	cmp	r2, #37	; 0x25
 8002fa0:	d1f9      	bne.n	8002f96 <_vfiprintf_r+0x7a>
 8002fa2:	ebba 0b04 	subs.w	fp, sl, r4
 8002fa6:	d00b      	beq.n	8002fc0 <_vfiprintf_r+0xa4>
 8002fa8:	465b      	mov	r3, fp
 8002faa:	4622      	mov	r2, r4
 8002fac:	4629      	mov	r1, r5
 8002fae:	4630      	mov	r0, r6
 8002fb0:	f7ff ffa1 	bl	8002ef6 <__sfputs_r>
 8002fb4:	3001      	adds	r0, #1
 8002fb6:	f000 80a9 	beq.w	800310c <_vfiprintf_r+0x1f0>
 8002fba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002fbc:	445a      	add	r2, fp
 8002fbe:	9209      	str	r2, [sp, #36]	; 0x24
 8002fc0:	f89a 3000 	ldrb.w	r3, [sl]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	f000 80a1 	beq.w	800310c <_vfiprintf_r+0x1f0>
 8002fca:	2300      	movs	r3, #0
 8002fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8002fd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002fd4:	f10a 0a01 	add.w	sl, sl, #1
 8002fd8:	9304      	str	r3, [sp, #16]
 8002fda:	9307      	str	r3, [sp, #28]
 8002fdc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002fe0:	931a      	str	r3, [sp, #104]	; 0x68
 8002fe2:	4654      	mov	r4, sl
 8002fe4:	2205      	movs	r2, #5
 8002fe6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002fea:	4854      	ldr	r0, [pc, #336]	; (800313c <_vfiprintf_r+0x220>)
 8002fec:	f000 fb94 	bl	8003718 <memchr>
 8002ff0:	9a04      	ldr	r2, [sp, #16]
 8002ff2:	b9d8      	cbnz	r0, 800302c <_vfiprintf_r+0x110>
 8002ff4:	06d1      	lsls	r1, r2, #27
 8002ff6:	bf44      	itt	mi
 8002ff8:	2320      	movmi	r3, #32
 8002ffa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002ffe:	0713      	lsls	r3, r2, #28
 8003000:	bf44      	itt	mi
 8003002:	232b      	movmi	r3, #43	; 0x2b
 8003004:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003008:	f89a 3000 	ldrb.w	r3, [sl]
 800300c:	2b2a      	cmp	r3, #42	; 0x2a
 800300e:	d015      	beq.n	800303c <_vfiprintf_r+0x120>
 8003010:	4654      	mov	r4, sl
 8003012:	2000      	movs	r0, #0
 8003014:	f04f 0c0a 	mov.w	ip, #10
 8003018:	9a07      	ldr	r2, [sp, #28]
 800301a:	4621      	mov	r1, r4
 800301c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003020:	3b30      	subs	r3, #48	; 0x30
 8003022:	2b09      	cmp	r3, #9
 8003024:	d94d      	bls.n	80030c2 <_vfiprintf_r+0x1a6>
 8003026:	b1b0      	cbz	r0, 8003056 <_vfiprintf_r+0x13a>
 8003028:	9207      	str	r2, [sp, #28]
 800302a:	e014      	b.n	8003056 <_vfiprintf_r+0x13a>
 800302c:	eba0 0308 	sub.w	r3, r0, r8
 8003030:	fa09 f303 	lsl.w	r3, r9, r3
 8003034:	4313      	orrs	r3, r2
 8003036:	46a2      	mov	sl, r4
 8003038:	9304      	str	r3, [sp, #16]
 800303a:	e7d2      	b.n	8002fe2 <_vfiprintf_r+0xc6>
 800303c:	9b03      	ldr	r3, [sp, #12]
 800303e:	1d19      	adds	r1, r3, #4
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	9103      	str	r1, [sp, #12]
 8003044:	2b00      	cmp	r3, #0
 8003046:	bfbb      	ittet	lt
 8003048:	425b      	neglt	r3, r3
 800304a:	f042 0202 	orrlt.w	r2, r2, #2
 800304e:	9307      	strge	r3, [sp, #28]
 8003050:	9307      	strlt	r3, [sp, #28]
 8003052:	bfb8      	it	lt
 8003054:	9204      	strlt	r2, [sp, #16]
 8003056:	7823      	ldrb	r3, [r4, #0]
 8003058:	2b2e      	cmp	r3, #46	; 0x2e
 800305a:	d10c      	bne.n	8003076 <_vfiprintf_r+0x15a>
 800305c:	7863      	ldrb	r3, [r4, #1]
 800305e:	2b2a      	cmp	r3, #42	; 0x2a
 8003060:	d134      	bne.n	80030cc <_vfiprintf_r+0x1b0>
 8003062:	9b03      	ldr	r3, [sp, #12]
 8003064:	3402      	adds	r4, #2
 8003066:	1d1a      	adds	r2, r3, #4
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	9203      	str	r2, [sp, #12]
 800306c:	2b00      	cmp	r3, #0
 800306e:	bfb8      	it	lt
 8003070:	f04f 33ff 	movlt.w	r3, #4294967295
 8003074:	9305      	str	r3, [sp, #20]
 8003076:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003140 <_vfiprintf_r+0x224>
 800307a:	2203      	movs	r2, #3
 800307c:	4650      	mov	r0, sl
 800307e:	7821      	ldrb	r1, [r4, #0]
 8003080:	f000 fb4a 	bl	8003718 <memchr>
 8003084:	b138      	cbz	r0, 8003096 <_vfiprintf_r+0x17a>
 8003086:	2240      	movs	r2, #64	; 0x40
 8003088:	9b04      	ldr	r3, [sp, #16]
 800308a:	eba0 000a 	sub.w	r0, r0, sl
 800308e:	4082      	lsls	r2, r0
 8003090:	4313      	orrs	r3, r2
 8003092:	3401      	adds	r4, #1
 8003094:	9304      	str	r3, [sp, #16]
 8003096:	f814 1b01 	ldrb.w	r1, [r4], #1
 800309a:	2206      	movs	r2, #6
 800309c:	4829      	ldr	r0, [pc, #164]	; (8003144 <_vfiprintf_r+0x228>)
 800309e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80030a2:	f000 fb39 	bl	8003718 <memchr>
 80030a6:	2800      	cmp	r0, #0
 80030a8:	d03f      	beq.n	800312a <_vfiprintf_r+0x20e>
 80030aa:	4b27      	ldr	r3, [pc, #156]	; (8003148 <_vfiprintf_r+0x22c>)
 80030ac:	bb1b      	cbnz	r3, 80030f6 <_vfiprintf_r+0x1da>
 80030ae:	9b03      	ldr	r3, [sp, #12]
 80030b0:	3307      	adds	r3, #7
 80030b2:	f023 0307 	bic.w	r3, r3, #7
 80030b6:	3308      	adds	r3, #8
 80030b8:	9303      	str	r3, [sp, #12]
 80030ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030bc:	443b      	add	r3, r7
 80030be:	9309      	str	r3, [sp, #36]	; 0x24
 80030c0:	e768      	b.n	8002f94 <_vfiprintf_r+0x78>
 80030c2:	460c      	mov	r4, r1
 80030c4:	2001      	movs	r0, #1
 80030c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80030ca:	e7a6      	b.n	800301a <_vfiprintf_r+0xfe>
 80030cc:	2300      	movs	r3, #0
 80030ce:	f04f 0c0a 	mov.w	ip, #10
 80030d2:	4619      	mov	r1, r3
 80030d4:	3401      	adds	r4, #1
 80030d6:	9305      	str	r3, [sp, #20]
 80030d8:	4620      	mov	r0, r4
 80030da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80030de:	3a30      	subs	r2, #48	; 0x30
 80030e0:	2a09      	cmp	r2, #9
 80030e2:	d903      	bls.n	80030ec <_vfiprintf_r+0x1d0>
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d0c6      	beq.n	8003076 <_vfiprintf_r+0x15a>
 80030e8:	9105      	str	r1, [sp, #20]
 80030ea:	e7c4      	b.n	8003076 <_vfiprintf_r+0x15a>
 80030ec:	4604      	mov	r4, r0
 80030ee:	2301      	movs	r3, #1
 80030f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80030f4:	e7f0      	b.n	80030d8 <_vfiprintf_r+0x1bc>
 80030f6:	ab03      	add	r3, sp, #12
 80030f8:	9300      	str	r3, [sp, #0]
 80030fa:	462a      	mov	r2, r5
 80030fc:	4630      	mov	r0, r6
 80030fe:	4b13      	ldr	r3, [pc, #76]	; (800314c <_vfiprintf_r+0x230>)
 8003100:	a904      	add	r1, sp, #16
 8003102:	f3af 8000 	nop.w
 8003106:	4607      	mov	r7, r0
 8003108:	1c78      	adds	r0, r7, #1
 800310a:	d1d6      	bne.n	80030ba <_vfiprintf_r+0x19e>
 800310c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800310e:	07d9      	lsls	r1, r3, #31
 8003110:	d405      	bmi.n	800311e <_vfiprintf_r+0x202>
 8003112:	89ab      	ldrh	r3, [r5, #12]
 8003114:	059a      	lsls	r2, r3, #22
 8003116:	d402      	bmi.n	800311e <_vfiprintf_r+0x202>
 8003118:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800311a:	f7ff fde2 	bl	8002ce2 <__retarget_lock_release_recursive>
 800311e:	89ab      	ldrh	r3, [r5, #12]
 8003120:	065b      	lsls	r3, r3, #25
 8003122:	f53f af1d 	bmi.w	8002f60 <_vfiprintf_r+0x44>
 8003126:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003128:	e71c      	b.n	8002f64 <_vfiprintf_r+0x48>
 800312a:	ab03      	add	r3, sp, #12
 800312c:	9300      	str	r3, [sp, #0]
 800312e:	462a      	mov	r2, r5
 8003130:	4630      	mov	r0, r6
 8003132:	4b06      	ldr	r3, [pc, #24]	; (800314c <_vfiprintf_r+0x230>)
 8003134:	a904      	add	r1, sp, #16
 8003136:	f000 f87d 	bl	8003234 <_printf_i>
 800313a:	e7e4      	b.n	8003106 <_vfiprintf_r+0x1ea>
 800313c:	080038be 	.word	0x080038be
 8003140:	080038c4 	.word	0x080038c4
 8003144:	080038c8 	.word	0x080038c8
 8003148:	00000000 	.word	0x00000000
 800314c:	08002ef7 	.word	0x08002ef7

08003150 <_printf_common>:
 8003150:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003154:	4616      	mov	r6, r2
 8003156:	4699      	mov	r9, r3
 8003158:	688a      	ldr	r2, [r1, #8]
 800315a:	690b      	ldr	r3, [r1, #16]
 800315c:	4607      	mov	r7, r0
 800315e:	4293      	cmp	r3, r2
 8003160:	bfb8      	it	lt
 8003162:	4613      	movlt	r3, r2
 8003164:	6033      	str	r3, [r6, #0]
 8003166:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800316a:	460c      	mov	r4, r1
 800316c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003170:	b10a      	cbz	r2, 8003176 <_printf_common+0x26>
 8003172:	3301      	adds	r3, #1
 8003174:	6033      	str	r3, [r6, #0]
 8003176:	6823      	ldr	r3, [r4, #0]
 8003178:	0699      	lsls	r1, r3, #26
 800317a:	bf42      	ittt	mi
 800317c:	6833      	ldrmi	r3, [r6, #0]
 800317e:	3302      	addmi	r3, #2
 8003180:	6033      	strmi	r3, [r6, #0]
 8003182:	6825      	ldr	r5, [r4, #0]
 8003184:	f015 0506 	ands.w	r5, r5, #6
 8003188:	d106      	bne.n	8003198 <_printf_common+0x48>
 800318a:	f104 0a19 	add.w	sl, r4, #25
 800318e:	68e3      	ldr	r3, [r4, #12]
 8003190:	6832      	ldr	r2, [r6, #0]
 8003192:	1a9b      	subs	r3, r3, r2
 8003194:	42ab      	cmp	r3, r5
 8003196:	dc2b      	bgt.n	80031f0 <_printf_common+0xa0>
 8003198:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800319c:	1e13      	subs	r3, r2, #0
 800319e:	6822      	ldr	r2, [r4, #0]
 80031a0:	bf18      	it	ne
 80031a2:	2301      	movne	r3, #1
 80031a4:	0692      	lsls	r2, r2, #26
 80031a6:	d430      	bmi.n	800320a <_printf_common+0xba>
 80031a8:	4649      	mov	r1, r9
 80031aa:	4638      	mov	r0, r7
 80031ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80031b0:	47c0      	blx	r8
 80031b2:	3001      	adds	r0, #1
 80031b4:	d023      	beq.n	80031fe <_printf_common+0xae>
 80031b6:	6823      	ldr	r3, [r4, #0]
 80031b8:	6922      	ldr	r2, [r4, #16]
 80031ba:	f003 0306 	and.w	r3, r3, #6
 80031be:	2b04      	cmp	r3, #4
 80031c0:	bf14      	ite	ne
 80031c2:	2500      	movne	r5, #0
 80031c4:	6833      	ldreq	r3, [r6, #0]
 80031c6:	f04f 0600 	mov.w	r6, #0
 80031ca:	bf08      	it	eq
 80031cc:	68e5      	ldreq	r5, [r4, #12]
 80031ce:	f104 041a 	add.w	r4, r4, #26
 80031d2:	bf08      	it	eq
 80031d4:	1aed      	subeq	r5, r5, r3
 80031d6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80031da:	bf08      	it	eq
 80031dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80031e0:	4293      	cmp	r3, r2
 80031e2:	bfc4      	itt	gt
 80031e4:	1a9b      	subgt	r3, r3, r2
 80031e6:	18ed      	addgt	r5, r5, r3
 80031e8:	42b5      	cmp	r5, r6
 80031ea:	d11a      	bne.n	8003222 <_printf_common+0xd2>
 80031ec:	2000      	movs	r0, #0
 80031ee:	e008      	b.n	8003202 <_printf_common+0xb2>
 80031f0:	2301      	movs	r3, #1
 80031f2:	4652      	mov	r2, sl
 80031f4:	4649      	mov	r1, r9
 80031f6:	4638      	mov	r0, r7
 80031f8:	47c0      	blx	r8
 80031fa:	3001      	adds	r0, #1
 80031fc:	d103      	bne.n	8003206 <_printf_common+0xb6>
 80031fe:	f04f 30ff 	mov.w	r0, #4294967295
 8003202:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003206:	3501      	adds	r5, #1
 8003208:	e7c1      	b.n	800318e <_printf_common+0x3e>
 800320a:	2030      	movs	r0, #48	; 0x30
 800320c:	18e1      	adds	r1, r4, r3
 800320e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003212:	1c5a      	adds	r2, r3, #1
 8003214:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003218:	4422      	add	r2, r4
 800321a:	3302      	adds	r3, #2
 800321c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003220:	e7c2      	b.n	80031a8 <_printf_common+0x58>
 8003222:	2301      	movs	r3, #1
 8003224:	4622      	mov	r2, r4
 8003226:	4649      	mov	r1, r9
 8003228:	4638      	mov	r0, r7
 800322a:	47c0      	blx	r8
 800322c:	3001      	adds	r0, #1
 800322e:	d0e6      	beq.n	80031fe <_printf_common+0xae>
 8003230:	3601      	adds	r6, #1
 8003232:	e7d9      	b.n	80031e8 <_printf_common+0x98>

08003234 <_printf_i>:
 8003234:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003238:	7e0f      	ldrb	r7, [r1, #24]
 800323a:	4691      	mov	r9, r2
 800323c:	2f78      	cmp	r7, #120	; 0x78
 800323e:	4680      	mov	r8, r0
 8003240:	460c      	mov	r4, r1
 8003242:	469a      	mov	sl, r3
 8003244:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003246:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800324a:	d807      	bhi.n	800325c <_printf_i+0x28>
 800324c:	2f62      	cmp	r7, #98	; 0x62
 800324e:	d80a      	bhi.n	8003266 <_printf_i+0x32>
 8003250:	2f00      	cmp	r7, #0
 8003252:	f000 80d5 	beq.w	8003400 <_printf_i+0x1cc>
 8003256:	2f58      	cmp	r7, #88	; 0x58
 8003258:	f000 80c1 	beq.w	80033de <_printf_i+0x1aa>
 800325c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003260:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003264:	e03a      	b.n	80032dc <_printf_i+0xa8>
 8003266:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800326a:	2b15      	cmp	r3, #21
 800326c:	d8f6      	bhi.n	800325c <_printf_i+0x28>
 800326e:	a101      	add	r1, pc, #4	; (adr r1, 8003274 <_printf_i+0x40>)
 8003270:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003274:	080032cd 	.word	0x080032cd
 8003278:	080032e1 	.word	0x080032e1
 800327c:	0800325d 	.word	0x0800325d
 8003280:	0800325d 	.word	0x0800325d
 8003284:	0800325d 	.word	0x0800325d
 8003288:	0800325d 	.word	0x0800325d
 800328c:	080032e1 	.word	0x080032e1
 8003290:	0800325d 	.word	0x0800325d
 8003294:	0800325d 	.word	0x0800325d
 8003298:	0800325d 	.word	0x0800325d
 800329c:	0800325d 	.word	0x0800325d
 80032a0:	080033e7 	.word	0x080033e7
 80032a4:	0800330d 	.word	0x0800330d
 80032a8:	080033a1 	.word	0x080033a1
 80032ac:	0800325d 	.word	0x0800325d
 80032b0:	0800325d 	.word	0x0800325d
 80032b4:	08003409 	.word	0x08003409
 80032b8:	0800325d 	.word	0x0800325d
 80032bc:	0800330d 	.word	0x0800330d
 80032c0:	0800325d 	.word	0x0800325d
 80032c4:	0800325d 	.word	0x0800325d
 80032c8:	080033a9 	.word	0x080033a9
 80032cc:	682b      	ldr	r3, [r5, #0]
 80032ce:	1d1a      	adds	r2, r3, #4
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	602a      	str	r2, [r5, #0]
 80032d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80032d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80032dc:	2301      	movs	r3, #1
 80032de:	e0a0      	b.n	8003422 <_printf_i+0x1ee>
 80032e0:	6820      	ldr	r0, [r4, #0]
 80032e2:	682b      	ldr	r3, [r5, #0]
 80032e4:	0607      	lsls	r7, r0, #24
 80032e6:	f103 0104 	add.w	r1, r3, #4
 80032ea:	6029      	str	r1, [r5, #0]
 80032ec:	d501      	bpl.n	80032f2 <_printf_i+0xbe>
 80032ee:	681e      	ldr	r6, [r3, #0]
 80032f0:	e003      	b.n	80032fa <_printf_i+0xc6>
 80032f2:	0646      	lsls	r6, r0, #25
 80032f4:	d5fb      	bpl.n	80032ee <_printf_i+0xba>
 80032f6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80032fa:	2e00      	cmp	r6, #0
 80032fc:	da03      	bge.n	8003306 <_printf_i+0xd2>
 80032fe:	232d      	movs	r3, #45	; 0x2d
 8003300:	4276      	negs	r6, r6
 8003302:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003306:	230a      	movs	r3, #10
 8003308:	4859      	ldr	r0, [pc, #356]	; (8003470 <_printf_i+0x23c>)
 800330a:	e012      	b.n	8003332 <_printf_i+0xfe>
 800330c:	682b      	ldr	r3, [r5, #0]
 800330e:	6820      	ldr	r0, [r4, #0]
 8003310:	1d19      	adds	r1, r3, #4
 8003312:	6029      	str	r1, [r5, #0]
 8003314:	0605      	lsls	r5, r0, #24
 8003316:	d501      	bpl.n	800331c <_printf_i+0xe8>
 8003318:	681e      	ldr	r6, [r3, #0]
 800331a:	e002      	b.n	8003322 <_printf_i+0xee>
 800331c:	0641      	lsls	r1, r0, #25
 800331e:	d5fb      	bpl.n	8003318 <_printf_i+0xe4>
 8003320:	881e      	ldrh	r6, [r3, #0]
 8003322:	2f6f      	cmp	r7, #111	; 0x6f
 8003324:	bf0c      	ite	eq
 8003326:	2308      	moveq	r3, #8
 8003328:	230a      	movne	r3, #10
 800332a:	4851      	ldr	r0, [pc, #324]	; (8003470 <_printf_i+0x23c>)
 800332c:	2100      	movs	r1, #0
 800332e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003332:	6865      	ldr	r5, [r4, #4]
 8003334:	2d00      	cmp	r5, #0
 8003336:	bfa8      	it	ge
 8003338:	6821      	ldrge	r1, [r4, #0]
 800333a:	60a5      	str	r5, [r4, #8]
 800333c:	bfa4      	itt	ge
 800333e:	f021 0104 	bicge.w	r1, r1, #4
 8003342:	6021      	strge	r1, [r4, #0]
 8003344:	b90e      	cbnz	r6, 800334a <_printf_i+0x116>
 8003346:	2d00      	cmp	r5, #0
 8003348:	d04b      	beq.n	80033e2 <_printf_i+0x1ae>
 800334a:	4615      	mov	r5, r2
 800334c:	fbb6 f1f3 	udiv	r1, r6, r3
 8003350:	fb03 6711 	mls	r7, r3, r1, r6
 8003354:	5dc7      	ldrb	r7, [r0, r7]
 8003356:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800335a:	4637      	mov	r7, r6
 800335c:	42bb      	cmp	r3, r7
 800335e:	460e      	mov	r6, r1
 8003360:	d9f4      	bls.n	800334c <_printf_i+0x118>
 8003362:	2b08      	cmp	r3, #8
 8003364:	d10b      	bne.n	800337e <_printf_i+0x14a>
 8003366:	6823      	ldr	r3, [r4, #0]
 8003368:	07de      	lsls	r6, r3, #31
 800336a:	d508      	bpl.n	800337e <_printf_i+0x14a>
 800336c:	6923      	ldr	r3, [r4, #16]
 800336e:	6861      	ldr	r1, [r4, #4]
 8003370:	4299      	cmp	r1, r3
 8003372:	bfde      	ittt	le
 8003374:	2330      	movle	r3, #48	; 0x30
 8003376:	f805 3c01 	strble.w	r3, [r5, #-1]
 800337a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800337e:	1b52      	subs	r2, r2, r5
 8003380:	6122      	str	r2, [r4, #16]
 8003382:	464b      	mov	r3, r9
 8003384:	4621      	mov	r1, r4
 8003386:	4640      	mov	r0, r8
 8003388:	f8cd a000 	str.w	sl, [sp]
 800338c:	aa03      	add	r2, sp, #12
 800338e:	f7ff fedf 	bl	8003150 <_printf_common>
 8003392:	3001      	adds	r0, #1
 8003394:	d14a      	bne.n	800342c <_printf_i+0x1f8>
 8003396:	f04f 30ff 	mov.w	r0, #4294967295
 800339a:	b004      	add	sp, #16
 800339c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033a0:	6823      	ldr	r3, [r4, #0]
 80033a2:	f043 0320 	orr.w	r3, r3, #32
 80033a6:	6023      	str	r3, [r4, #0]
 80033a8:	2778      	movs	r7, #120	; 0x78
 80033aa:	4832      	ldr	r0, [pc, #200]	; (8003474 <_printf_i+0x240>)
 80033ac:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80033b0:	6823      	ldr	r3, [r4, #0]
 80033b2:	6829      	ldr	r1, [r5, #0]
 80033b4:	061f      	lsls	r7, r3, #24
 80033b6:	f851 6b04 	ldr.w	r6, [r1], #4
 80033ba:	d402      	bmi.n	80033c2 <_printf_i+0x18e>
 80033bc:	065f      	lsls	r7, r3, #25
 80033be:	bf48      	it	mi
 80033c0:	b2b6      	uxthmi	r6, r6
 80033c2:	07df      	lsls	r7, r3, #31
 80033c4:	bf48      	it	mi
 80033c6:	f043 0320 	orrmi.w	r3, r3, #32
 80033ca:	6029      	str	r1, [r5, #0]
 80033cc:	bf48      	it	mi
 80033ce:	6023      	strmi	r3, [r4, #0]
 80033d0:	b91e      	cbnz	r6, 80033da <_printf_i+0x1a6>
 80033d2:	6823      	ldr	r3, [r4, #0]
 80033d4:	f023 0320 	bic.w	r3, r3, #32
 80033d8:	6023      	str	r3, [r4, #0]
 80033da:	2310      	movs	r3, #16
 80033dc:	e7a6      	b.n	800332c <_printf_i+0xf8>
 80033de:	4824      	ldr	r0, [pc, #144]	; (8003470 <_printf_i+0x23c>)
 80033e0:	e7e4      	b.n	80033ac <_printf_i+0x178>
 80033e2:	4615      	mov	r5, r2
 80033e4:	e7bd      	b.n	8003362 <_printf_i+0x12e>
 80033e6:	682b      	ldr	r3, [r5, #0]
 80033e8:	6826      	ldr	r6, [r4, #0]
 80033ea:	1d18      	adds	r0, r3, #4
 80033ec:	6961      	ldr	r1, [r4, #20]
 80033ee:	6028      	str	r0, [r5, #0]
 80033f0:	0635      	lsls	r5, r6, #24
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	d501      	bpl.n	80033fa <_printf_i+0x1c6>
 80033f6:	6019      	str	r1, [r3, #0]
 80033f8:	e002      	b.n	8003400 <_printf_i+0x1cc>
 80033fa:	0670      	lsls	r0, r6, #25
 80033fc:	d5fb      	bpl.n	80033f6 <_printf_i+0x1c2>
 80033fe:	8019      	strh	r1, [r3, #0]
 8003400:	2300      	movs	r3, #0
 8003402:	4615      	mov	r5, r2
 8003404:	6123      	str	r3, [r4, #16]
 8003406:	e7bc      	b.n	8003382 <_printf_i+0x14e>
 8003408:	682b      	ldr	r3, [r5, #0]
 800340a:	2100      	movs	r1, #0
 800340c:	1d1a      	adds	r2, r3, #4
 800340e:	602a      	str	r2, [r5, #0]
 8003410:	681d      	ldr	r5, [r3, #0]
 8003412:	6862      	ldr	r2, [r4, #4]
 8003414:	4628      	mov	r0, r5
 8003416:	f000 f97f 	bl	8003718 <memchr>
 800341a:	b108      	cbz	r0, 8003420 <_printf_i+0x1ec>
 800341c:	1b40      	subs	r0, r0, r5
 800341e:	6060      	str	r0, [r4, #4]
 8003420:	6863      	ldr	r3, [r4, #4]
 8003422:	6123      	str	r3, [r4, #16]
 8003424:	2300      	movs	r3, #0
 8003426:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800342a:	e7aa      	b.n	8003382 <_printf_i+0x14e>
 800342c:	462a      	mov	r2, r5
 800342e:	4649      	mov	r1, r9
 8003430:	4640      	mov	r0, r8
 8003432:	6923      	ldr	r3, [r4, #16]
 8003434:	47d0      	blx	sl
 8003436:	3001      	adds	r0, #1
 8003438:	d0ad      	beq.n	8003396 <_printf_i+0x162>
 800343a:	6823      	ldr	r3, [r4, #0]
 800343c:	079b      	lsls	r3, r3, #30
 800343e:	d413      	bmi.n	8003468 <_printf_i+0x234>
 8003440:	68e0      	ldr	r0, [r4, #12]
 8003442:	9b03      	ldr	r3, [sp, #12]
 8003444:	4298      	cmp	r0, r3
 8003446:	bfb8      	it	lt
 8003448:	4618      	movlt	r0, r3
 800344a:	e7a6      	b.n	800339a <_printf_i+0x166>
 800344c:	2301      	movs	r3, #1
 800344e:	4632      	mov	r2, r6
 8003450:	4649      	mov	r1, r9
 8003452:	4640      	mov	r0, r8
 8003454:	47d0      	blx	sl
 8003456:	3001      	adds	r0, #1
 8003458:	d09d      	beq.n	8003396 <_printf_i+0x162>
 800345a:	3501      	adds	r5, #1
 800345c:	68e3      	ldr	r3, [r4, #12]
 800345e:	9903      	ldr	r1, [sp, #12]
 8003460:	1a5b      	subs	r3, r3, r1
 8003462:	42ab      	cmp	r3, r5
 8003464:	dcf2      	bgt.n	800344c <_printf_i+0x218>
 8003466:	e7eb      	b.n	8003440 <_printf_i+0x20c>
 8003468:	2500      	movs	r5, #0
 800346a:	f104 0619 	add.w	r6, r4, #25
 800346e:	e7f5      	b.n	800345c <_printf_i+0x228>
 8003470:	080038cf 	.word	0x080038cf
 8003474:	080038e0 	.word	0x080038e0

08003478 <__sflush_r>:
 8003478:	898a      	ldrh	r2, [r1, #12]
 800347a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800347c:	4605      	mov	r5, r0
 800347e:	0710      	lsls	r0, r2, #28
 8003480:	460c      	mov	r4, r1
 8003482:	d457      	bmi.n	8003534 <__sflush_r+0xbc>
 8003484:	684b      	ldr	r3, [r1, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	dc04      	bgt.n	8003494 <__sflush_r+0x1c>
 800348a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800348c:	2b00      	cmp	r3, #0
 800348e:	dc01      	bgt.n	8003494 <__sflush_r+0x1c>
 8003490:	2000      	movs	r0, #0
 8003492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003494:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003496:	2e00      	cmp	r6, #0
 8003498:	d0fa      	beq.n	8003490 <__sflush_r+0x18>
 800349a:	2300      	movs	r3, #0
 800349c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80034a0:	682f      	ldr	r7, [r5, #0]
 80034a2:	6a21      	ldr	r1, [r4, #32]
 80034a4:	602b      	str	r3, [r5, #0]
 80034a6:	d032      	beq.n	800350e <__sflush_r+0x96>
 80034a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80034aa:	89a3      	ldrh	r3, [r4, #12]
 80034ac:	075a      	lsls	r2, r3, #29
 80034ae:	d505      	bpl.n	80034bc <__sflush_r+0x44>
 80034b0:	6863      	ldr	r3, [r4, #4]
 80034b2:	1ac0      	subs	r0, r0, r3
 80034b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80034b6:	b10b      	cbz	r3, 80034bc <__sflush_r+0x44>
 80034b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80034ba:	1ac0      	subs	r0, r0, r3
 80034bc:	2300      	movs	r3, #0
 80034be:	4602      	mov	r2, r0
 80034c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80034c2:	4628      	mov	r0, r5
 80034c4:	6a21      	ldr	r1, [r4, #32]
 80034c6:	47b0      	blx	r6
 80034c8:	1c43      	adds	r3, r0, #1
 80034ca:	89a3      	ldrh	r3, [r4, #12]
 80034cc:	d106      	bne.n	80034dc <__sflush_r+0x64>
 80034ce:	6829      	ldr	r1, [r5, #0]
 80034d0:	291d      	cmp	r1, #29
 80034d2:	d82b      	bhi.n	800352c <__sflush_r+0xb4>
 80034d4:	4a28      	ldr	r2, [pc, #160]	; (8003578 <__sflush_r+0x100>)
 80034d6:	410a      	asrs	r2, r1
 80034d8:	07d6      	lsls	r6, r2, #31
 80034da:	d427      	bmi.n	800352c <__sflush_r+0xb4>
 80034dc:	2200      	movs	r2, #0
 80034de:	6062      	str	r2, [r4, #4]
 80034e0:	6922      	ldr	r2, [r4, #16]
 80034e2:	04d9      	lsls	r1, r3, #19
 80034e4:	6022      	str	r2, [r4, #0]
 80034e6:	d504      	bpl.n	80034f2 <__sflush_r+0x7a>
 80034e8:	1c42      	adds	r2, r0, #1
 80034ea:	d101      	bne.n	80034f0 <__sflush_r+0x78>
 80034ec:	682b      	ldr	r3, [r5, #0]
 80034ee:	b903      	cbnz	r3, 80034f2 <__sflush_r+0x7a>
 80034f0:	6560      	str	r0, [r4, #84]	; 0x54
 80034f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80034f4:	602f      	str	r7, [r5, #0]
 80034f6:	2900      	cmp	r1, #0
 80034f8:	d0ca      	beq.n	8003490 <__sflush_r+0x18>
 80034fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80034fe:	4299      	cmp	r1, r3
 8003500:	d002      	beq.n	8003508 <__sflush_r+0x90>
 8003502:	4628      	mov	r0, r5
 8003504:	f7ff fbee 	bl	8002ce4 <_free_r>
 8003508:	2000      	movs	r0, #0
 800350a:	6360      	str	r0, [r4, #52]	; 0x34
 800350c:	e7c1      	b.n	8003492 <__sflush_r+0x1a>
 800350e:	2301      	movs	r3, #1
 8003510:	4628      	mov	r0, r5
 8003512:	47b0      	blx	r6
 8003514:	1c41      	adds	r1, r0, #1
 8003516:	d1c8      	bne.n	80034aa <__sflush_r+0x32>
 8003518:	682b      	ldr	r3, [r5, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d0c5      	beq.n	80034aa <__sflush_r+0x32>
 800351e:	2b1d      	cmp	r3, #29
 8003520:	d001      	beq.n	8003526 <__sflush_r+0xae>
 8003522:	2b16      	cmp	r3, #22
 8003524:	d101      	bne.n	800352a <__sflush_r+0xb2>
 8003526:	602f      	str	r7, [r5, #0]
 8003528:	e7b2      	b.n	8003490 <__sflush_r+0x18>
 800352a:	89a3      	ldrh	r3, [r4, #12]
 800352c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003530:	81a3      	strh	r3, [r4, #12]
 8003532:	e7ae      	b.n	8003492 <__sflush_r+0x1a>
 8003534:	690f      	ldr	r7, [r1, #16]
 8003536:	2f00      	cmp	r7, #0
 8003538:	d0aa      	beq.n	8003490 <__sflush_r+0x18>
 800353a:	0793      	lsls	r3, r2, #30
 800353c:	bf18      	it	ne
 800353e:	2300      	movne	r3, #0
 8003540:	680e      	ldr	r6, [r1, #0]
 8003542:	bf08      	it	eq
 8003544:	694b      	ldreq	r3, [r1, #20]
 8003546:	1bf6      	subs	r6, r6, r7
 8003548:	600f      	str	r7, [r1, #0]
 800354a:	608b      	str	r3, [r1, #8]
 800354c:	2e00      	cmp	r6, #0
 800354e:	dd9f      	ble.n	8003490 <__sflush_r+0x18>
 8003550:	4633      	mov	r3, r6
 8003552:	463a      	mov	r2, r7
 8003554:	4628      	mov	r0, r5
 8003556:	6a21      	ldr	r1, [r4, #32]
 8003558:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800355c:	47e0      	blx	ip
 800355e:	2800      	cmp	r0, #0
 8003560:	dc06      	bgt.n	8003570 <__sflush_r+0xf8>
 8003562:	89a3      	ldrh	r3, [r4, #12]
 8003564:	f04f 30ff 	mov.w	r0, #4294967295
 8003568:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800356c:	81a3      	strh	r3, [r4, #12]
 800356e:	e790      	b.n	8003492 <__sflush_r+0x1a>
 8003570:	4407      	add	r7, r0
 8003572:	1a36      	subs	r6, r6, r0
 8003574:	e7ea      	b.n	800354c <__sflush_r+0xd4>
 8003576:	bf00      	nop
 8003578:	dfbffffe 	.word	0xdfbffffe

0800357c <_fflush_r>:
 800357c:	b538      	push	{r3, r4, r5, lr}
 800357e:	690b      	ldr	r3, [r1, #16]
 8003580:	4605      	mov	r5, r0
 8003582:	460c      	mov	r4, r1
 8003584:	b913      	cbnz	r3, 800358c <_fflush_r+0x10>
 8003586:	2500      	movs	r5, #0
 8003588:	4628      	mov	r0, r5
 800358a:	bd38      	pop	{r3, r4, r5, pc}
 800358c:	b118      	cbz	r0, 8003596 <_fflush_r+0x1a>
 800358e:	6a03      	ldr	r3, [r0, #32]
 8003590:	b90b      	cbnz	r3, 8003596 <_fflush_r+0x1a>
 8003592:	f7ff faa1 	bl	8002ad8 <__sinit>
 8003596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d0f3      	beq.n	8003586 <_fflush_r+0xa>
 800359e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80035a0:	07d0      	lsls	r0, r2, #31
 80035a2:	d404      	bmi.n	80035ae <_fflush_r+0x32>
 80035a4:	0599      	lsls	r1, r3, #22
 80035a6:	d402      	bmi.n	80035ae <_fflush_r+0x32>
 80035a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80035aa:	f7ff fb99 	bl	8002ce0 <__retarget_lock_acquire_recursive>
 80035ae:	4628      	mov	r0, r5
 80035b0:	4621      	mov	r1, r4
 80035b2:	f7ff ff61 	bl	8003478 <__sflush_r>
 80035b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80035b8:	4605      	mov	r5, r0
 80035ba:	07da      	lsls	r2, r3, #31
 80035bc:	d4e4      	bmi.n	8003588 <_fflush_r+0xc>
 80035be:	89a3      	ldrh	r3, [r4, #12]
 80035c0:	059b      	lsls	r3, r3, #22
 80035c2:	d4e1      	bmi.n	8003588 <_fflush_r+0xc>
 80035c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80035c6:	f7ff fb8c 	bl	8002ce2 <__retarget_lock_release_recursive>
 80035ca:	e7dd      	b.n	8003588 <_fflush_r+0xc>

080035cc <__swbuf_r>:
 80035cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ce:	460e      	mov	r6, r1
 80035d0:	4614      	mov	r4, r2
 80035d2:	4605      	mov	r5, r0
 80035d4:	b118      	cbz	r0, 80035de <__swbuf_r+0x12>
 80035d6:	6a03      	ldr	r3, [r0, #32]
 80035d8:	b90b      	cbnz	r3, 80035de <__swbuf_r+0x12>
 80035da:	f7ff fa7d 	bl	8002ad8 <__sinit>
 80035de:	69a3      	ldr	r3, [r4, #24]
 80035e0:	60a3      	str	r3, [r4, #8]
 80035e2:	89a3      	ldrh	r3, [r4, #12]
 80035e4:	071a      	lsls	r2, r3, #28
 80035e6:	d525      	bpl.n	8003634 <__swbuf_r+0x68>
 80035e8:	6923      	ldr	r3, [r4, #16]
 80035ea:	b31b      	cbz	r3, 8003634 <__swbuf_r+0x68>
 80035ec:	6823      	ldr	r3, [r4, #0]
 80035ee:	6922      	ldr	r2, [r4, #16]
 80035f0:	b2f6      	uxtb	r6, r6
 80035f2:	1a98      	subs	r0, r3, r2
 80035f4:	6963      	ldr	r3, [r4, #20]
 80035f6:	4637      	mov	r7, r6
 80035f8:	4283      	cmp	r3, r0
 80035fa:	dc04      	bgt.n	8003606 <__swbuf_r+0x3a>
 80035fc:	4621      	mov	r1, r4
 80035fe:	4628      	mov	r0, r5
 8003600:	f7ff ffbc 	bl	800357c <_fflush_r>
 8003604:	b9e0      	cbnz	r0, 8003640 <__swbuf_r+0x74>
 8003606:	68a3      	ldr	r3, [r4, #8]
 8003608:	3b01      	subs	r3, #1
 800360a:	60a3      	str	r3, [r4, #8]
 800360c:	6823      	ldr	r3, [r4, #0]
 800360e:	1c5a      	adds	r2, r3, #1
 8003610:	6022      	str	r2, [r4, #0]
 8003612:	701e      	strb	r6, [r3, #0]
 8003614:	6962      	ldr	r2, [r4, #20]
 8003616:	1c43      	adds	r3, r0, #1
 8003618:	429a      	cmp	r2, r3
 800361a:	d004      	beq.n	8003626 <__swbuf_r+0x5a>
 800361c:	89a3      	ldrh	r3, [r4, #12]
 800361e:	07db      	lsls	r3, r3, #31
 8003620:	d506      	bpl.n	8003630 <__swbuf_r+0x64>
 8003622:	2e0a      	cmp	r6, #10
 8003624:	d104      	bne.n	8003630 <__swbuf_r+0x64>
 8003626:	4621      	mov	r1, r4
 8003628:	4628      	mov	r0, r5
 800362a:	f7ff ffa7 	bl	800357c <_fflush_r>
 800362e:	b938      	cbnz	r0, 8003640 <__swbuf_r+0x74>
 8003630:	4638      	mov	r0, r7
 8003632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003634:	4621      	mov	r1, r4
 8003636:	4628      	mov	r0, r5
 8003638:	f000 f806 	bl	8003648 <__swsetup_r>
 800363c:	2800      	cmp	r0, #0
 800363e:	d0d5      	beq.n	80035ec <__swbuf_r+0x20>
 8003640:	f04f 37ff 	mov.w	r7, #4294967295
 8003644:	e7f4      	b.n	8003630 <__swbuf_r+0x64>
	...

08003648 <__swsetup_r>:
 8003648:	b538      	push	{r3, r4, r5, lr}
 800364a:	4b2a      	ldr	r3, [pc, #168]	; (80036f4 <__swsetup_r+0xac>)
 800364c:	4605      	mov	r5, r0
 800364e:	6818      	ldr	r0, [r3, #0]
 8003650:	460c      	mov	r4, r1
 8003652:	b118      	cbz	r0, 800365c <__swsetup_r+0x14>
 8003654:	6a03      	ldr	r3, [r0, #32]
 8003656:	b90b      	cbnz	r3, 800365c <__swsetup_r+0x14>
 8003658:	f7ff fa3e 	bl	8002ad8 <__sinit>
 800365c:	89a3      	ldrh	r3, [r4, #12]
 800365e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003662:	0718      	lsls	r0, r3, #28
 8003664:	d422      	bmi.n	80036ac <__swsetup_r+0x64>
 8003666:	06d9      	lsls	r1, r3, #27
 8003668:	d407      	bmi.n	800367a <__swsetup_r+0x32>
 800366a:	2309      	movs	r3, #9
 800366c:	602b      	str	r3, [r5, #0]
 800366e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003672:	f04f 30ff 	mov.w	r0, #4294967295
 8003676:	81a3      	strh	r3, [r4, #12]
 8003678:	e034      	b.n	80036e4 <__swsetup_r+0x9c>
 800367a:	0758      	lsls	r0, r3, #29
 800367c:	d512      	bpl.n	80036a4 <__swsetup_r+0x5c>
 800367e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003680:	b141      	cbz	r1, 8003694 <__swsetup_r+0x4c>
 8003682:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003686:	4299      	cmp	r1, r3
 8003688:	d002      	beq.n	8003690 <__swsetup_r+0x48>
 800368a:	4628      	mov	r0, r5
 800368c:	f7ff fb2a 	bl	8002ce4 <_free_r>
 8003690:	2300      	movs	r3, #0
 8003692:	6363      	str	r3, [r4, #52]	; 0x34
 8003694:	89a3      	ldrh	r3, [r4, #12]
 8003696:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800369a:	81a3      	strh	r3, [r4, #12]
 800369c:	2300      	movs	r3, #0
 800369e:	6063      	str	r3, [r4, #4]
 80036a0:	6923      	ldr	r3, [r4, #16]
 80036a2:	6023      	str	r3, [r4, #0]
 80036a4:	89a3      	ldrh	r3, [r4, #12]
 80036a6:	f043 0308 	orr.w	r3, r3, #8
 80036aa:	81a3      	strh	r3, [r4, #12]
 80036ac:	6923      	ldr	r3, [r4, #16]
 80036ae:	b94b      	cbnz	r3, 80036c4 <__swsetup_r+0x7c>
 80036b0:	89a3      	ldrh	r3, [r4, #12]
 80036b2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80036b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036ba:	d003      	beq.n	80036c4 <__swsetup_r+0x7c>
 80036bc:	4621      	mov	r1, r4
 80036be:	4628      	mov	r0, r5
 80036c0:	f000 f85d 	bl	800377e <__smakebuf_r>
 80036c4:	89a0      	ldrh	r0, [r4, #12]
 80036c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80036ca:	f010 0301 	ands.w	r3, r0, #1
 80036ce:	d00a      	beq.n	80036e6 <__swsetup_r+0x9e>
 80036d0:	2300      	movs	r3, #0
 80036d2:	60a3      	str	r3, [r4, #8]
 80036d4:	6963      	ldr	r3, [r4, #20]
 80036d6:	425b      	negs	r3, r3
 80036d8:	61a3      	str	r3, [r4, #24]
 80036da:	6923      	ldr	r3, [r4, #16]
 80036dc:	b943      	cbnz	r3, 80036f0 <__swsetup_r+0xa8>
 80036de:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80036e2:	d1c4      	bne.n	800366e <__swsetup_r+0x26>
 80036e4:	bd38      	pop	{r3, r4, r5, pc}
 80036e6:	0781      	lsls	r1, r0, #30
 80036e8:	bf58      	it	pl
 80036ea:	6963      	ldrpl	r3, [r4, #20]
 80036ec:	60a3      	str	r3, [r4, #8]
 80036ee:	e7f4      	b.n	80036da <__swsetup_r+0x92>
 80036f0:	2000      	movs	r0, #0
 80036f2:	e7f7      	b.n	80036e4 <__swsetup_r+0x9c>
 80036f4:	20000064 	.word	0x20000064

080036f8 <_sbrk_r>:
 80036f8:	b538      	push	{r3, r4, r5, lr}
 80036fa:	2300      	movs	r3, #0
 80036fc:	4d05      	ldr	r5, [pc, #20]	; (8003714 <_sbrk_r+0x1c>)
 80036fe:	4604      	mov	r4, r0
 8003700:	4608      	mov	r0, r1
 8003702:	602b      	str	r3, [r5, #0]
 8003704:	f7fd f816 	bl	8000734 <_sbrk>
 8003708:	1c43      	adds	r3, r0, #1
 800370a:	d102      	bne.n	8003712 <_sbrk_r+0x1a>
 800370c:	682b      	ldr	r3, [r5, #0]
 800370e:	b103      	cbz	r3, 8003712 <_sbrk_r+0x1a>
 8003710:	6023      	str	r3, [r4, #0]
 8003712:	bd38      	pop	{r3, r4, r5, pc}
 8003714:	20000264 	.word	0x20000264

08003718 <memchr>:
 8003718:	4603      	mov	r3, r0
 800371a:	b510      	push	{r4, lr}
 800371c:	b2c9      	uxtb	r1, r1
 800371e:	4402      	add	r2, r0
 8003720:	4293      	cmp	r3, r2
 8003722:	4618      	mov	r0, r3
 8003724:	d101      	bne.n	800372a <memchr+0x12>
 8003726:	2000      	movs	r0, #0
 8003728:	e003      	b.n	8003732 <memchr+0x1a>
 800372a:	7804      	ldrb	r4, [r0, #0]
 800372c:	3301      	adds	r3, #1
 800372e:	428c      	cmp	r4, r1
 8003730:	d1f6      	bne.n	8003720 <memchr+0x8>
 8003732:	bd10      	pop	{r4, pc}

08003734 <__swhatbuf_r>:
 8003734:	b570      	push	{r4, r5, r6, lr}
 8003736:	460c      	mov	r4, r1
 8003738:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800373c:	4615      	mov	r5, r2
 800373e:	2900      	cmp	r1, #0
 8003740:	461e      	mov	r6, r3
 8003742:	b096      	sub	sp, #88	; 0x58
 8003744:	da0c      	bge.n	8003760 <__swhatbuf_r+0x2c>
 8003746:	89a3      	ldrh	r3, [r4, #12]
 8003748:	2100      	movs	r1, #0
 800374a:	f013 0f80 	tst.w	r3, #128	; 0x80
 800374e:	bf0c      	ite	eq
 8003750:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003754:	2340      	movne	r3, #64	; 0x40
 8003756:	2000      	movs	r0, #0
 8003758:	6031      	str	r1, [r6, #0]
 800375a:	602b      	str	r3, [r5, #0]
 800375c:	b016      	add	sp, #88	; 0x58
 800375e:	bd70      	pop	{r4, r5, r6, pc}
 8003760:	466a      	mov	r2, sp
 8003762:	f000 f849 	bl	80037f8 <_fstat_r>
 8003766:	2800      	cmp	r0, #0
 8003768:	dbed      	blt.n	8003746 <__swhatbuf_r+0x12>
 800376a:	9901      	ldr	r1, [sp, #4]
 800376c:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003770:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003774:	4259      	negs	r1, r3
 8003776:	4159      	adcs	r1, r3
 8003778:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800377c:	e7eb      	b.n	8003756 <__swhatbuf_r+0x22>

0800377e <__smakebuf_r>:
 800377e:	898b      	ldrh	r3, [r1, #12]
 8003780:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003782:	079d      	lsls	r5, r3, #30
 8003784:	4606      	mov	r6, r0
 8003786:	460c      	mov	r4, r1
 8003788:	d507      	bpl.n	800379a <__smakebuf_r+0x1c>
 800378a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800378e:	6023      	str	r3, [r4, #0]
 8003790:	6123      	str	r3, [r4, #16]
 8003792:	2301      	movs	r3, #1
 8003794:	6163      	str	r3, [r4, #20]
 8003796:	b002      	add	sp, #8
 8003798:	bd70      	pop	{r4, r5, r6, pc}
 800379a:	466a      	mov	r2, sp
 800379c:	ab01      	add	r3, sp, #4
 800379e:	f7ff ffc9 	bl	8003734 <__swhatbuf_r>
 80037a2:	9900      	ldr	r1, [sp, #0]
 80037a4:	4605      	mov	r5, r0
 80037a6:	4630      	mov	r0, r6
 80037a8:	f7ff fb04 	bl	8002db4 <_malloc_r>
 80037ac:	b948      	cbnz	r0, 80037c2 <__smakebuf_r+0x44>
 80037ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037b2:	059a      	lsls	r2, r3, #22
 80037b4:	d4ef      	bmi.n	8003796 <__smakebuf_r+0x18>
 80037b6:	f023 0303 	bic.w	r3, r3, #3
 80037ba:	f043 0302 	orr.w	r3, r3, #2
 80037be:	81a3      	strh	r3, [r4, #12]
 80037c0:	e7e3      	b.n	800378a <__smakebuf_r+0xc>
 80037c2:	89a3      	ldrh	r3, [r4, #12]
 80037c4:	6020      	str	r0, [r4, #0]
 80037c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037ca:	81a3      	strh	r3, [r4, #12]
 80037cc:	9b00      	ldr	r3, [sp, #0]
 80037ce:	6120      	str	r0, [r4, #16]
 80037d0:	6163      	str	r3, [r4, #20]
 80037d2:	9b01      	ldr	r3, [sp, #4]
 80037d4:	b15b      	cbz	r3, 80037ee <__smakebuf_r+0x70>
 80037d6:	4630      	mov	r0, r6
 80037d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80037dc:	f000 f81e 	bl	800381c <_isatty_r>
 80037e0:	b128      	cbz	r0, 80037ee <__smakebuf_r+0x70>
 80037e2:	89a3      	ldrh	r3, [r4, #12]
 80037e4:	f023 0303 	bic.w	r3, r3, #3
 80037e8:	f043 0301 	orr.w	r3, r3, #1
 80037ec:	81a3      	strh	r3, [r4, #12]
 80037ee:	89a3      	ldrh	r3, [r4, #12]
 80037f0:	431d      	orrs	r5, r3
 80037f2:	81a5      	strh	r5, [r4, #12]
 80037f4:	e7cf      	b.n	8003796 <__smakebuf_r+0x18>
	...

080037f8 <_fstat_r>:
 80037f8:	b538      	push	{r3, r4, r5, lr}
 80037fa:	2300      	movs	r3, #0
 80037fc:	4d06      	ldr	r5, [pc, #24]	; (8003818 <_fstat_r+0x20>)
 80037fe:	4604      	mov	r4, r0
 8003800:	4608      	mov	r0, r1
 8003802:	4611      	mov	r1, r2
 8003804:	602b      	str	r3, [r5, #0]
 8003806:	f7fc ff70 	bl	80006ea <_fstat>
 800380a:	1c43      	adds	r3, r0, #1
 800380c:	d102      	bne.n	8003814 <_fstat_r+0x1c>
 800380e:	682b      	ldr	r3, [r5, #0]
 8003810:	b103      	cbz	r3, 8003814 <_fstat_r+0x1c>
 8003812:	6023      	str	r3, [r4, #0]
 8003814:	bd38      	pop	{r3, r4, r5, pc}
 8003816:	bf00      	nop
 8003818:	20000264 	.word	0x20000264

0800381c <_isatty_r>:
 800381c:	b538      	push	{r3, r4, r5, lr}
 800381e:	2300      	movs	r3, #0
 8003820:	4d05      	ldr	r5, [pc, #20]	; (8003838 <_isatty_r+0x1c>)
 8003822:	4604      	mov	r4, r0
 8003824:	4608      	mov	r0, r1
 8003826:	602b      	str	r3, [r5, #0]
 8003828:	f7fc ff6e 	bl	8000708 <_isatty>
 800382c:	1c43      	adds	r3, r0, #1
 800382e:	d102      	bne.n	8003836 <_isatty_r+0x1a>
 8003830:	682b      	ldr	r3, [r5, #0]
 8003832:	b103      	cbz	r3, 8003836 <_isatty_r+0x1a>
 8003834:	6023      	str	r3, [r4, #0]
 8003836:	bd38      	pop	{r3, r4, r5, pc}
 8003838:	20000264 	.word	0x20000264

0800383c <_init>:
 800383c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800383e:	bf00      	nop
 8003840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003842:	bc08      	pop	{r3}
 8003844:	469e      	mov	lr, r3
 8003846:	4770      	bx	lr

08003848 <_fini>:
 8003848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800384a:	bf00      	nop
 800384c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800384e:	bc08      	pop	{r3}
 8003850:	469e      	mov	lr, r3
 8003852:	4770      	bx	lr
