#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Nov 28 17:46:44 2020
# Process ID: 14272
# Current directory: F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7524 F:\Vivado\Downloads\activecore\designs\rtl\sigma\syn\syn_1stage\NEXYS4-DDR\NEXYS4_DDR.xpr
# Log file: F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/vivado.log
# Journal file: F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.xpr
INFO: [Project 1-313] Project file moved from 'D:/git_projects/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.svh', nor could it be found using path 'D:/git_projects/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.svh'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv', nor could it be found using path 'D:/git_projects/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.svh', nor could it be found using path 'D:/git_projects/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.svh'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog/riscv_6stage.svh', nor could it be found using path 'D:/git_projects/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog/riscv_6stage.svh'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog/riscv_2stage.svh', nor could it be found using path 'D:/git_projects/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog/riscv_2stage.svh'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog/riscv_3stage.svh', nor could it be found using path 'D:/git_projects/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog/riscv_3stage.svh'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Vivado/Downloads/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog/riscv_4stage.svh', nor could it be found using path 'D:/git_projects/activecore/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog/riscv_4stage.svh'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'sys_clk_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.ip_user_files', nor could it be found using path 'D:/git_projects/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/Vivado/2020.1/data/ip'.
INFO: [Project 1-230] Project 'NEXYS4_DDR.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1273.496 ; gain = 0.000
report_ip_status -name ip_status 
upgrade_ip -srcset sys_clk -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  sys_clk] -log ip_upgrade.log
Upgrading 'sys_clk'
INFO: [Project 1-386] Moving file 'F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk.xcix' from fileset 'sys_clk' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/NEXYS4_DDR.srcs/sources_1/ip/sys_clk/sys_clk.xci' from fileset 'sys_clk' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded sys_clk (Clocking Wizard 6.0) from revision 4 to revision 5
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sys_clk'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/Vivado/Downloads/activecore/designs/rtl/sigma/syn/syn_1stage/NEXYS4-DDR/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1273.496 ; gain = 0.000
export_ip_user_files -of_objects [get_ips sys_clk] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 29 15:02:12 2020...
