/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.06
Build    : 1.1.11
Hash     : 37add59
Date     : Jun 19 2024
Type     : Engineering
Log Time   : Wed Jun 19 13:24:14 2024 GMT
#Timing report of worst 48 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 6
# Timing Graph Levels: 10

#Path 1
Startpoint: counter_output[4].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : counter_output[5].D[0] (dffre at (3,4) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[4].C[0] (dffre at (3,4))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[4].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1050$abc$916$li05_li05.in[3] (.names at (3,4))                                  0.000     0.874
| (primitive '.names' combinational delay)                                           0.017     0.892
$abc$1050$abc$916$li05_li05.out[0] (.names at (3,4))                                 0.000     0.892
| (intra 'clb' routing)                                                              0.000     0.892
counter_output[5].D[0] (dffre at (3,4))                                                0.000     0.892
data arrival time                                                                              0.892

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[5].C[0] (dffre at (3,4))                                                0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.892
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.141


#Path 2
Startpoint: counter_output[9].Q[0] (dffre at (3,5) clocked by clock0)
Endpoint  : counter_output[9].D[0] (dffre at (3,5) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[9].C[0] (dffre at (3,5))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[9].Q[0] (dffre at (3,5)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1050$abc$916$li09_li09.in[1] (.names at (3,5))                                  0.000     0.874
| (primitive '.names' combinational delay)                                           0.039     0.913
$abc$1050$abc$916$li09_li09.out[0] (.names at (3,5))                                 0.000     0.913
| (intra 'clb' routing)                                                              0.000     0.913
counter_output[9].D[0] (dffre at (3,5))                                                0.000     0.913
data arrival time                                                                              0.913

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[9].C[0] (dffre at (3,5))                                                0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.913
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.162


#Path 3
Startpoint: counter_output[6].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : counter_output[7].D[0] (dffre at (3,4) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[6].C[0] (dffre at (3,4))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[6].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1050$abc$916$li07_li07.in[3] (.names at (3,4))                                  0.000     0.874
| (primitive '.names' combinational delay)                                           0.039     0.913
$abc$1050$abc$916$li07_li07.out[0] (.names at (3,4))                                 0.000     0.913
| (intra 'clb' routing)                                                              0.000     0.913
counter_output[7].D[0] (dffre at (3,4))                                                0.000     0.913
data arrival time                                                                              0.913

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[7].C[0] (dffre at (3,4))                                                0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.913
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.162


#Path 4
Startpoint: counter_output[2].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : counter_output[2].D[0] (dffre at (3,4) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[2].C[0] (dffre at (3,4))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[2].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1050$abc$916$li02_li02.in[2] (.names at (3,4))                                  0.000     0.874
| (primitive '.names' combinational delay)                                           0.039     0.913
$abc$1050$abc$916$li02_li02.out[0] (.names at (3,4))                                 0.000     0.913
| (intra 'clb' routing)                                                              0.000     0.913
counter_output[2].D[0] (dffre at (3,4))                                                0.000     0.913
data arrival time                                                                              0.913

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[2].C[0] (dffre at (3,4))                                                0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.913
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.162


#Path 5
Startpoint: counter_output[14].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[14].D[0] (dffre at (8,4) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[14].C[0] (dffre at (8,4))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[14].Q[0] (dffre at (8,4)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1050$abc$916$li14_li14.in[1] (.names at (8,4))                                  0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$1050$abc$916$li14_li14.out[0] (.names at (8,4))                                 0.000     0.939
| (intra 'clb' routing)                                                              0.000     0.939
counter_output[14].D[0] (dffre at (8,4))                                               0.000     0.939
data arrival time                                                                              0.939

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[14].C[0] (dffre at (8,4))                                               0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.939
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.188


#Path 6
Startpoint: counter_output[13].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[13].D[0] (dffre at (8,4) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[13].C[0] (dffre at (8,4))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[13].Q[0] (dffre at (8,4)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1050$abc$916$li13_li13.in[1] (.names at (8,4))                                  0.000     0.874
| (primitive '.names' combinational delay)                                           0.076     0.951
$abc$1050$abc$916$li13_li13.out[0] (.names at (8,4))                                 0.000     0.951
| (intra 'clb' routing)                                                              0.000     0.951
counter_output[13].D[0] (dffre at (8,4))                                               0.000     0.951
data arrival time                                                                              0.951

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[13].C[0] (dffre at (8,4))                                               0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.951
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.200


#Path 7
Startpoint: counter_output[11].Q[0] (dffre at (3,5) clocked by clock0)
Endpoint  : counter_output[11].D[0] (dffre at (3,5) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[11].C[0] (dffre at (3,5))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[11].Q[0] (dffre at (3,5)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1050$abc$916$li11_li11.in[1] (.names at (3,5))                                  0.000     0.874
| (primitive '.names' combinational delay)                                           0.076     0.951
$abc$1050$abc$916$li11_li11.out[0] (.names at (3,5))                                 0.000     0.951
| (intra 'clb' routing)                                                              0.000     0.951
counter_output[11].D[0] (dffre at (3,5))                                               0.000     0.951
data arrival time                                                                              0.951

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[11].C[0] (dffre at (3,5))                                               0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.951
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.200


#Path 8
Startpoint: counter_output[8].Q[0] (dffre at (3,5) clocked by clock0)
Endpoint  : counter_output[8].D[0] (dffre at (3,5) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[8].C[0] (dffre at (3,5))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[8].Q[0] (dffre at (3,5)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1050$abc$916$li08_li08.in[2] (.names at (3,5))                                  0.000     0.874
| (primitive '.names' combinational delay)                                           0.099     0.973
$abc$1050$abc$916$li08_li08.out[0] (.names at (3,5))                                 0.000     0.973
| (intra 'clb' routing)                                                              0.000     0.973
counter_output[8].D[0] (dffre at (3,5))                                                0.000     0.973
data arrival time                                                                              0.973

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[8].C[0] (dffre at (3,5))                                                0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.973
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.223


#Path 9
Startpoint: counter_output[1].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : counter_output[1].D[0] (dffre at (3,4) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[1].C[0] (dffre at (3,4))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[1].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1050$abc$916$li01_li01.in[1] (.names at (3,4))                                  0.000     0.874
| (primitive '.names' combinational delay)                                           0.099     0.973
$abc$1050$abc$916$li01_li01.out[0] (.names at (3,4))                                 0.000     0.973
| (intra 'clb' routing)                                                              0.000     0.973
counter_output[1].D[0] (dffre at (3,4))                                                0.000     0.973
data arrival time                                                                              0.973

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[1].C[0] (dffre at (3,4))                                                0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              0.973
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.223


#Path 10
Startpoint: counter_output[15].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[15].D[0] (dffre at (8,4) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[15].C[0] (dffre at (8,4))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[15].Q[0] (dffre at (8,4)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1050$abc$916$li15_li15.in[1] (.names at (8,4))                                  0.000     0.874
| (primitive '.names' combinational delay)                                           0.144     1.018
$abc$1050$abc$916$li15_li15.out[0] (.names at (8,4))                                 0.000     1.018
| (intra 'clb' routing)                                                              0.000     1.018
counter_output[15].D[0] (dffre at (8,4))                                               0.000     1.018
data arrival time                                                                              1.018

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[15].C[0] (dffre at (8,4))                                               0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.018
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.267


#Path 11
Startpoint: counter_output[12].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[12].D[0] (dffre at (8,4) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[12].C[0] (dffre at (8,4))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[12].Q[0] (dffre at (8,4)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1050$abc$916$li12_li12.in[2] (.names at (8,4))                                  0.000     0.874
| (primitive '.names' combinational delay)                                           0.144     1.018
$abc$1050$abc$916$li12_li12.out[0] (.names at (8,4))                                 0.000     1.018
| (intra 'clb' routing)                                                              0.000     1.018
counter_output[12].D[0] (dffre at (8,4))                                               0.000     1.018
data arrival time                                                                              1.018

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[12].C[0] (dffre at (8,4))                                               0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.018
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.267


#Path 12
Startpoint: counter_output[10].Q[0] (dffre at (3,5) clocked by clock0)
Endpoint  : counter_output[10].D[0] (dffre at (3,5) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[10].C[0] (dffre at (3,5))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[10].Q[0] (dffre at (3,5)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$1050$abc$916$li10_li10.in[2] (.names at (3,5))                                  0.000     0.874
| (primitive '.names' combinational delay)                                           0.154     1.029
$abc$1050$abc$916$li10_li10.out[0] (.names at (3,5))                                 0.000     1.029
| (intra 'clb' routing)                                                              0.000     1.029
counter_output[10].D[0] (dffre at (3,5))                                               0.000     1.029
data arrival time                                                                              1.029

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[10].C[0] (dffre at (3,5))                                               0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.029
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.278


#Path 13
Startpoint: counter_output[2].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : counter_output[3].D[0] (dffre at (3,4) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[2].C[0] (dffre at (3,4))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[2].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$2319$new_new_n69__.in[1] (.names at (3,4))                                      0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$2319$new_new_n69__.out[0] (.names at (3,4))                                     0.000     0.939
| (intra 'clb' routing)                                                              0.066     1.006
$abc$1050$abc$916$li03_li03.in[2] (.names at (3,4))                                  0.000     1.006
| (primitive '.names' combinational delay)                                           0.144     1.149
$abc$1050$abc$916$li03_li03.out[0] (.names at (3,4))                                 0.000     1.149
| (intra 'clb' routing)                                                              0.000     1.149
counter_output[3].D[0] (dffre at (3,4))                                                0.000     1.149
data arrival time                                                                              1.149

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[3].C[0] (dffre at (3,4))                                                0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.149
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.398


#Path 14
Startpoint: counter_output[2].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : counter_output[4].D[0] (dffre at (3,4) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[2].C[0] (dffre at (3,4))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[2].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$2319$new_new_n55__.in[2] (.names at (3,4))                                      0.000     0.874
| (primitive '.names' combinational delay)                                           0.065     0.939
$abc$2319$new_new_n55__.out[0] (.names at (3,4))                                     0.000     0.939
| (intra 'clb' routing)                                                              0.066     1.006
$abc$1050$abc$916$li04_li04.in[1] (.names at (3,4))                                  0.000     1.006
| (primitive '.names' combinational delay)                                           0.144     1.149
$abc$1050$abc$916$li04_li04.out[0] (.names at (3,4))                                 0.000     1.149
| (intra 'clb' routing)                                                              0.000     1.149
counter_output[4].D[0] (dffre at (3,4))                                                0.000     1.149
data arrival time                                                                              1.149

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[4].C[0] (dffre at (3,4))                                                0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.149
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.398


#Path 15
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : counter_output[0].D[0] (dffre at (8,4) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     0.808
| (CHANY:111909 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     0.869
| (IPIN:46990 side: (RIGHT,) (8,4,0)0))                                              0.101     0.970
| (intra 'clb' routing)                                                              0.066     1.036
$abc$1050$abc$916$li00_li00.in[1] (.names at (8,4))                                  0.000     1.036
| (primitive '.names' combinational delay)                                           0.144     1.180
$abc$1050$abc$916$li00_li00.out[0] (.names at (8,4))                                 0.000     1.180
| (intra 'clb' routing)                                                              0.000     1.180
counter_output[0].D[0] (dffre at (8,4))                                                0.000     1.180
data arrival time                                                                              1.180

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.180
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.429


#Path 16
Startpoint: counter_output[5].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : counter_output[6].D[0] (dffre at (3,4) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[5].C[0] (dffre at (3,4))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[5].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.066     0.874
$abc$2319$new_new_n73__.in[4] (.names at (3,4))                                      0.000     0.874
| (primitive '.names' combinational delay)                                           0.154     1.029
$abc$2319$new_new_n73__.out[0] (.names at (3,4))                                     0.000     1.029
| (intra 'clb' routing)                                                              0.000     1.029
| (OPIN:46476 side: (TOP,) (3,4,0)0))                                                0.000     1.029
| (CHANX:103288 L1 length:1 (3,4,0)-> (3,4,0))                                       0.061     1.090
| (IPIN:46519 side: (TOP,) (3,4,0)0))                                                0.101     1.190
| (intra 'clb' routing)                                                              0.066     1.257
$abc$1050$abc$916$li06_li06.in[2] (.names at (3,4))                                  0.000     1.257
| (primitive '.names' combinational delay)                                           0.099     1.356
$abc$1050$abc$916$li06_li06.out[0] (.names at (3,4))                                 0.000     1.356
| (intra 'clb' routing)                                                              0.000     1.356
counter_output[6].D[0] (dffre at (3,4))                                                0.000     1.356
data arrival time                                                                              1.356

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[6].C[0] (dffre at (3,4))                                                0.000     0.779
clock uncertainty                                                                    0.000     0.779
cell hold time                                                                      -0.028     0.751
data required time                                                                             0.751
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.751
data arrival time                                                                              1.356
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    0.605


#Path 17
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[8].R[0] (dffre at (3,5) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.840
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.901
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.020
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.139
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.258
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.319
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.419
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.486
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.486
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     1.587
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.587
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.587
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.587
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.706
| (IPIN:53189 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.101     1.806
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.873
counter_output[8].R[0] (dffre at (3,5))                                                                                                                                                                                                                        0.000     1.873
data arrival time                                                                                                                                                                                                                                                      1.873

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
counter_output[8].C[0] (dffre at (3,5))                                                                                                                                                                                                                        0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      1.873
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.122


#Path 18
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[11].R[0] (dffre at (3,5) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.840
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.901
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.020
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.139
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.258
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.319
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.419
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.486
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.486
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     1.587
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.587
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.587
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.587
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.706
| (IPIN:53189 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.101     1.806
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.873
counter_output[11].R[0] (dffre at (3,5))                                                                                                                                                                                                                       0.000     1.873
data arrival time                                                                                                                                                                                                                                                      1.873

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
counter_output[11].C[0] (dffre at (3,5))                                                                                                                                                                                                                       0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      1.873
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.122


#Path 19
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[10].R[0] (dffre at (3,5) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.840
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.901
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.020
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.139
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.258
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.319
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.419
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.486
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.486
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     1.587
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.587
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.587
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.587
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.706
| (IPIN:53189 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.101     1.806
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.873
counter_output[10].R[0] (dffre at (3,5))                                                                                                                                                                                                                       0.000     1.873
data arrival time                                                                                                                                                                                                                                                      1.873

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
counter_output[10].C[0] (dffre at (3,5))                                                                                                                                                                                                                       0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      1.873
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.122


#Path 20
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[9].R[0] (dffre at (3,5) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.840
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.901
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.020
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.139
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.258
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.319
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.419
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.486
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.486
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     1.587
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.587
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.587
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.587
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.706
| (IPIN:53189 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.101     1.806
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.873
counter_output[9].R[0] (dffre at (3,5))                                                                                                                                                                                                                        0.000     1.873
data arrival time                                                                                                                                                                                                                                                      1.873

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
counter_output[9].C[0] (dffre at (3,5))                                                                                                                                                                                                                        0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      1.873
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.122


#Path 21
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[5].R[0] (dffre at (3,4) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.840
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.901
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.020
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.139
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.258
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.319
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.419
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.486
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.486
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     1.587
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.587
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.587
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.587
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.706
| (CHANY:110133 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                               0.061     1.767
| (CHANX:103277 L4 length:4 (5,4,0)-> (2,4,0))                                                                                                                                                                                                               0.119     1.886
| (IPIN:46525 side: (TOP,) (3,4,0)0))                                                                                                                                                                                                                        0.101     1.986
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     2.053
counter_output[5].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     2.053
data arrival time                                                                                                                                                                                                                                                      2.053

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
counter_output[5].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      2.053
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.302


#Path 22
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[0].R[0] (dffre at (8,4) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.840
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.901
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.020
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.139
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.258
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.319
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.419
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.486
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.486
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     1.587
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.587
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.587
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.587
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.706
| (CHANY:110767 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                               0.061     1.767
| (CHANX:103568 L4 length:4 (7,4,0)-> (10,4,0))                                                                                                                                                                                                              0.119     1.886
| (IPIN:46977 side: (TOP,) (8,4,0)0))                                                                                                                                                                                                                        0.101     1.986
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     2.053
counter_output[0].R[0] (dffre at (8,4))                                                                                                                                                                                                                        0.000     2.053
data arrival time                                                                                                                                                                                                                                                      2.053

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
counter_output[0].C[0] (dffre at (8,4))                                                                                                                                                                                                                        0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      2.053
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.302


#Path 23
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[15].R[0] (dffre at (8,4) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.840
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.901
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.020
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.139
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.258
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.319
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.419
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.486
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.486
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     1.587
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.587
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.587
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.587
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.706
| (CHANY:110767 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                               0.061     1.767
| (CHANX:103568 L4 length:4 (7,4,0)-> (10,4,0))                                                                                                                                                                                                              0.119     1.886
| (IPIN:46977 side: (TOP,) (8,4,0)0))                                                                                                                                                                                                                        0.101     1.986
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     2.053
counter_output[15].R[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     2.053
data arrival time                                                                                                                                                                                                                                                      2.053

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
counter_output[15].C[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      2.053
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.302


#Path 24
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[14].R[0] (dffre at (8,4) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.840
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.901
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.020
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.139
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.258
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.319
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.419
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.486
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.486
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     1.587
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.587
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.587
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.587
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.706
| (CHANY:110767 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                               0.061     1.767
| (CHANX:103568 L4 length:4 (7,4,0)-> (10,4,0))                                                                                                                                                                                                              0.119     1.886
| (IPIN:46977 side: (TOP,) (8,4,0)0))                                                                                                                                                                                                                        0.101     1.986
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     2.053
counter_output[14].R[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     2.053
data arrival time                                                                                                                                                                                                                                                      2.053

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
counter_output[14].C[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      2.053
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.302


#Path 25
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[13].R[0] (dffre at (8,4) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.840
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.901
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.020
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.139
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.258
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.319
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.419
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.486
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.486
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     1.587
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.587
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.587
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.587
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.706
| (CHANY:110767 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                               0.061     1.767
| (CHANX:103568 L4 length:4 (7,4,0)-> (10,4,0))                                                                                                                                                                                                              0.119     1.886
| (IPIN:46977 side: (TOP,) (8,4,0)0))                                                                                                                                                                                                                        0.101     1.986
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     2.053
counter_output[13].R[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     2.053
data arrival time                                                                                                                                                                                                                                                      2.053

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
counter_output[13].C[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      2.053
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.302


#Path 26
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[12].R[0] (dffre at (8,4) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.840
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.901
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.020
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.139
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.258
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.319
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.419
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.486
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.486
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     1.587
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.587
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.587
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.587
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.706
| (CHANY:110767 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                               0.061     1.767
| (CHANX:103568 L4 length:4 (7,4,0)-> (10,4,0))                                                                                                                                                                                                              0.119     1.886
| (IPIN:46977 side: (TOP,) (8,4,0)0))                                                                                                                                                                                                                        0.101     1.986
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     2.053
counter_output[12].R[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     2.053
data arrival time                                                                                                                                                                                                                                                      2.053

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
counter_output[12].C[0] (dffre at (8,4))                                                                                                                                                                                                                       0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      2.053
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.302


#Path 27
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[1].R[0] (dffre at (3,4) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.840
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.901
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.020
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.139
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.258
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.319
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.419
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.486
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.486
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     1.587
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.587
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.587
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.587
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.706
| (CHANY:110133 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                               0.061     1.767
| (CHANX:103277 L4 length:4 (5,4,0)-> (2,4,0))                                                                                                                                                                                                               0.119     1.886
| (IPIN:46525 side: (TOP,) (3,4,0)0))                                                                                                                                                                                                                        0.101     1.986
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     2.053
counter_output[1].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     2.053
data arrival time                                                                                                                                                                                                                                                      2.053

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
counter_output[1].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      2.053
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.302


#Path 28
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[2].R[0] (dffre at (3,4) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.840
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.901
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.020
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.139
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.258
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.319
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.419
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.486
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.486
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     1.587
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.587
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.587
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.587
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.706
| (CHANY:110133 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                               0.061     1.767
| (CHANX:103277 L4 length:4 (5,4,0)-> (2,4,0))                                                                                                                                                                                                               0.119     1.886
| (IPIN:46525 side: (TOP,) (3,4,0)0))                                                                                                                                                                                                                        0.101     1.986
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     2.053
counter_output[2].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     2.053
data arrival time                                                                                                                                                                                                                                                      2.053

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
counter_output[2].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      2.053
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.302


#Path 29
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[3].R[0] (dffre at (3,4) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.840
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.901
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.020
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.139
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.258
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.319
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.419
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.486
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.486
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     1.587
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.587
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.587
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.587
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.706
| (CHANY:110133 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                               0.061     1.767
| (CHANX:103277 L4 length:4 (5,4,0)-> (2,4,0))                                                                                                                                                                                                               0.119     1.886
| (IPIN:46525 side: (TOP,) (3,4,0)0))                                                                                                                                                                                                                        0.101     1.986
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     2.053
counter_output[3].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     2.053
data arrival time                                                                                                                                                                                                                                                      2.053

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
counter_output[3].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      2.053
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.302


#Path 30
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[4].R[0] (dffre at (3,4) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.840
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.901
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.020
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.139
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.258
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.319
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.419
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.486
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.486
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     1.587
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.587
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.587
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.587
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.706
| (CHANY:110133 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                               0.061     1.767
| (CHANX:103277 L4 length:4 (5,4,0)-> (2,4,0))                                                                                                                                                                                                               0.119     1.886
| (IPIN:46525 side: (TOP,) (3,4,0)0))                                                                                                                                                                                                                        0.101     1.986
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     2.053
counter_output[4].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     2.053
data arrival time                                                                                                                                                                                                                                                      2.053

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
counter_output[4].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      2.053
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.302


#Path 31
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[7].R[0] (dffre at (3,4) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.840
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.901
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.020
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.139
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.258
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.319
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.419
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.486
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.486
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     1.587
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.587
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.587
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.587
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.706
| (CHANY:110133 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                               0.061     1.767
| (CHANX:103277 L4 length:4 (5,4,0)-> (2,4,0))                                                                                                                                                                                                               0.119     1.886
| (IPIN:46525 side: (TOP,) (3,4,0)0))                                                                                                                                                                                                                        0.101     1.986
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     2.053
counter_output[7].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     2.053
data arrival time                                                                                                                                                                                                                                                      2.053

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
counter_output[7].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      2.053
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.302


#Path 32
Startpoint: reset.inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : counter_output[6].R[0] (dffre at (3,4) clocked by clock0)
Path Type : hold

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         0.000     0.000
reset.inpad[0] (.input at (10,5))                                                                                                                                                                                                                  0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (OPIN:56558 side: (RIGHT,) (10,5,0)0))                                                                                                                                                                                                                     0.000     0.779
| (CHANY:113180 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.840
| (CHANX:104479 L1 length:1 (10,5,0)-> (10,5,0))                                                                                                                                                                                                             0.061     0.901
| (CHANY:112415 L4 length:4 (9,5,0)-> (9,2,0))                                                                                                                                                                                                               0.119     1.020
| (CHANX:103515 L4 length:4 (9,4,0)-> (6,4,0))                                                                                                                                                                                                               0.119     1.139
| (CHANX:103315 L4 length:4 (6,4,0)-> (3,4,0))                                                                                                                                                                                                               0.119     1.258
| (CHANY:108922 L1 length:1 (3,5,0)-> (3,5,0))                                                                                                                                                                                                               0.061     1.319
| (IPIN:53198 side: (RIGHT,) (3,5,0)0))                                                                                                                                                                                                                      0.101     1.419
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     1.486
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.in[0] (.names at (3,5))                        0.000     1.486
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.101     1.587
$abc$2319$techmap$techmap2210$abc$916$auto$blifparse.cc:377:parse_blif$932.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/06_19_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$1153_Y.out[0] (.names at (3,5))                       0.000     1.587
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     1.587
| (OPIN:53138 side: (TOP,) (3,5,0)0))                                                                                                                                                                                                                        0.000     1.587
| (CHANX:104048 L4 length:4 (3,5,0)-> (6,5,0))                                                                                                                                                                                                               0.119     1.706
| (CHANY:110133 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                               0.061     1.767
| (CHANX:103277 L4 length:4 (5,4,0)-> (2,4,0))                                                                                                                                                                                                               0.119     1.886
| (IPIN:46525 side: (TOP,) (3,4,0)0))                                                                                                                                                                                                                        0.101     1.986
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.066     2.053
counter_output[6].R[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     2.053
data arrival time                                                                                                                                                                                                                                                      2.053

clock clock0 (rise edge)                                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,2))                                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                                                           0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     0.779
counter_output[6].C[0] (dffre at (3,4))                                                                                                                                                                                                                        0.000     0.779
clock uncertainty                                                                                                                                                                                                                                            0.000     0.779
cell hold time                                                                                                                                                                                                                                              -0.028     0.751
data required time                                                                                                                                                                                                                                                     0.751
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    -0.751
data arrival time                                                                                                                                                                                                                                                      2.053
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            1.302


#Path 33
Startpoint: counter_output[5].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[5].outpad[0] (.output at (1,5) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[5].C[0] (dffre at (3,4))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[5].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:46473 side: (TOP,) (3,4,0)0))                                                0.000     0.808
| (CHANX:103101 L4 length:3 (3,4,0)-> (1,4,0))                                       0.119     0.927
| (CHANY:107704 L1 length:1 (1,5,0)-> (1,5,0))                                       0.061     0.988
| (IPIN:51692 side: (RIGHT,) (1,5,0)0))                                              0.101     1.089
| (intra 'io' routing)                                                               0.516     1.604
out:counter_output[5].outpad[0] (.output at (1,5))                                     0.000     1.604
data arrival time                                                                              1.604

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              1.604
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.604


#Path 34
Startpoint: counter_output[10].Q[0] (dffre at (3,5) clocked by clock0)
Endpoint  : out:counter_output[10].outpad[0] (.output at (1,8) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[10].C[0] (dffre at (3,5))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[10].Q[0] (dffre at (3,5)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:53139 side: (TOP,) (3,5,0)0))                                                0.000     0.808
| (CHANX:103901 L4 length:3 (3,5,0)-> (1,5,0))                                       0.119     0.927
| (CHANY:107816 L4 length:3 (1,6,0)-> (1,8,0))                                       0.119     1.046
| (IPIN:72962 side: (RIGHT,) (1,8,0)0))                                              0.101     1.147
| (intra 'io' routing)                                                               0.516     1.662
out:counter_output[10].outpad[0] (.output at (1,8))                                    0.000     1.662
data arrival time                                                                              1.662

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              1.662
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.662


#Path 35
Startpoint: counter_output[1].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[1].outpad[0] (.output at (1,3) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[1].C[0] (dffre at (3,4))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[1].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:46484 side: (RIGHT,) (3,4,0)0))                                              0.000     0.808
| (CHANY:108663 L4 length:4 (3,4,0)-> (3,1,0))                                       0.119     0.927
| (CHANX:102421 L4 length:3 (3,3,0)-> (1,3,0))                                       0.119     1.046
| (CHANY:107453 L4 length:3 (1,3,0)-> (1,1,0))                                       0.119     1.165
| (IPIN:38360 side: (RIGHT,) (1,3,0)0))                                              0.101     1.266
| (intra 'io' routing)                                                               0.516     1.781
out:counter_output[1].outpad[0] (.output at (1,3))                                     0.000     1.781
data arrival time                                                                              1.781

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              1.781
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.781


#Path 36
Startpoint: counter_output[2].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[2].outpad[0] (.output at (1,4) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[2].C[0] (dffre at (3,4))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[2].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:46491 side: (RIGHT,) (3,4,0)0))                                              0.000     0.808
| (CHANY:108655 L4 length:4 (3,4,0)-> (3,1,0))                                       0.119     0.927
| (CHANX:100941 L4 length:3 (3,1,0)-> (1,1,0))                                       0.119     1.046
| (CHANY:107548 L4 length:4 (1,2,0)-> (1,5,0))                                       0.119     1.165
| (IPIN:45040 side: (RIGHT,) (1,4,0)0))                                              0.101     1.266
| (intra 'io' routing)                                                               0.516     1.781
out:counter_output[2].outpad[0] (.output at (1,4))                                     0.000     1.781
data arrival time                                                                              1.781

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              1.781
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.781


#Path 37
Startpoint: counter_output[9].Q[0] (dffre at (3,5) clocked by clock0)
Endpoint  : out:counter_output[9].outpad[0] (.output at (1,7) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[9].C[0] (dffre at (3,5))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[9].Q[0] (dffre at (3,5)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:53157 side: (RIGHT,) (3,5,0)0))                                              0.000     0.808
| (CHANY:108958 L4 length:4 (3,5,0)-> (3,8,0))                                       0.119     0.927
| (CHANX:104613 L4 length:3 (3,6,0)-> (1,6,0))                                       0.119     1.046
| (CHANY:107862 L4 length:2 (1,7,0)-> (1,8,0))                                       0.119     1.165
| (IPIN:66282 side: (RIGHT,) (1,7,0)0))                                              0.101     1.266
| (intra 'io' routing)                                                               0.516     1.781
out:counter_output[9].outpad[0] (.output at (1,7))                                     0.000     1.781
data arrival time                                                                              1.781

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              1.781
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.781


#Path 38
Startpoint: counter_output[12].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : out:counter_output[12].outpad[0] (.output at (10,2) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[12].C[0] (dffre at (8,4))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[12].Q[0] (dffre at (8,4)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:46929 side: (TOP,) (8,4,0)0))                                                0.000     0.808
| (CHANX:103609 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     0.869
| (CHANY:111350 L1 length:1 (7,5,0)-> (7,5,0))                                       0.061     0.930
| (CHANX:104390 L4 length:3 (8,5,0)-> (10,5,0))                                      0.119     1.049
| (CHANY:113035 L4 length:4 (10,5,0)-> (10,2,0))                                     0.119     1.168
| (IPIN:35499 side: (RIGHT,) (10,2,0)0))                                             0.101     1.269
| (intra 'io' routing)                                                               0.516     1.784
out:counter_output[12].outpad[0] (.output at (10,2))                                   0.000     1.784
data arrival time                                                                              1.784

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              1.784
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.784


#Path 39
Startpoint: counter_output[14].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : out:counter_output[14].outpad[0] (.output at (10,3) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[14].C[0] (dffre at (8,4))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[14].Q[0] (dffre at (8,4)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:46943 side: (RIGHT,) (8,4,0)0))                                              0.000     0.808
| (CHANY:111901 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     0.869
| (CHANX:102942 L1 length:1 (9,3,0)-> (9,3,0))                                       0.061     0.930
| (CHANY:112445 L1 length:1 (9,3,0)-> (9,3,0))                                       0.061     0.991
| (CHANX:102270 L1 length:1 (10,2,0)-> (10,2,0))                                     0.061     1.052
| (CHANY:113090 L4 length:4 (10,3,0)-> (10,6,0))                                     0.119     1.171
| (IPIN:42146 side: (RIGHT,) (10,3,0)0))                                             0.101     1.272
| (intra 'io' routing)                                                               0.516     1.787
out:counter_output[14].outpad[0] (.output at (10,3))                                   0.000     1.787
data arrival time                                                                              1.787

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              1.787
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.787


#Path 40
Startpoint: counter_output[13].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : out:counter_output[13].outpad[0] (.output at (10,3) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[13].C[0] (dffre at (8,4))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[13].Q[0] (dffre at (8,4)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:46935 side: (TOP,) (8,4,0)0))                                                0.000     0.808
| (CHANX:103620 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     0.869
| (CHANY:111996 L4 length:4 (8,5,0)-> (8,8,0))                                       0.119     0.988
| (CHANX:104436 L4 length:2 (9,5,0)-> (10,5,0))                                      0.119     1.107
| (CHANY:113025 L4 length:4 (10,5,0)-> (10,2,0))                                     0.119     1.226
| (IPIN:42160 side: (RIGHT,) (10,3,0)0))                                             0.101     1.326
| (intra 'io' routing)                                                               0.516     1.842
out:counter_output[13].outpad[0] (.output at (10,3))                                   0.000     1.842
data arrival time                                                                              1.842

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              1.842
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.842


#Path 41
Startpoint: counter_output[8].Q[0] (dffre at (3,5) clocked by clock0)
Endpoint  : out:counter_output[8].outpad[0] (.output at (1,7) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[8].C[0] (dffre at (3,5))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[8].Q[0] (dffre at (3,5)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:53150 side: (RIGHT,) (3,5,0)0))                                              0.000     0.808
| (CHANY:108960 L4 length:4 (3,5,0)-> (3,8,0))                                       0.119     0.927
| (CHANY:109090 L4 length:2 (3,7,0)-> (3,8,0))                                       0.119     1.046
| (CHANX:105389 L4 length:3 (3,7,0)-> (1,7,0))                                       0.119     1.165
| (CHANY:107829 L1 length:1 (1,7,0)-> (1,7,0))                                       0.061     1.226
| (IPIN:66296 side: (RIGHT,) (1,7,0)0))                                              0.101     1.326
| (intra 'io' routing)                                                               0.516     1.842
out:counter_output[8].outpad[0] (.output at (1,7))                                     0.000     1.842
data arrival time                                                                              1.842

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              1.842
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.842


#Path 42
Startpoint: counter_output[4].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[4].outpad[0] (.output at (1,5) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[4].C[0] (dffre at (3,4))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[4].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:46494 side: (RIGHT,) (3,4,0)0))                                              0.000     0.808
| (CHANY:108869 L1 length:1 (3,4,0)-> (3,4,0))                                       0.061     0.869
| (CHANX:102630 L1 length:1 (4,3,0)-> (4,3,0))                                       0.061     0.930
| (CHANY:109498 L4 length:4 (4,4,0)-> (4,7,0))                                       0.119     1.049
| (CHANX:103831 L4 length:4 (4,5,0)-> (1,5,0))                                       0.119     1.168
| (CHANY:107701 L1 length:1 (1,5,0)-> (1,5,0))                                       0.061     1.229
| (IPIN:51706 side: (RIGHT,) (1,5,0)0))                                              0.101     1.330
| (intra 'io' routing)                                                               0.516     1.845
out:counter_output[4].outpad[0] (.output at (1,5))                                    -0.000     1.845
data arrival time                                                                              1.845

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              1.845
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.845


#Path 43
Startpoint: counter_output[7].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[7].outpad[0] (.output at (1,6) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[7].C[0] (dffre at (3,4))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[7].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:46482 side: (TOP,) (3,4,0)0))                                                0.000     0.808
| (CHANX:103300 L1 length:1 (3,4,0)-> (3,4,0))                                       0.061     0.869
| (CHANY:108867 L1 length:1 (3,4,0)-> (3,4,0))                                       0.061     0.930
| (CHANX:102413 L4 length:3 (3,3,0)-> (1,3,0))                                       0.119     1.049
| (CHANY:107676 L4 length:4 (1,4,0)-> (1,7,0))                                       0.119     1.168
| (CHANY:107798 L4 length:3 (1,6,0)-> (1,8,0))                                       0.119     1.287
| (IPIN:59616 side: (RIGHT,) (1,6,0)0))                                              0.101     1.387
| (intra 'io' routing)                                                               0.516     1.903
out:counter_output[7].outpad[0] (.output at (1,6))                                     0.000     1.903
data arrival time                                                                              1.903

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              1.903
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.903


#Path 44
Startpoint: counter_output[3].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[3].outpad[0] (.output at (1,4) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[3].C[0] (dffre at (3,4))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[3].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:46487 side: (RIGHT,) (3,4,0)0))                                              0.000     0.808
| (CHANY:108886 L4 length:4 (3,4,0)-> (3,7,0))                                       0.119     0.927
| (CHANX:104100 L1 length:1 (4,5,0)-> (4,5,0))                                       0.061     0.988
| (CHANY:109539 L1 length:1 (4,5,0)-> (4,5,0))                                       0.061     1.049
| (CHANX:103151 L4 length:4 (4,4,0)-> (1,4,0))                                       0.119     1.168
| (CHANY:107439 L4 length:4 (1,4,0)-> (1,1,0))                                       0.119     1.287
| (IPIN:45026 side: (RIGHT,) (1,4,0)0))                                              0.101     1.387
| (intra 'io' routing)                                                               0.516     1.903
out:counter_output[3].outpad[0] (.output at (1,4))                                     0.000     1.903
data arrival time                                                                              1.903

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              1.903
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.903


#Path 45
Startpoint: counter_output[15].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : out:counter_output[15].outpad[0] (.output at (10,4) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[15].C[0] (dffre at (8,4))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[15].Q[0] (dffre at (8,4)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:46931 side: (TOP,) (8,4,0)0))                                                0.000     0.808
| (CHANX:103612 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     0.869
| (CHANY:111899 L1 length:1 (8,4,0)-> (8,4,0))                                       0.061     0.930
| (CHANX:102727 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.049
| (CHANY:110676 L1 length:1 (6,4,0)-> (6,4,0))                                       0.061     1.110
| (CHANX:103592 L4 length:4 (7,4,0)-> (10,4,0))                                      0.119     1.229
| (CHANY:113109 L1 length:1 (10,4,0)-> (10,4,0))                                     0.061     1.290
| (IPIN:48826 side: (RIGHT,) (10,4,0)0))                                             0.101     1.390
| (intra 'io' routing)                                                               0.516     1.906
out:counter_output[15].outpad[0] (.output at (10,4))                                   0.000     1.906
data arrival time                                                                              1.906

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              1.906
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.906


#Path 46
Startpoint: counter_output[6].Q[0] (dffre at (3,4) clocked by clock0)
Endpoint  : out:counter_output[6].outpad[0] (.output at (1,6) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[6].C[0] (dffre at (3,4))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[6].Q[0] (dffre at (3,4)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:46488 side: (RIGHT,) (3,4,0)0))                                              0.000     0.808
| (CHANY:108904 L4 length:4 (3,4,0)-> (3,7,0))                                       0.119     0.927
| (CHANX:104765 L1 length:1 (3,6,0)-> (3,6,0))                                       0.061     0.988
| (CHANY:108225 L4 length:4 (2,6,0)-> (2,3,0))                                       0.119     1.107
| (CHANX:102435 L4 length:2 (2,3,0)-> (1,3,0))                                       0.119     1.226
| (CHANY:107692 L4 length:4 (1,4,0)-> (1,7,0))                                       0.119     1.345
| (IPIN:59630 side: (RIGHT,) (1,6,0)0))                                              0.101     1.445
| (intra 'io' routing)                                                               0.516     1.961
out:counter_output[6].outpad[0] (.output at (1,6))                                     0.000     1.961
data arrival time                                                                              1.961

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              1.961
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    1.961


#Path 47
Startpoint: counter_output[11].Q[0] (dffre at (3,5) clocked by clock0)
Endpoint  : out:counter_output[11].outpad[0] (.output at (1,8) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[11].C[0] (dffre at (3,5))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[11].Q[0] (dffre at (3,5)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:53148 side: (TOP,) (3,5,0)0))                                                0.000     0.808
| (CHANX:103845 L4 length:3 (3,5,0)-> (1,5,0))                                       0.119     0.927
| (CHANY:107711 L1 length:1 (1,5,0)-> (1,5,0))                                       0.061     0.988
| (CHANX:103161 L4 length:1 (1,4,0)-> (1,4,0))                                       0.119     1.107
| (CHANY:107126 L4 length:4 (0,5,0)-> (0,8,0))                                       0.119     1.226
| (CHANX:105286 L1 length:1 (1,7,0)-> (1,7,0))                                       0.061     1.287
| (CHANY:107930 L4 length:1 (1,8,0)-> (1,8,0))                                       0.119     1.406
| (IPIN:72948 side: (RIGHT,) (1,8,0)0))                                              0.101     1.506
| (intra 'io' routing)                                                               0.516     2.022
out:counter_output[11].outpad[0] (.output at (1,8))                                    0.000     2.022
data arrival time                                                                              2.022

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              2.022
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    2.022


#Path 48
Startpoint: counter_output[0].Q[0] (dffre at (8,4) clocked by clock0)
Endpoint  : out:counter_output[0].outpad[0] (.output at (1,3) clocked by clock0)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock0.inpad[0] (.input at (1,2))                       0.000     0.000
| (intra 'io' routing)                                                               0.779     0.779
| (inter-block routing:global net)                                                   0.000     0.779
| (intra 'clb' routing)                                                              0.000     0.779
counter_output[0].C[0] (dffre at (8,4))                                                0.000     0.779
| (primitive 'dffre' Tcq_min)                                                        0.029     0.808
counter_output[0].Q[0] (dffre at (8,4)) [clock-to-output]                              0.000     0.808
| (intra 'clb' routing)                                                              0.000     0.808
| (OPIN:46947 side: (RIGHT,) (8,4,0)0))                                              0.000     0.808
| (CHANY:111719 L4 length:4 (8,4,0)-> (8,1,0))                                       0.119     0.927
| (CHANX:102733 L4 length:4 (8,3,0)-> (5,3,0))                                       0.119     1.046
| (CHANY:110631 L1 length:1 (6,3,0)-> (6,3,0))                                       0.061     1.107
| (CHANX:101851 L4 length:4 (6,2,0)-> (3,2,0))                                       0.119     1.226
| (CHANX:101623 L4 length:4 (4,2,0)-> (1,2,0))                                       0.119     1.345
| (CHANY:107572 L1 length:1 (1,3,0)-> (1,3,0))                                       0.061     1.406
| (IPIN:38374 side: (RIGHT,) (1,3,0)0))                                              0.101     1.506
| (intra 'io' routing)                                                               0.516     2.022
out:counter_output[0].outpad[0] (.output at (1,3))                                     0.000     2.022
data arrival time                                                                              2.022

clock clock0 (rise edge)                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                              2.022
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    2.022


#End of timing report
