$date
	Thu Jan 27 18:12:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_2_4_test $end
$var wire 1 ! Y3 $end
$var wire 1 " Y2 $end
$var wire 1 # Y1 $end
$var wire 1 $ Y0 $end
$var reg 1 % A $end
$var reg 1 & B $end
$scope module DUT $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 ' _A $end
$var wire 1 ( _B $end
$var reg 1 $ Y0 $end
$var reg 1 # Y1 $end
$var reg 1 " Y2 $end
$var reg 1 ! Y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
1'
1(
0!
0"
0#
1$
0%
0&
#10
0(
1"
0$
1&
#15
0'
1(
1#
0"
1%
0&
#20
0(
1!
0#
1&
#30
