  **** HLS Build v2025.1.1 6214317
Sourcing Tcl script '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/script.tcl'
INFO: [HLS 200-1510] Running: open_component project_1 
INFO: [HLS 200-10] Creating and opening component '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2176] Writing Vitis IDE component file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/vitis-comp.json
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-1510] Running: set_top top_kernel 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: config_unroll -tripcount_threshold 0 
INFO: [XFORM 203-502] Automatic unrolling disabled.
INFO: [HLS 200-1510] Running: config_compile -pipeline_loops 0 
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.45 seconds. CPU system time: 0.16 seconds. Elapsed time: 8.17 seconds; current allocated memory: 690.180 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.42 seconds. CPU system time: 1.07 seconds. Elapsed time: 6.67 seconds; current allocated memory: 692.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 4,956 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 27,826 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 14,639 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,647 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 13,241 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
WARNING: [HLS 200-1995] There were 115,678 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,842 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,845 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,848 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,855 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,850 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,845 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,845 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,845 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,849 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 22,922 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_148_9' (top.cpp:148:23) in function 'top_kernel' partially with a factor of 4 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_152_10' (top.cpp:152:28) in function 'top_kernel' partially with a factor of 32 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_140_8' (top.cpp:140:27) in function 'top_kernel' partially with a factor of 32 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_117_4' (top.cpp:117:23) in function 'top_kernel' partially with a factor of 4 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_121_5' (top.cpp:121:27) in function 'top_kernel' partially with a factor of 32 (top.cpp:83:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_129_6' (top.cpp:129:27) in function 'top_kernel' partially with a factor of 32 (top.cpp:83:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (top.cpp:89:8)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (top.cpp:90:8)
INFO: [HLS 214-248] Applying array_partition to 'tmp': Cyclic partitioning with factor 4 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (top.cpp:91:8)
INFO: [HLS 214-248] Applying array_partition to 'col_sums': Cyclic partitioning with factor 32 on dimension 1. (top.cpp:92:8)
INFO: [HLS 214-241] Aggregating maxi variable 'C_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'A_DRAM' with compact=none mode in 32-bits
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 32 in loop 'VITIS_LOOP_109_2'(top.cpp:109:23) has been inferred on bundle 'A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:109:23)
INFO: [HLS 214-115] Multiple burst writes of length 16384 and bit width 32 in loop 'VITIS_LOOP_160_11'(top.cpp:160:24) has been inferred on bundle 'C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:160:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 26.61 seconds. CPU system time: 1.09 seconds. Elapsed time: 29.65 seconds; current allocated memory: 702.438 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 702.438 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.18 seconds; current allocated memory: 735.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.83 seconds; current allocated memory: 740.680 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13 seconds. CPU system time: 0.14 seconds. Elapsed time: 13.21 seconds; current allocated memory: 810.633 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_109_2'(top.cpp:109:23) and 'VITIS_LOOP_110_3'(top.cpp:110:27) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_139_7'(top.cpp:139:23) and 'VITIS_LOOP_140_8'(top.cpp:140:27) in function 'top_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_160_11'(top.cpp:160:24) and 'VITIS_LOOP_161_12'(top.cpp:161:28) in function 'top_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_109_2' (top.cpp:109:23) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_139_7' (top.cpp:139:23) in function 'top_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_160_11' (top.cpp:160:24) in function 'top_kernel'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.23 seconds. CPU system time: 0.25 seconds. Elapsed time: 10.64 seconds; current allocated memory: 990.211 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_kernel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_103_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.37 seconds; current allocated memory: 995.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 995.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_109_2_VITIS_LOOP_110_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_109_2_VITIS_LOOP_110_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1002.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1002.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_121_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_33', top.cpp:124) to 'add' operation 25 bit ('add_ln124_43', top.cpp:124) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_40', top.cpp:124) to 'add' operation 25 bit ('add_ln124_51', top.cpp:124) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_20', top.cpp:124) to 'add' operation 25 bit ('add_ln124_33', top.cpp:124) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_35', top.cpp:124) to 'add' operation 24 bit ('add_ln124_48', top.cpp:124) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_2', top.cpp:124) to 'add' operation 25 bit ('add_ln124_17', top.cpp:124) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_17', top.cpp:124) to 'add' operation 24 bit ('add_ln124_32', top.cpp:124) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_7', top.cpp:124) to 'add' operation 24 bit ('add_ln124_22', top.cpp:124) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_17', top.cpp:124) to 'add' operation 24 bit ('add_ln124_34', top.cpp:124) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_16', top.cpp:124) to 'add' operation 24 bit ('add_ln124_34', top.cpp:124) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_13', top.cpp:124) to 'add' operation 24 bit ('add_ln124_32', top.cpp:124) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_17', top.cpp:124) to 'add' operation 25 bit ('add_ln124_37', top.cpp:124) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_7', top.cpp:124) to 'add' operation 25 bit ('add_ln124_29', top.cpp:124) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_21', top.cpp:124) to 'add' operation 24 bit ('add_ln124_42', top.cpp:124) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_25', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_35', top.cpp:124) to 'add' operation 24 bit ('add_ln124_58', top.cpp:124) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_35', top.cpp:124) to 'add' operation 24 bit ('add_ln124_60', top.cpp:124) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_18', top.cpp:124) to 'add' operation 24 bit ('add_ln124_44', top.cpp:124) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_19', top.cpp:124) to 'add' operation 24 bit ('add_ln124_46', top.cpp:124) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_3', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_33', top.cpp:124) to 'add' operation 24 bit ('add_ln124_62', top.cpp:124) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_9', top.cpp:124) to 'add' operation 24 bit ('add_ln124_38', top.cpp:124) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_21', top.cpp:124) to 'add' operation 24 bit ('add_ln124_52', top.cpp:124) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_29', top.cpp:124) to 'add' operation 25 bit ('add_ln124_61', top.cpp:124) (combination delay: 25.8215 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_15', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 26.2565 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_11', top.cpp:124) to 'add' operation 25 bit ('add_ln124_45', top.cpp:124) (combination delay: 27.366 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_25', top.cpp:124) to 'add' operation 24 bit ('add_ln124_60', top.cpp:124) (combination delay: 27.801 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_55', top.cpp:124) (combination delay: 28.9105 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_21', top.cpp:124) to 'add' operation 24 bit ('add_ln124_58', top.cpp:124) (combination delay: 29.3455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_57', top.cpp:124) (combination delay: 30.455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_59', top.cpp:124) (combination delay: 30.89 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_59', top.cpp:124) (combination delay: 31.9995 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_13', top.cpp:124) to 'add' operation 25 bit ('add_ln124_55', top.cpp:124) (combination delay: 32.4345 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_12', top.cpp:124) to 'add' operation 25 bit ('add_ln124_55', top.cpp:124) (combination delay: 33.544 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_13', top.cpp:124) to 'add' operation 24 bit ('add_ln124_56', top.cpp:124) (combination delay: 33.979 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 35.0885 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'select' operation 24 bit ('select_ln124_45', top.cpp:124) (combination delay: 35.5235 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_12', top.cpp:124) to 'add' operation 25 bit ('add_ln124_59', top.cpp:124) (combination delay: 36.633 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_11', top.cpp:124) to 'add' operation 24 bit ('add_ln124_58', top.cpp:124) (combination delay: 37.068 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 38.1775 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_3', top.cpp:124) to 'select' operation 24 bit ('select_ln124_51', top.cpp:124) (combination delay: 38.6125 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_6', top.cpp:124) to 'add' operation 24 bit ('add_ln124_56', top.cpp:124) (combination delay: 39.722 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_7', top.cpp:124) to 'select' operation 24 bit ('select_ln124_57', top.cpp:124) (combination delay: 40.157 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_57', top.cpp:124) (combination delay: 41.2665 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_1', top.cpp:124) to 'add' operation 24 bit ('add_ln124_54', top.cpp:124) (combination delay: 41.7015 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_9', top.cpp:124) to 'add' operation 25 bit ('add_ln124_63', top.cpp:124) (combination delay: 42.811 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_9', top.cpp:124) to 'select' operation 24 bit ('select_ln124_127', top.cpp:124) (combination delay: 43.246 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_56', top.cpp:124) (combination delay: 44.3555 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'select' operation 24 bit ('select_ln124_57', top.cpp:124) (combination delay: 44.7905 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_63', top.cpp:124) (combination delay: 45.9 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'select' operation 24 bit ('select_ln124_59', top.cpp:124) (combination delay: 46.335 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_2', top.cpp:124) to 'add' operation 25 bit ('add_ln124_63', top.cpp:124) (combination delay: 47.4445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_3', top.cpp:124) to 'select' operation 24 bit ('select_ln124_127', top.cpp:124) (combination delay: 47.8795 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_62', top.cpp:124) (combination delay: 48.989 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'select' operation 24 bit ('select_ln124_127', top.cpp:124) (combination delay: 49.424 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_127', top.cpp:124 on local variable 'empty' (combination delay: 49.913 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_121_5'
WARNING: [HLS 200-871] Estimated clock period (49.913 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_121_5' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty' [46]  (0.000 ns)
	'add' operation 24 bit ('add_ln124', top.cpp:124) [89]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_1', top.cpp:124) [97]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_2', top.cpp:124) [101]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_3', top.cpp:124) [109]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_4', top.cpp:124) [113]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_5', top.cpp:124) [121]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_6', top.cpp:124) [125]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_7', top.cpp:124) [133]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_8', top.cpp:124) [137]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_9', top.cpp:124) [145]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_10', top.cpp:124) [149]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_11', top.cpp:124) [157]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_12', top.cpp:124) [161]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_13', top.cpp:124) [169]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_14', top.cpp:124) [173]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_15', top.cpp:124) [181]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_16', top.cpp:124) [185]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_17', top.cpp:124) [193]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_18', top.cpp:124) [197]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_19', top.cpp:124) [205]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_20', top.cpp:124) [209]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_21', top.cpp:124) [217]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_22', top.cpp:124) [221]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_23', top.cpp:124) [229]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_24', top.cpp:124) [233]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_25', top.cpp:124) [241]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_26', top.cpp:124) [245]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_27', top.cpp:124) [253]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_28', top.cpp:124) [257]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_29', top.cpp:124) [265]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_30', top.cpp:124) [269]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_31', top.cpp:124) [277]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_32', top.cpp:124) [281]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_33', top.cpp:124) [289]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_34', top.cpp:124) [293]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_35', top.cpp:124) [301]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_36', top.cpp:124) [305]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_37', top.cpp:124) [313]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_38', top.cpp:124) [317]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_39', top.cpp:124) [325]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_40', top.cpp:124) [329]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_41', top.cpp:124) [337]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_42', top.cpp:124) [341]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_43', top.cpp:124) [349]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_44', top.cpp:124) [353]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_45', top.cpp:124) [361]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_46', top.cpp:124) [365]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_47', top.cpp:124) [373]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_48', top.cpp:124) [377]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_49', top.cpp:124) [385]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_50', top.cpp:124) [389]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_51', top.cpp:124) [397]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_52', top.cpp:124) [401]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_53', top.cpp:124) [409]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_54', top.cpp:124) [413]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_55', top.cpp:124) [421]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_56', top.cpp:124) [425]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_57', top.cpp:124) [433]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_58', top.cpp:124) [437]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_59', top.cpp:124) [445]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_60', top.cpp:124) [449]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_61', top.cpp:124) [457]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_62', top.cpp:124) [461]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_127', top.cpp:124) [469]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_127', top.cpp:124 on local variable 'empty' [472]  (0.489 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.89 seconds; current allocated memory: 1004.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1004.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_129_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1008.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1011.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_121_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_97', top.cpp:124) to 'add' operation 25 bit ('add_ln124_107', top.cpp:124) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_104', top.cpp:124) to 'add' operation 25 bit ('add_ln124_115', top.cpp:124) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_83', top.cpp:124) to 'add' operation 25 bit ('add_ln124_95', top.cpp:124) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_84', top.cpp:124) to 'add' operation 25 bit ('add_ln124_97', top.cpp:124) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_99', top.cpp:124) to 'add' operation 24 bit ('add_ln124_112', top.cpp:124) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_66', top.cpp:124) to 'add' operation 25 bit ('add_ln124_81', top.cpp:124) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_81', top.cpp:124) to 'add' operation 24 bit ('add_ln124_96', top.cpp:124) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_71', top.cpp:124) to 'add' operation 24 bit ('add_ln124_86', top.cpp:124) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_81', top.cpp:124) to 'add' operation 24 bit ('add_ln124_98', top.cpp:124) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_80', top.cpp:124) to 'add' operation 24 bit ('add_ln124_98', top.cpp:124) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_77', top.cpp:124) to 'add' operation 24 bit ('add_ln124_96', top.cpp:124) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_81', top.cpp:124) to 'add' operation 25 bit ('add_ln124_101', top.cpp:124) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_71', top.cpp:124) to 'add' operation 25 bit ('add_ln124_93', top.cpp:124) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_85', top.cpp:124) to 'add' operation 24 bit ('add_ln124_106', top.cpp:124) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_89', top.cpp:124) to 'add' operation 25 bit ('add_ln124_113', top.cpp:124) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_99', top.cpp:124) to 'add' operation 24 bit ('add_ln124_122', top.cpp:124) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_99', top.cpp:124) to 'add' operation 24 bit ('add_ln124_124', top.cpp:124) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_82', top.cpp:124) to 'add' operation 24 bit ('add_ln124_108', top.cpp:124) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_83', top.cpp:124) to 'add' operation 24 bit ('add_ln124_110', top.cpp:124) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_67', top.cpp:124) to 'add' operation 24 bit ('add_ln124_94', top.cpp:124) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_97', top.cpp:124) to 'add' operation 24 bit ('add_ln124_126', top.cpp:124) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_73', top.cpp:124) to 'add' operation 24 bit ('add_ln124_102', top.cpp:124) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_85', top.cpp:124) to 'add' operation 24 bit ('add_ln124_116', top.cpp:124) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_93', top.cpp:124) to 'add' operation 25 bit ('add_ln124_125', top.cpp:124) (combination delay: 25.8215 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_79', top.cpp:124) to 'add' operation 25 bit ('add_ln124_113', top.cpp:124) (combination delay: 26.2565 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_75', top.cpp:124) to 'add' operation 25 bit ('add_ln124_109', top.cpp:124) (combination delay: 27.366 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_89', top.cpp:124) to 'add' operation 24 bit ('add_ln124_124', top.cpp:124) (combination delay: 27.801 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_83', top.cpp:124) to 'add' operation 25 bit ('add_ln124_119', top.cpp:124) (combination delay: 28.9105 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_85', top.cpp:124) to 'add' operation 24 bit ('add_ln124_122', top.cpp:124) (combination delay: 29.3455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_83', top.cpp:124) to 'add' operation 25 bit ('add_ln124_121', top.cpp:124) (combination delay: 30.455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_83', top.cpp:124) to 'add' operation 25 bit ('add_ln124_123', top.cpp:124) (combination delay: 30.89 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_83', top.cpp:124) to 'add' operation 25 bit ('add_ln124_123', top.cpp:124) (combination delay: 31.9995 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_77', top.cpp:124) to 'add' operation 25 bit ('add_ln124_119', top.cpp:124) (combination delay: 32.4345 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_76', top.cpp:124) to 'add' operation 25 bit ('add_ln124_119', top.cpp:124) (combination delay: 33.544 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_77', top.cpp:124) to 'add' operation 24 bit ('add_ln124_120', top.cpp:124) (combination delay: 33.979 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_69', top.cpp:124) to 'add' operation 25 bit ('add_ln124_113', top.cpp:124) (combination delay: 35.0885 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_65', top.cpp:124) to 'select' operation 24 bit ('select_ln124_109', top.cpp:124) (combination delay: 35.5235 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_76', top.cpp:124) to 'add' operation 25 bit ('add_ln124_123', top.cpp:124) (combination delay: 36.633 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_75', top.cpp:124) to 'add' operation 24 bit ('add_ln124_122', top.cpp:124) (combination delay: 37.068 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_65', top.cpp:124) to 'add' operation 25 bit ('add_ln124_113', top.cpp:124) (combination delay: 38.1775 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_67', top.cpp:124) to 'select' operation 24 bit ('select_ln124_115', top.cpp:124) (combination delay: 38.6125 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_70', top.cpp:124) to 'add' operation 24 bit ('add_ln124_120', top.cpp:124) (combination delay: 39.722 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_71', top.cpp:124) to 'select' operation 24 bit ('select_ln124_121', top.cpp:124) (combination delay: 40.157 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_69', top.cpp:124) to 'add' operation 25 bit ('add_ln124_121', top.cpp:124) (combination delay: 41.2665 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_65', top.cpp:124) to 'add' operation 24 bit ('add_ln124_118', top.cpp:124) (combination delay: 41.7015 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_73', top.cpp:124) to 'add' operation 25 bit ('add_ln124', top.cpp:124) (combination delay: 42.811 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_73', top.cpp:124) to 'select' operation 24 bit ('select_ln124', top.cpp:124) (combination delay: 43.246 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_64', top.cpp:124) to 'add' operation 24 bit ('add_ln124_120', top.cpp:124) (combination delay: 44.3555 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_65', top.cpp:124) to 'select' operation 24 bit ('select_ln124_121', top.cpp:124) (combination delay: 44.7905 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_69', top.cpp:124) to 'add' operation 25 bit ('add_ln124', top.cpp:124) (combination delay: 45.9 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_64', top.cpp:124) to 'select' operation 24 bit ('select_ln124_123', top.cpp:124) (combination delay: 46.335 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_66', top.cpp:124) to 'add' operation 25 bit ('add_ln124', top.cpp:124) (combination delay: 47.4445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_67', top.cpp:124) to 'select' operation 24 bit ('select_ln124', top.cpp:124) (combination delay: 47.8795 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_64', top.cpp:124) to 'add' operation 24 bit ('add_ln124_126', top.cpp:124) (combination delay: 48.989 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_65', top.cpp:124) to 'select' operation 24 bit ('select_ln124', top.cpp:124) (combination delay: 49.424 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_64', top.cpp:124) to 'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124', top.cpp:124 on local variable 'empty' (combination delay: 49.913 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_121_5'
WARNING: [HLS 200-871] Estimated clock period (49.913 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_121_51' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty' [46]  (0.000 ns)
	'add' operation 24 bit ('add_ln124_64', top.cpp:124) [89]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_65', top.cpp:124) [97]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_66', top.cpp:124) [101]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_67', top.cpp:124) [109]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_69', top.cpp:124) [114]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_69', top.cpp:124) [119]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_69', top.cpp:124) [121]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_70', top.cpp:124) [125]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_71', top.cpp:124) [133]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_73', top.cpp:124) [138]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_73', top.cpp:124) [143]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_73', top.cpp:124) [145]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_74', top.cpp:124) [149]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_75', top.cpp:124) [157]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_77', top.cpp:124) [162]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_77', top.cpp:124) [167]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_77', top.cpp:124) [169]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_78', top.cpp:124) [173]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_79', top.cpp:124) [181]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_80', top.cpp:124) [185]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_81', top.cpp:124) [193]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_82', top.cpp:124) [197]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_83', top.cpp:124) [205]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_84', top.cpp:124) [209]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_85', top.cpp:124) [217]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_86', top.cpp:124) [221]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_87', top.cpp:124) [229]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_88', top.cpp:124) [233]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_89', top.cpp:124) [241]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_90', top.cpp:124) [245]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_91', top.cpp:124) [253]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_93', top.cpp:124) [258]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_93', top.cpp:124) [263]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_93', top.cpp:124) [265]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_94', top.cpp:124) [269]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_95', top.cpp:124) [277]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_96', top.cpp:124) [281]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_97', top.cpp:124) [289]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_98', top.cpp:124) [293]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_99', top.cpp:124) [301]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_100', top.cpp:124) [305]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_101', top.cpp:124) [313]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_102', top.cpp:124) [317]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_103', top.cpp:124) [325]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_104', top.cpp:124) [329]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_105', top.cpp:124) [337]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_106', top.cpp:124) [341]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_107', top.cpp:124) [349]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_108', top.cpp:124) [353]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_109', top.cpp:124) [361]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_110', top.cpp:124) [365]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_111', top.cpp:124) [373]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_112', top.cpp:124) [377]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_113', top.cpp:124) [385]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_114', top.cpp:124) [389]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_115', top.cpp:124) [397]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_116', top.cpp:124) [401]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_117', top.cpp:124) [409]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_118', top.cpp:124) [413]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_119', top.cpp:124) [421]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_120', top.cpp:124) [425]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_121', top.cpp:124) [433]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_122', top.cpp:124) [437]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_123', top.cpp:124) [445]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_124', top.cpp:124) [449]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_125', top.cpp:124) [457]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_126', top.cpp:124) [461]  (1.110 ns)
	'select' operation 24 bit ('select_ln124', top.cpp:124) [469]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124', top.cpp:124 on local variable 'empty' [472]  (0.489 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.83 seconds; current allocated memory: 1018.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1018.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_129_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_32'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1021.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_121_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_96', top.cpp:124) to 'add' operation 25 bit ('add_ln124_106', top.cpp:124) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_103', top.cpp:124) to 'add' operation 25 bit ('add_ln124_114', top.cpp:124) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_82', top.cpp:124) to 'add' operation 25 bit ('add_ln124_94', top.cpp:124) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_83', top.cpp:124) to 'add' operation 25 bit ('add_ln124_96', top.cpp:124) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_98', top.cpp:124) to 'add' operation 24 bit ('add_ln124_111', top.cpp:124) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_65', top.cpp:124) to 'add' operation 25 bit ('add_ln124_80', top.cpp:124) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_80', top.cpp:124) to 'add' operation 24 bit ('add_ln124_95', top.cpp:124) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_70', top.cpp:124) to 'add' operation 24 bit ('add_ln124_85', top.cpp:124) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_80', top.cpp:124) to 'add' operation 24 bit ('add_ln124_97', top.cpp:124) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_79', top.cpp:124) to 'add' operation 24 bit ('add_ln124_97', top.cpp:124) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_76', top.cpp:124) to 'add' operation 24 bit ('add_ln124_95', top.cpp:124) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_80', top.cpp:124) to 'add' operation 25 bit ('add_ln124_100', top.cpp:124) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_70', top.cpp:124) to 'add' operation 25 bit ('add_ln124_92', top.cpp:124) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_84', top.cpp:124) to 'add' operation 24 bit ('add_ln124_105', top.cpp:124) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_88', top.cpp:124) to 'add' operation 25 bit ('add_ln124_112', top.cpp:124) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_98', top.cpp:124) to 'add' operation 24 bit ('add_ln124_121', top.cpp:124) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_98', top.cpp:124) to 'add' operation 24 bit ('add_ln124_123', top.cpp:124) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_81', top.cpp:124) to 'add' operation 24 bit ('add_ln124_107', top.cpp:124) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_82', top.cpp:124) to 'add' operation 24 bit ('add_ln124_109', top.cpp:124) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_66', top.cpp:124) to 'add' operation 24 bit ('add_ln124_93', top.cpp:124) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_96', top.cpp:124) to 'add' operation 24 bit ('add_ln124_125', top.cpp:124) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_72', top.cpp:124) to 'add' operation 24 bit ('add_ln124_101', top.cpp:124) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_84', top.cpp:124) to 'add' operation 24 bit ('add_ln124_115', top.cpp:124) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_92', top.cpp:124) to 'add' operation 25 bit ('add_ln124_124', top.cpp:124) (combination delay: 25.8215 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_78', top.cpp:124) to 'add' operation 25 bit ('add_ln124_112', top.cpp:124) (combination delay: 26.2565 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_74', top.cpp:124) to 'add' operation 25 bit ('add_ln124_108', top.cpp:124) (combination delay: 27.366 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_88', top.cpp:124) to 'add' operation 24 bit ('add_ln124_123', top.cpp:124) (combination delay: 27.801 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_82', top.cpp:124) to 'add' operation 25 bit ('add_ln124_118', top.cpp:124) (combination delay: 28.9105 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_84', top.cpp:124) to 'add' operation 24 bit ('add_ln124_121', top.cpp:124) (combination delay: 29.3455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_82', top.cpp:124) to 'add' operation 25 bit ('add_ln124_120', top.cpp:124) (combination delay: 30.455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_82', top.cpp:124) to 'add' operation 25 bit ('add_ln124_122', top.cpp:124) (combination delay: 30.89 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_82', top.cpp:124) to 'add' operation 25 bit ('add_ln124_122', top.cpp:124) (combination delay: 31.9995 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_76', top.cpp:124) to 'add' operation 25 bit ('add_ln124_118', top.cpp:124) (combination delay: 32.4345 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_75', top.cpp:124) to 'add' operation 25 bit ('add_ln124_118', top.cpp:124) (combination delay: 33.544 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_76', top.cpp:124) to 'add' operation 24 bit ('add_ln124_119', top.cpp:124) (combination delay: 33.979 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_68', top.cpp:124) to 'add' operation 25 bit ('add_ln124_112', top.cpp:124) (combination delay: 35.0885 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_64', top.cpp:124) to 'select' operation 24 bit ('select_ln124_108', top.cpp:124) (combination delay: 35.5235 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_75', top.cpp:124) to 'add' operation 25 bit ('add_ln124_122', top.cpp:124) (combination delay: 36.633 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_74', top.cpp:124) to 'add' operation 24 bit ('add_ln124_121', top.cpp:124) (combination delay: 37.068 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_64', top.cpp:124) to 'add' operation 25 bit ('add_ln124_112', top.cpp:124) (combination delay: 38.1775 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_66', top.cpp:124) to 'select' operation 24 bit ('select_ln124_114', top.cpp:124) (combination delay: 38.6125 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_69', top.cpp:124) to 'add' operation 24 bit ('add_ln124_119', top.cpp:124) (combination delay: 39.722 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_70', top.cpp:124) to 'select' operation 24 bit ('select_ln124_120', top.cpp:124) (combination delay: 40.157 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_68', top.cpp:124) to 'add' operation 25 bit ('add_ln124_120', top.cpp:124) (combination delay: 41.2665 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_64', top.cpp:124) to 'add' operation 24 bit ('add_ln124_117', top.cpp:124) (combination delay: 41.7015 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_72', top.cpp:124) to 'add' operation 25 bit ('add_ln124_126', top.cpp:124) (combination delay: 42.811 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_72', top.cpp:124) to 'select' operation 24 bit ('select_ln124_126', top.cpp:124) (combination delay: 43.246 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_119', top.cpp:124) (combination delay: 44.3555 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_64', top.cpp:124) to 'select' operation 24 bit ('select_ln124_120', top.cpp:124) (combination delay: 44.7905 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_68', top.cpp:124) to 'add' operation 25 bit ('add_ln124_126', top.cpp:124) (combination delay: 45.9 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'select' operation 24 bit ('select_ln124_122', top.cpp:124) (combination delay: 46.335 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_65', top.cpp:124) to 'add' operation 25 bit ('add_ln124_126', top.cpp:124) (combination delay: 47.4445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_66', top.cpp:124) to 'select' operation 24 bit ('select_ln124_126', top.cpp:124) (combination delay: 47.8795 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_125', top.cpp:124) (combination delay: 48.989 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_64', top.cpp:124) to 'select' operation 24 bit ('select_ln124_126', top.cpp:124) (combination delay: 49.424 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_126', top.cpp:124 on local variable 'empty' (combination delay: 49.913 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_121_5'
WARNING: [HLS 200-871] Estimated clock period (49.913 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_121_53' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty' [46]  (0.000 ns)
	'add' operation 24 bit ('add_ln124', top.cpp:124) [89]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_64', top.cpp:124) [97]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_65', top.cpp:124) [101]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_66', top.cpp:124) [109]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_67', top.cpp:124) [113]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_68', top.cpp:124) [121]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_69', top.cpp:124) [125]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_70', top.cpp:124) [133]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_71', top.cpp:124) [137]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_72', top.cpp:124) [145]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_73', top.cpp:124) [149]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_74', top.cpp:124) [157]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_75', top.cpp:124) [161]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_76', top.cpp:124) [169]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_77', top.cpp:124) [173]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_78', top.cpp:124) [181]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_79', top.cpp:124) [185]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_80', top.cpp:124) [193]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_81', top.cpp:124) [197]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_82', top.cpp:124) [205]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_83', top.cpp:124) [209]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_84', top.cpp:124) [217]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_85', top.cpp:124) [221]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_86', top.cpp:124) [229]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_87', top.cpp:124) [233]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_88', top.cpp:124) [241]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_89', top.cpp:124) [245]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_90', top.cpp:124) [253]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_91', top.cpp:124) [257]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_92', top.cpp:124) [265]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_93', top.cpp:124) [269]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_94', top.cpp:124) [277]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_95', top.cpp:124) [281]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_96', top.cpp:124) [289]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_97', top.cpp:124) [293]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_98', top.cpp:124) [301]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_99', top.cpp:124) [305]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_100', top.cpp:124) [313]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_101', top.cpp:124) [317]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_102', top.cpp:124) [325]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_103', top.cpp:124) [329]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_104', top.cpp:124) [337]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_105', top.cpp:124) [341]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_106', top.cpp:124) [349]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_107', top.cpp:124) [353]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_108', top.cpp:124) [361]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_109', top.cpp:124) [365]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_110', top.cpp:124) [373]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_111', top.cpp:124) [377]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_112', top.cpp:124) [385]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_113', top.cpp:124) [389]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_114', top.cpp:124) [397]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_115', top.cpp:124) [401]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_116', top.cpp:124) [409]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_117', top.cpp:124) [413]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_118', top.cpp:124) [421]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_119', top.cpp:124) [425]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_120', top.cpp:124) [433]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_121', top.cpp:124) [437]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_122', top.cpp:124) [445]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_123', top.cpp:124) [449]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_124', top.cpp:124) [457]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_125', top.cpp:124) [461]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_126', top.cpp:124) [469]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_126', top.cpp:124 on local variable 'empty' [472]  (0.489 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.77 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_129_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_95'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_94'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_93'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_92'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_91'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_90'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_89'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_88'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_87'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_86'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_85'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_84'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_83'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_82'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_81'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_80'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_79'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_78'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_77'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_76'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_75'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_74'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_73'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_72'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_64'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_121_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_121_5'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_33', top.cpp:124) to 'add' operation 25 bit ('add_ln124_43', top.cpp:124) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_40', top.cpp:124) to 'add' operation 25 bit ('add_ln124_51', top.cpp:124) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_31', top.cpp:124) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_20', top.cpp:124) to 'add' operation 25 bit ('add_ln124_33', top.cpp:124) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_35', top.cpp:124) to 'add' operation 24 bit ('add_ln124_48', top.cpp:124) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_2', top.cpp:124) to 'add' operation 25 bit ('add_ln124_17', top.cpp:124) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_17', top.cpp:124) to 'add' operation 24 bit ('add_ln124_32', top.cpp:124) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_7', top.cpp:124) to 'add' operation 24 bit ('add_ln124_22', top.cpp:124) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_17', top.cpp:124) to 'add' operation 24 bit ('add_ln124_34', top.cpp:124) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_16', top.cpp:124) to 'add' operation 24 bit ('add_ln124_34', top.cpp:124) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_13', top.cpp:124) to 'add' operation 24 bit ('add_ln124_32', top.cpp:124) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_17', top.cpp:124) to 'add' operation 25 bit ('add_ln124_37', top.cpp:124) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_7', top.cpp:124) to 'add' operation 25 bit ('add_ln124_29', top.cpp:124) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_21', top.cpp:124) to 'add' operation 24 bit ('add_ln124_42', top.cpp:124) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_25', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_35', top.cpp:124) to 'add' operation 24 bit ('add_ln124_58', top.cpp:124) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_35', top.cpp:124) to 'add' operation 24 bit ('add_ln124_60', top.cpp:124) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_18', top.cpp:124) to 'add' operation 24 bit ('add_ln124_44', top.cpp:124) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_19', top.cpp:124) to 'add' operation 24 bit ('add_ln124_46', top.cpp:124) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_3', top.cpp:124) to 'add' operation 24 bit ('add_ln124_30', top.cpp:124) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_33', top.cpp:124) to 'add' operation 24 bit ('add_ln124_62', top.cpp:124) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_9', top.cpp:124) to 'add' operation 24 bit ('add_ln124_38', top.cpp:124) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_21', top.cpp:124) to 'add' operation 24 bit ('add_ln124_52', top.cpp:124) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_29', top.cpp:124) to 'add' operation 25 bit ('add_ln124_61', top.cpp:124) (combination delay: 25.8215 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_15', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 26.2565 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_11', top.cpp:124) to 'add' operation 25 bit ('add_ln124_45', top.cpp:124) (combination delay: 27.366 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_25', top.cpp:124) to 'add' operation 24 bit ('add_ln124_60', top.cpp:124) (combination delay: 27.801 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_55', top.cpp:124) (combination delay: 28.9105 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_21', top.cpp:124) to 'add' operation 24 bit ('add_ln124_58', top.cpp:124) (combination delay: 29.3455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_57', top.cpp:124) (combination delay: 30.455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_59', top.cpp:124) (combination delay: 30.89 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_19', top.cpp:124) to 'add' operation 25 bit ('add_ln124_59', top.cpp:124) (combination delay: 31.9995 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_13', top.cpp:124) to 'add' operation 25 bit ('add_ln124_55', top.cpp:124) (combination delay: 32.4345 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_12', top.cpp:124) to 'add' operation 25 bit ('add_ln124_55', top.cpp:124) (combination delay: 33.544 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_13', top.cpp:124) to 'add' operation 24 bit ('add_ln124_56', top.cpp:124) (combination delay: 33.979 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 35.0885 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'select' operation 24 bit ('select_ln124_45', top.cpp:124) (combination delay: 35.5235 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_12', top.cpp:124) to 'add' operation 25 bit ('add_ln124_59', top.cpp:124) (combination delay: 36.633 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_11', top.cpp:124) to 'add' operation 24 bit ('add_ln124_58', top.cpp:124) (combination delay: 37.068 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'add' operation 25 bit ('add_ln124_49', top.cpp:124) (combination delay: 38.1775 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_3', top.cpp:124) to 'select' operation 24 bit ('select_ln124_51', top.cpp:124) (combination delay: 38.6125 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_6', top.cpp:124) to 'add' operation 24 bit ('add_ln124_56', top.cpp:124) (combination delay: 39.722 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_7', top.cpp:124) to 'select' operation 24 bit ('select_ln124_57', top.cpp:124) (combination delay: 40.157 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_57', top.cpp:124) (combination delay: 41.2665 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln124_1', top.cpp:124) to 'add' operation 24 bit ('add_ln124_54', top.cpp:124) (combination delay: 41.7015 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_9', top.cpp:124) to 'add' operation 25 bit ('add_ln124_63', top.cpp:124) (combination delay: 42.811 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_9', top.cpp:124) to 'select' operation 24 bit ('select_ln124_63', top.cpp:124) (combination delay: 43.246 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_56', top.cpp:124) (combination delay: 44.3555 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'select' operation 24 bit ('select_ln124_57', top.cpp:124) (combination delay: 44.7905 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_5', top.cpp:124) to 'add' operation 25 bit ('add_ln124_63', top.cpp:124) (combination delay: 45.9 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'select' operation 24 bit ('select_ln124_59', top.cpp:124) (combination delay: 46.335 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124_2', top.cpp:124) to 'add' operation 25 bit ('add_ln124_63', top.cpp:124) (combination delay: 47.4445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_3', top.cpp:124) to 'select' operation 24 bit ('select_ln124_63', top.cpp:124) (combination delay: 47.8795 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'add' operation 24 bit ('add_ln124_62', top.cpp:124) (combination delay: 48.989 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln124_1', top.cpp:124) to 'select' operation 24 bit ('select_ln124_63', top.cpp:124) (combination delay: 49.424 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln124', top.cpp:124) to 'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_63', top.cpp:124 on local variable 'empty' (combination delay: 49.913 ns) to honor II or Latency constraint in region 'VITIS_LOOP_121_5'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_121_5'
WARNING: [HLS 200-871] Estimated clock period (49.913 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_121_55' consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:124) on local variable 'empty' [46]  (0.000 ns)
	'add' operation 24 bit ('add_ln124', top.cpp:124) [89]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_1', top.cpp:124) [97]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_2', top.cpp:124) [101]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_3', top.cpp:124) [109]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_4', top.cpp:124) [113]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_5', top.cpp:124) [121]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_6', top.cpp:124) [125]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_7', top.cpp:124) [133]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_8', top.cpp:124) [137]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_9', top.cpp:124) [145]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_10', top.cpp:124) [149]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_11', top.cpp:124) [157]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_12', top.cpp:124) [161]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_13', top.cpp:124) [169]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_15', top.cpp:124) [174]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_15', top.cpp:124) [179]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_15', top.cpp:124) [181]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_16', top.cpp:124) [185]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_17', top.cpp:124) [193]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_18', top.cpp:124) [197]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_19', top.cpp:124) [205]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_20', top.cpp:124) [209]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_21', top.cpp:124) [217]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_22', top.cpp:124) [221]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_23', top.cpp:124) [229]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_24', top.cpp:124) [233]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_25', top.cpp:124) [241]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_26', top.cpp:124) [245]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_27', top.cpp:124) [253]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_28', top.cpp:124) [257]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_29', top.cpp:124) [265]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_30', top.cpp:124) [269]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_31', top.cpp:124) [277]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_33', top.cpp:124) [282]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_33', top.cpp:124) [287]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_33', top.cpp:124) [289]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_34', top.cpp:124) [293]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_35', top.cpp:124) [301]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_36', top.cpp:124) [305]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_37', top.cpp:124) [313]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_38', top.cpp:124) [317]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_39', top.cpp:124) [325]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_40', top.cpp:124) [329]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_41', top.cpp:124) [337]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_42', top.cpp:124) [341]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_43', top.cpp:124) [349]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_44', top.cpp:124) [353]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_45', top.cpp:124) [361]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_46', top.cpp:124) [365]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_47', top.cpp:124) [373]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_48', top.cpp:124) [377]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_49', top.cpp:124) [385]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_50', top.cpp:124) [389]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_51', top.cpp:124) [397]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_52', top.cpp:124) [401]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_53', top.cpp:124) [409]  (0.435 ns)
	'add' operation 25 bit ('add_ln124_55', top.cpp:124) [414]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln124_55', top.cpp:124) [419]  (0.000 ns)
	'select' operation 24 bit ('select_ln124_55', top.cpp:124) [421]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_56', top.cpp:124) [425]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_57', top.cpp:124) [433]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_58', top.cpp:124) [437]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_59', top.cpp:124) [445]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_60', top.cpp:124) [449]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_61', top.cpp:124) [457]  (0.435 ns)
	'add' operation 24 bit ('add_ln124_62', top.cpp:124) [461]  (1.110 ns)
	'select' operation 24 bit ('select_ln124_63', top.cpp:124) [469]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln124', top.cpp:124) of variable 'select_ln124_63', top.cpp:124 on local variable 'empty' [472]  (0.489 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.72 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_129_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_127'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_126'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_125'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_124'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_123'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_122'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_121'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_120'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_119'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_118'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_117'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_116'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_115'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_114'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_113'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_112'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_111'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_110'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_109'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_108'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_107'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_106'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_105'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_104'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_103'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_102'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_101'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_100'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_99'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_98'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_97'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_96'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 43, loop 'VITIS_LOOP_129_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Outline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_127'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_126'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_125'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_124'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_123'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_122'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_121'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_120'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_119'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_118'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_117'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_116'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_115'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_114'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_113'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_112'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_111'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_110'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_109'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_108'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_107'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_106'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_105'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_104'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_103'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_102'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_101'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_100'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_99'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_98'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_97'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_96'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_95'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_94'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_93'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_92'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_91'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_90'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_89'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_88'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_87'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_86'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_85'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_84'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_83'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_82'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_81'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_80'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_79'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_78'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_77'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_76'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_75'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_74'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_73'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_72'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_64'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_49', top.cpp:143) to 'add' operation 25 bit ('add_ln143_59', top.cpp:143) (combination delay: 7.7225 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_18', top.cpp:143) to 'add' operation 24 bit ('add_ln143_28', top.cpp:143) (combination delay: 8.832 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_51', top.cpp:143) to 'add' operation 24 bit ('add_ln143_62', top.cpp:143) (combination delay: 9.267 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_49', top.cpp:143) to 'add' operation 25 bit ('add_ln143_61', top.cpp:143) (combination delay: 10.3765 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_17', top.cpp:143) to 'add' operation 24 bit ('add_ln143_30', top.cpp:143) (combination delay: 10.8115 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_7', top.cpp:143) to 'add' operation 24 bit ('add_ln143_20', top.cpp:143) (combination delay: 11.921 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_7', top.cpp:143) to 'add' operation 25 bit ('add_ln143_23', top.cpp:143) (combination delay: 12.356 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_18', top.cpp:143) to 'add' operation 25 bit ('add_ln143_35', top.cpp:143) (combination delay: 13.4655 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_13', top.cpp:143) to 'add' operation 25 bit ('add_ln143_31', top.cpp:143) (combination delay: 13.9005 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_41', top.cpp:143) to 'add' operation 25 bit ('add_ln143_59', top.cpp:143) (combination delay: 15.01 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_11', top.cpp:143) to 'add' operation 25 bit ('add_ln143_31', top.cpp:143) (combination delay: 15.445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_6', top.cpp:143) to 'add' operation 24 bit ('add_ln143_26', top.cpp:143) (combination delay: 16.5545 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_29', top.cpp:143) to 'add' operation 25 bit ('add_ln143_51', top.cpp:143) (combination delay: 16.9895 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_25', top.cpp:143) to 'add' operation 24 bit ('add_ln143_46', top.cpp:143) (combination delay: 18.099 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_35', top.cpp:143) to 'add' operation 25 bit ('add_ln143_59', top.cpp:143) (combination delay: 18.534 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_8', top.cpp:143) to 'add' operation 24 bit ('add_ln143_32', top.cpp:143) (combination delay: 19.6435 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_21', top.cpp:143) to 'add' operation 24 bit ('add_ln143_46', top.cpp:143) (combination delay: 20.0785 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_13', top.cpp:143) to 'add' operation 24 bit ('add_ln143_38', top.cpp:143) (combination delay: 21.188 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_19', top.cpp:143) to 'add' operation 24 bit ('add_ln143_46', top.cpp:143) (combination delay: 21.623 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_34', top.cpp:143) to 'add' operation 24 bit ('add_ln143_62', top.cpp:143) (combination delay: 22.7325 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_11', top.cpp:143) to 'add' operation 25 bit ('add_ln143_41', top.cpp:143) (combination delay: 23.1675 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_17', top.cpp:143) to 'add' operation 24 bit ('add_ln143_46', top.cpp:143) (combination delay: 24.277 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_15', top.cpp:143) to 'add' operation 24 bit ('add_ln143_46', top.cpp:143) (combination delay: 24.712 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_16', top.cpp:143) to 'add' operation 24 bit ('add_ln143_48', top.cpp:143) (combination delay: 25.8215 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_9', top.cpp:143) to 'add' operation 24 bit ('add_ln143_42', top.cpp:143) (combination delay: 26.2565 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_25', top.cpp:143) to 'add' operation 24 bit ('add_ln143_58', top.cpp:143) (combination delay: 27.366 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_27', top.cpp:143) to 'add' operation 24 bit ('add_ln143_62', top.cpp:143) (combination delay: 27.801 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_9', top.cpp:143) to 'add' operation 25 bit ('add_ln143_45', top.cpp:143) (combination delay: 28.9105 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_19', top.cpp:143) to 'add' operation 25 bit ('add_ln143_57', top.cpp:143) (combination delay: 29.3455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_11', top.cpp:143) to 'add' operation 25 bit ('add_ln143_49', top.cpp:143) (combination delay: 30.455 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_13', top.cpp:143) to 'add' operation 25 bit ('add_ln143_53', top.cpp:143) (combination delay: 30.89 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_17', top.cpp:143) to 'add' operation 25 bit ('add_ln143_57', top.cpp:143) (combination delay: 31.9995 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_12', top.cpp:143) to 'select' operation 24 bit ('select_ln143_53', top.cpp:143) (combination delay: 32.4345 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_7', top.cpp:143) to 'add' operation 25 bit ('add_ln143_49', top.cpp:143) (combination delay: 33.544 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_17', top.cpp:143) to 'select' operation 24 bit ('select_ln143_59', top.cpp:143) (combination delay: 33.979 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_8', top.cpp:143) to 'add' operation 24 bit ('add_ln143_52', top.cpp:143) (combination delay: 35.0885 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_3', top.cpp:143) to 'add' operation 25 bit ('add_ln143_49', top.cpp:143) (combination delay: 35.5235 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_11', top.cpp:143) to 'add' operation 24 bit ('add_ln143_56', top.cpp:143) (combination delay: 36.633 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_15', top.cpp:143) to 'add' operation 25 bit ('add_ln143_63', top.cpp:143) (combination delay: 37.068 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143', top.cpp:143) to 'add' operation 25 bit ('add_ln143_49', top.cpp:143) (combination delay: 38.1775 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_6', top.cpp:143) to 'select' operation 24 bit ('select_ln143_55', top.cpp:143) (combination delay: 38.6125 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_1', top.cpp:143) to 'add' operation 24 bit ('add_ln143_50', top.cpp:143) (combination delay: 39.722 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_10', top.cpp:143) to 'select' operation 24 bit ('select_ln143_61', top.cpp:143) (combination delay: 40.157 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_10', top.cpp:143) to 'add' operation 25 bit ('add_ln143_63', top.cpp:143) (combination delay: 41.2665 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'select' operation 24 bit ('select_ln143_1', top.cpp:143) to 'add' operation 25 bit ('add_ln143_55', top.cpp:143) (combination delay: 41.7015 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_1', top.cpp:143) to 'add' operation 25 bit ('add_ln143_55', top.cpp:143) (combination delay: 42.811 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_8', top.cpp:143) to 'select' operation 24 bit ('select_ln143_63', top.cpp:143) (combination delay: 43.246 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143', top.cpp:143) to 'add' operation 25 bit ('add_ln143_57', top.cpp:143) (combination delay: 44.3555 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_7', top.cpp:143) to 'select' operation 24 bit ('select_ln143_63', top.cpp:143) (combination delay: 44.7905 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143_2', top.cpp:143) to 'add' operation 25 bit ('add_ln143_61', top.cpp:143) (combination delay: 45.9 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143', top.cpp:143) to 'select' operation 24 bit ('select_ln143_59', top.cpp:143) (combination delay: 46.335 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 24 bit ('add_ln143', top.cpp:143) to 'add' operation 25 bit ('add_ln143_61', top.cpp:143) (combination delay: 47.4445 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_1', top.cpp:143) to 'select' operation 24 bit ('select_ln143_61', top.cpp:143) (combination delay: 47.8795 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_1', top.cpp:143) to 'add' operation 25 bit ('add_ln143_63', top.cpp:143) (combination delay: 48.989 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation 25 bit ('add_ln143_1', top.cpp:143) to 'select' operation 24 bit ('select_ln143_63', top.cpp:143) (combination delay: 49.424 ns) to honor II or Latency constraint in region 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
Resolution: For help on HLS 200-887 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-887.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_139_7_VITIS_LOOP_140_8'
WARNING: [HLS 200-871] Estimated clock period (49.424 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8' consists of the following:
	'load' operation 24 bit ('p_load') on local variable 'empty' [171]  (0.000 ns)
	'phi' operation 24 bit ('tmp_1931', top.cpp:143) with incoming values : ('p_load') ('tmp_193', top.cpp:143) [259]  (0.000 ns)
	'add' operation 24 bit ('add_ln143', top.cpp:143) [427]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_1', top.cpp:143) [435]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_2', top.cpp:143) [471]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_3', top.cpp:143) [479]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_4', top.cpp:143) [515]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_5', top.cpp:143) [523]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_6', top.cpp:143) [559]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_7', top.cpp:143) [567]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_8', top.cpp:143) [734]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_9', top.cpp:143) [742]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_10', top.cpp:143) [778]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_11', top.cpp:143) [786]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_12', top.cpp:143) [822]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_13', top.cpp:143) [830]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_14', top.cpp:143) [866]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_15', top.cpp:143) [874]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_16', top.cpp:143) [1042]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_17', top.cpp:143) [1050]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_18', top.cpp:143) [1086]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_19', top.cpp:143) [1094]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_20', top.cpp:143) [1130]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_21', top.cpp:143) [1138]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_22', top.cpp:143) [1174]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_23', top.cpp:143) [1182]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_24', top.cpp:143) [1348]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_25', top.cpp:143) [1356]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_26', top.cpp:143) [1392]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_27', top.cpp:143) [1400]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_28', top.cpp:143) [1436]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_29', top.cpp:143) [1444]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_30', top.cpp:143) [1480]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_31', top.cpp:143) [1488]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_32', top.cpp:143) [1656]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_33', top.cpp:143) [1664]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_34', top.cpp:143) [1700]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_35', top.cpp:143) [1708]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_36', top.cpp:143) [1744]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_37', top.cpp:143) [1752]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_38', top.cpp:143) [1788]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_39', top.cpp:143) [1796]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_40', top.cpp:143) [1963]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_41', top.cpp:143) [1971]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_42', top.cpp:143) [2007]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_43', top.cpp:143) [2015]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_44', top.cpp:143) [2051]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_45', top.cpp:143) [2059]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_46', top.cpp:143) [2095]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_47', top.cpp:143) [2103]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_48', top.cpp:143) [2269]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_49', top.cpp:143) [2277]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_50', top.cpp:143) [2313]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_51', top.cpp:143) [2321]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_52', top.cpp:143) [2357]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_53', top.cpp:143) [2365]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_54', top.cpp:143) [2401]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_55', top.cpp:143) [2409]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_56', top.cpp:143) [2575]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_57', top.cpp:143) [2583]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_58', top.cpp:143) [2619]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_59', top.cpp:143) [2627]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_60', top.cpp:143) [2663]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_61', top.cpp:143) [2671]  (0.435 ns)
	'add' operation 24 bit ('add_ln143_62', top.cpp:143) [2707]  (1.110 ns)
	'select' operation 24 bit ('select_ln143_63', top.cpp:143) [2715]  (0.435 ns)
	'store' operation 0 bit ('empty_write_ln143', top.cpp:143) of variable 'select_ln143_63', top.cpp:143 on local variable 'empty' [2820]  (0.000 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 61.46 seconds. CPU system time: 0.43 seconds. Elapsed time: 62.28 seconds; current allocated memory: 1.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_152_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_124'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_120'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_116'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_112'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_108'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_104'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_100'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_96'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_92'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_88'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_84'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_80'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_76'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_72'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_68'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_64'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_60'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_56'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_52'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_48'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_44'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_40'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_36'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_32'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_10' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_25_addr_1_write_ln155', top.cpp:155) of variable 'select_ln155_19', top.cpp:155 on array 'C_25' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_25'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_10' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_25_addr_3_write_ln155', top.cpp:155) of variable 'select_ln155_51', top.cpp:155 on array 'C_25' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C_25'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_10' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_25_addr_5_write_ln155', top.cpp:155) of variable 'select_ln155_83', top.cpp:155 on array 'C_25' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C_25'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 50.65 seconds. CPU system time: 0.22 seconds. Elapsed time: 51.63 seconds; current allocated memory: 1.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_152_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_125'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_121'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_117'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_113'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_109'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_105'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_101'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_97'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_93'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_89'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_85'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_81'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_77'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_73'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_69'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_65'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_61'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_57'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_53'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_49'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_45'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_41'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_37'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_33'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_1'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_107' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_26_addr_1_write_ln155', top.cpp:155) of variable 'select_ln155_147', top.cpp:155 on array 'C_26' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_26'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_107' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_26_addr_3_write_ln155', top.cpp:155) of variable 'select_ln155_179', top.cpp:155 on array 'C_26' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C_26'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_107' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_26_addr_5_write_ln155', top.cpp:155) of variable 'select_ln155_211', top.cpp:155 on array 'C_26' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C_26'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 51.81 seconds. CPU system time: 0.22 seconds. Elapsed time: 53.06 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_152_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_126'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_122'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_118'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_114'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_110'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_106'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_102'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_98'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_94'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_90'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_86'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_82'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_78'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_74'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_70'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_66'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_62'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_58'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_54'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_50'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_46'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_42'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_38'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_34'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_108' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_27_addr_1_write_ln155', top.cpp:155) of variable 'select_ln155_146', top.cpp:155 on array 'C_27' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_27'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_108' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_27_addr_3_write_ln155', top.cpp:155) of variable 'select_ln155_178', top.cpp:155 on array 'C_27' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C_27'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_108' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_27_addr_5_write_ln155', top.cpp:155) of variable 'select_ln155_210', top.cpp:155 on array 'C_27' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C_27'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 50.56 seconds. CPU system time: 0.15 seconds. Elapsed time: 51.31 seconds; current allocated memory: 1.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_152_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_127'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_123'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_119'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_115'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_111'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_107'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_103'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_99'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_95'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_91'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_87'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_83'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_79'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_75'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_71'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_67'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_63'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_59'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_55'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_51'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_47'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_43'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_39'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_35'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tmp_3'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_10'.
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_109' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_28_addr_1_write_ln155', top.cpp:155) of variable 'select_ln155_19', top.cpp:155 on array 'C_28' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C_28'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_109' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_28_addr_3_write_ln155', top.cpp:155) of variable 'select_ln155_51', top.cpp:155 on array 'C_28' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C_28'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'top_kernel_Pipeline_VITIS_LOOP_152_109' (loop 'VITIS_LOOP_152_10'): Unable to schedule 'store' operation 0 bit ('C_28_addr_5_write_ln155', top.cpp:155) of variable 'select_ln155_83', top.cpp:155 on array 'C_28' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'C_28'.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 6, loop 'VITIS_LOOP_152_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 48.93 seconds. CPU system time: 0.19 seconds. Elapsed time: 49.78 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_11_VITIS_LOOP_161_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_160_11_VITIS_LOOP_161_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_103_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3' pipeline 'VITIS_LOOP_109_2_VITIS_LOOP_110_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3/m_axi_A_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_121_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_121_5' pipeline 'VITIS_LOOP_121_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_121_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_129_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_129_6' pipeline 'VITIS_LOOP_129_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_129_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_121_51' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_121_51' pipeline 'VITIS_LOOP_121_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_121_51'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_129_62' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_129_62' pipeline 'VITIS_LOOP_129_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_129_62'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_121_53' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_121_53' pipeline 'VITIS_LOOP_121_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_121_53'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_129_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_129_64' pipeline 'VITIS_LOOP_129_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_129_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_121_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_121_55' pipeline 'VITIS_LOOP_121_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_121_55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_129_66' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_129_66' pipeline 'VITIS_LOOP_129_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_38ns_24s_38_42_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_129_66'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Outline_VITIS_LOOP_117_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'top_kernel_Outline_VITIS_LOOP_117_4' is 5248 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Outline_VITIS_LOOP_117_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8' pipeline 'VITIS_LOOP_139_7_VITIS_LOOP_140_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_24_1_1': 33 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.92 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_152_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_152_10' pipeline 'VITIS_LOOP_152_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_5_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_152_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.53 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.06 seconds; current allocated memory: 1.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_152_107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_152_107' pipeline 'VITIS_LOOP_152_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_5_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_152_107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.62 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_152_108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_152_108' pipeline 'VITIS_LOOP_152_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_5_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_152_108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.79 seconds; current allocated memory: 1.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_152_109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_152_109' pipeline 'VITIS_LOOP_152_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_17s_41_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_5_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_152_109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.87 seconds; current allocated memory: 1.561 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12' pipeline 'VITIS_LOOP_160_11_VITIS_LOOP_161_12' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12/m_axi_C_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.23 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/A_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_kernel/C_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A_DRAM', 'C_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_5_24_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_kernel'.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_A_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_C_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-2167] Implementing memory 'top_kernel_tmp_RAM_1WNR_AUTO_1R1W' using auto RAMs with 7 copies to ensure enough ports to satisfy II or latency constraints.
INFO: [RTMG 210-278] Implementing memory 'top_kernel_col_sums_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.647 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.83 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.68 seconds; current allocated memory: 1.687 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.51 seconds. CPU system time: 0.24 seconds. Elapsed time: 4.91 seconds; current allocated memory: 1.802 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for top_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 20.03 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:06:45; Allocated memory: 1.144 GB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/2025.1.1/Vitis/lnx64/tools/vcxx/libexec/clang++"
   Compiling host.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_kernel.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_top_kernel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
TEST PASSED!!
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2025.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/software/xilinx/2025.1.1/Vivado/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_top_kernel_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj top_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./svtb -i ./file_agent -i ./top_kernel_subsystem -s top_kernel 
Multi-threading is on. Using 110 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_103_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_103_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_51.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_51
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_62.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_62
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_53.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_53
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_64
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_55.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_55
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_66.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_66
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Outline_VITIS_LOOP_117_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Outline_VITIS_LOOP_117_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_107.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_107
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_108.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_108
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_109.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_109
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sdiv_38ns_24s_38_42_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sdiv_38ns_24s_38_42_1_divider
INFO: [VRFC 10-311] analyzing module top_kernel_sdiv_38ns_24s_38_42_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sparsemux_65_5_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_65_5_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sparsemux_17_5_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_17_5_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_mul_24s_17s_41_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_mul_24s_17s_41_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_sparsemux_9_2_24_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_sparsemux_9_2_24_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_A_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_A_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_C_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_C_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_tmp_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_tmp_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_col_sums_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_col_sums_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_A_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_load
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_read
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_kernel_A_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_C_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_store
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_write
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_kernel_C_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_kernel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/top_kernel_subsystem/top_kernel_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.top_kernel_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_kernel_A_1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.top_kernel_C_1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.top_kernel_tmp_RAM_1WNR_AUTO_1R1...
Compiling module xil_defaultlib.top_kernel_col_sums_RAM_AUTO_1R1...
Compiling module xil_defaultlib.top_kernel_flow_control_loop_pip...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_sdiv_38ns_24s_38_42_1...
Compiling module xil_defaultlib.top_kernel_sdiv_38ns_24s_38_42_1...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Outline_VI...
Compiling module xil_defaultlib.top_kernel_sparsemux_65_5_24_1_1...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_sparsemux_17_5_24_1_1...
Compiling module xil_defaultlib.top_kernel_mul_24s_17s_41_1_1(NU...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_sparsemux_9_2_24_1_1(...
Compiling module xil_defaultlib.top_kernel_top_kernel_Pipeline_V...
Compiling module xil_defaultlib.top_kernel_control_s_axi
Compiling module xil_defaultlib.top_kernel_A_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_A_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_A_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.top_kernel_A_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.top_kernel_A_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.top_kernel_A_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_A_m_axi_burst_sequent...
Compiling module xil_defaultlib.top_kernel_A_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_A_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_A_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_A_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.top_kernel_A_m_axi(C_M_AXI_ADDR_...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_store(CONSERV...
Compiling module xil_defaultlib.top_kernel_C_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_burst_sequent...
Compiling module xil_defaultlib.top_kernel_C_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_kernel_C_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_throttle(CONS...
Compiling module xil_defaultlib.top_kernel_C_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_kernel_C_m_axi_write(CONSERV...
Compiling module xil_defaultlib.top_kernel_C_m_axi(C_M_AXI_ADDR_...
Compiling module xil_defaultlib.top_kernel
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=26)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_kernel_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_kernel

****** xsim v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sat Feb  7 16:21:37 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/top_kernel/xsim_script.tcl
# xsim {top_kernel} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=top_kernel_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {top_kernel.tcl}
Time resolution is 1 ps
source top_kernel.tcl
## run all
UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------------------
Name                         Type                              Size  Value            
--------------------------------------------------------------------------------------
uvm_test_top                 top_kernel_test_lib               -     @369             
  top_env                    top_kernel_env                    -     @380             
    axi_lite_control         uvm_env                           -     @465             
      item_rtr_port          uvm_analysis_port                 -     @484             
      item_wtr_port          uvm_analysis_port                 -     @474             
      master                 uvm_agent                         -     @897             
        ardrv                uvm_driver #(REQ,RSP)             -     @1572            
          item_read_imp      uvm_analysis_port                 -     @1601            
          rsp_port           uvm_analysis_port                 -     @1591            
          seq_item_port      uvm_seq_item_pull_port            -     @1581            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @1611            
          rsp_export         uvm_analysis_export               -     @1620            
          seq_item_export    uvm_seq_item_pull_imp             -     @1738            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @1044            
          item_read_imp      uvm_analysis_port                 -     @1073            
          rsp_port           uvm_analysis_port                 -     @1063            
          seq_item_port      uvm_seq_item_pull_port            -     @1053            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @1083            
          rsp_export         uvm_analysis_export               -     @1092            
          seq_item_export    uvm_seq_item_pull_imp             -     @1210            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @1396            
          item_read_imp      uvm_analysis_port                 -     @1425            
          rsp_port           uvm_analysis_port                 -     @1415            
          seq_item_port      uvm_seq_item_pull_port            -     @1405            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @1435            
          rsp_export         uvm_analysis_export               -     @1444            
          seq_item_export    uvm_seq_item_pull_imp             -     @1562            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @1748            
          item_read_imp      uvm_analysis_port                 -     @1777            
          rsp_port           uvm_analysis_port                 -     @1767            
          seq_item_port      uvm_seq_item_pull_port            -     @1757            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @1787            
          rsp_export         uvm_analysis_export               -     @1796            
          seq_item_export    uvm_seq_item_pull_imp             -     @1914            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @1220            
          item_read_imp      uvm_analysis_port                 -     @1249            
          rsp_port           uvm_analysis_port                 -     @1239            
          seq_item_port      uvm_seq_item_pull_port            -     @1229            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @1259            
          rsp_export         uvm_analysis_export               -     @1268            
          seq_item_export    uvm_seq_item_pull_imp             -     @1386            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      monitor                uvm_monitor                       -     @719             
        item_ar2r_port       uvm_analysis_port                 -     @788             
        item_ar_port         uvm_analysis_port                 -     @758             
        item_aw2b_port       uvm_analysis_port                 -     @778             
        item_aw_port         uvm_analysis_port                 -     @728             
        item_b_port          uvm_analysis_port                 -     @748             
        item_r_port          uvm_analysis_port                 -     @768             
        item_w_port          uvm_analysis_port                 -     @738             
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      state                  axi_state                         -     @798             
        ar2r_imp             uvm_analysis_imp_ar2r             -     @867             
        ar_imp               uvm_analysis_imp_ar               -     @837             
        aw2b_imp             uvm_analysis_imp_aw2b             -     @857             
        aw_imp               uvm_analysis_imp_aw               -     @807             
        b_imp                uvm_analysis_imp_b                -     @827             
        item_rtr_port        uvm_analysis_port                 -     @887             
        item_wtr_port        uvm_analysis_port                 -     @877             
        r_imp                uvm_analysis_imp_r                -     @847             
        w_imp                uvm_analysis_imp_w                -     @817             
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @906             
        rsp_export           uvm_analysis_export               -     @915             
        seq_item_export      uvm_seq_item_pull_imp             -     @1033            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @463             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_A             uvm_env                           -     @403             
      item_rtr_port          uvm_analysis_port                 -     @422             
      item_wtr_port          uvm_analysis_port                 -     @412             
      monitor                uvm_monitor                       -     @1997            
        item_ar2r_port       uvm_analysis_port                 -     @2066            
        item_ar_port         uvm_analysis_port                 -     @2036            
        item_aw2b_port       uvm_analysis_port                 -     @2056            
        item_aw_port         uvm_analysis_port                 -     @2006            
        item_b_port          uvm_analysis_port                 -     @2026            
        item_r_port          uvm_analysis_port                 -     @2046            
        item_w_port          uvm_analysis_port                 -     @2016            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @2175            
        ardrv                uvm_driver #(REQ,RSP)             -     @2852            
          item_read_imp      uvm_analysis_port                 -     @2881            
          rsp_port           uvm_analysis_port                 -     @2871            
          seq_item_port      uvm_seq_item_pull_port            -     @2861            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @2891            
          rsp_export         uvm_analysis_export               -     @2900            
          seq_item_export    uvm_seq_item_pull_imp             -     @3018            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @2324            
          item_read_imp      uvm_analysis_port                 -     @2353            
          rsp_port           uvm_analysis_port                 -     @2343            
          seq_item_port      uvm_seq_item_pull_port            -     @2333            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @2363            
          rsp_export         uvm_analysis_export               -     @2372            
          seq_item_export    uvm_seq_item_pull_imp             -     @2490            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @2676            
          item_read_imp      uvm_analysis_port                 -     @2705            
          rsp_port           uvm_analysis_port                 -     @2695            
          seq_item_port      uvm_seq_item_pull_port            -     @2685            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @2715            
          rsp_export         uvm_analysis_export               -     @2724            
          seq_item_export    uvm_seq_item_pull_imp             -     @2842            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @3028            
          item_read_imp      uvm_analysis_port                 -     @3057            
          rsp_port           uvm_analysis_port                 -     @3047            
          seq_item_port      uvm_seq_item_pull_port            -     @3037            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @3067            
          rsp_export         uvm_analysis_export               -     @3076            
          seq_item_export    uvm_seq_item_pull_imp             -     @3194            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @2500            
          item_read_imp      uvm_analysis_port                 -     @2529            
          rsp_port           uvm_analysis_port                 -     @2519            
          seq_item_port      uvm_seq_item_pull_port            -     @2509            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @2539            
          rsp_export         uvm_analysis_export               -     @2548            
          seq_item_export    uvm_seq_item_pull_imp             -     @2666            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @2076            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @2145            
        ar_imp               uvm_analysis_imp_ar               -     @2115            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @2135            
        aw_imp               uvm_analysis_imp_aw               -     @2085            
        b_imp                uvm_analysis_imp_b                -     @2105            
        item_rtr_port        uvm_analysis_port                 -     @2165            
        item_wtr_port        uvm_analysis_port                 -     @2155            
        r_imp                uvm_analysis_imp_r                -     @2125            
        w_imp                uvm_analysis_imp_w                -     @2095            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @2184            
        rsp_export           uvm_analysis_export               -     @2193            
        seq_item_export      uvm_seq_item_pull_imp             -     @2311            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @398             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    axi_master_C             uvm_env                           -     @434             
      item_rtr_port          uvm_analysis_port                 -     @453             
      item_wtr_port          uvm_analysis_port                 -     @443             
      monitor                uvm_monitor                       -     @3275            
        item_ar2r_port       uvm_analysis_port                 -     @3344            
        item_ar_port         uvm_analysis_port                 -     @3314            
        item_aw2b_port       uvm_analysis_port                 -     @3334            
        item_aw_port         uvm_analysis_port                 -     @3284            
        item_b_port          uvm_analysis_port                 -     @3304            
        item_r_port          uvm_analysis_port                 -     @3324            
        item_w_port          uvm_analysis_port                 -     @3294            
        checks_enable        integral                          1     'h1              
        coverage_enable      integral                          1     'h1              
      slave                  uvm_agent                         -     @3453            
        ardrv                uvm_driver #(REQ,RSP)             -     @4130            
          item_read_imp      uvm_analysis_port                 -     @4159            
          rsp_port           uvm_analysis_port                 -     @4149            
          seq_item_port      uvm_seq_item_pull_port            -     @4139            
          m_num_sent         integral                          32    'h0              
        arsqr                axi_sequencer                     -     @4169            
          rsp_export         uvm_analysis_export               -     @4178            
          seq_item_export    uvm_seq_item_pull_imp             -     @4296            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        awdrv                uvm_driver #(REQ,RSP)             -     @3602            
          item_read_imp      uvm_analysis_port                 -     @3631            
          rsp_port           uvm_analysis_port                 -     @3621            
          seq_item_port      uvm_seq_item_pull_port            -     @3611            
          m_num_sent         integral                          32    'h0              
        awsqr                axi_sequencer                     -     @3641            
          rsp_export         uvm_analysis_export               -     @3650            
          seq_item_export    uvm_seq_item_pull_imp             -     @3768            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        bdrv                 uvm_driver #(REQ,RSP)             -     @3954            
          item_read_imp      uvm_analysis_port                 -     @3983            
          rsp_port           uvm_analysis_port                 -     @3973            
          seq_item_port      uvm_seq_item_pull_port            -     @3963            
          m_num_sent         integral                          32    'h0              
        bsqr                 axi_sequencer                     -     @3993            
          rsp_export         uvm_analysis_export               -     @4002            
          seq_item_export    uvm_seq_item_pull_imp             -     @4120            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        rdrv                 uvm_driver #(REQ,RSP)             -     @4306            
          item_read_imp      uvm_analysis_port                 -     @4335            
          rsp_port           uvm_analysis_port                 -     @4325            
          seq_item_port      uvm_seq_item_pull_port            -     @4315            
          m_num_sent         integral                          32    'h0              
        rsqr                 axi_sequencer                     -     @4345            
          rsp_export         uvm_analysis_export               -     @4354            
          seq_item_export    uvm_seq_item_pull_imp             -     @4472            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
        wdrv                 uvm_driver #(REQ,RSP)             -     @3778            
          item_read_imp      uvm_analysis_port                 -     @3807            
          rsp_port           uvm_analysis_port                 -     @3797            
          seq_item_port      uvm_seq_item_pull_port            -     @3787            
          m_num_sent         integral                          32    'h0              
        wsqr                 axi_sequencer                     -     @3817            
          rsp_export         uvm_analysis_export               -     @3826            
          seq_item_export    uvm_seq_item_pull_imp             -     @3944            
          arbitration_queue  array                             0     -                
          lock_queue         array                             0     -                
          num_last_reqs      integral                          32    'd1              
          num_last_rsps      integral                          32    'd1              
      state                  axi_state                         -     @3354            
        ar2r_imp             uvm_analysis_imp_ar2r             -     @3423            
        ar_imp               uvm_analysis_imp_ar               -     @3393            
        aw2b_imp             uvm_analysis_imp_aw2b             -     @3413            
        aw_imp               uvm_analysis_imp_aw               -     @3363            
        b_imp                uvm_analysis_imp_b                -     @3383            
        item_rtr_port        uvm_analysis_port                 -     @3443            
        item_wtr_port        uvm_analysis_port                 -     @3433            
        r_imp                uvm_analysis_imp_r                -     @3403            
        w_imp                uvm_analysis_imp_w                -     @3373            
        avg_rate             integral                          32    'h0              
        exp_rate             integral                          32    'h0              
        win_size             integral                          32    'h0              
        bqnum_for_slaseq     integral                          32    'h0              
        rq_from_model_num    integral                          32    'h0              
      vsqr                   axi_virtual_sequencer             -     @3462            
        rsp_export           uvm_analysis_export               -     @3471            
        seq_item_export      uvm_seq_item_pull_imp             -     @3589            
        arbitration_queue    array                             0     -                
        lock_queue           array                             0     -                
        num_last_reqs        integral                          32    'd1              
        num_last_rsps        integral                          32    'd1              
      cfg                    axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @432             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
    refm                     top_kernel_reference_model        -     @494             
      trans_num_idx          integral                          32    'h0              
    subsys_mon               top_kernel_subsystem_monitor      -     @507             
      A_rtr_imp              uvm_analysis_imp_axi_rtr_A        -     @526             
      A_wtr_imp              uvm_analysis_imp_axi_wtr_A        -     @516             
      C_rtr_imp              uvm_analysis_imp_axi_rtr_C        -     @546             
      C_wtr_imp              uvm_analysis_imp_axi_wtr_C        -     @536             
      control_rtr_imp        uvm_analysis_imp_axi_rtr_control  -     @566             
      control_wtr_imp        uvm_analysis_imp_axi_wtr_control  -     @556             
      scbd                   top_kernel_scoreboard             -     @4554            
        refm                 top_kernel_reference_model        -     @494             
          trans_num_idx      integral                          32    'h0              
    top_kernel_virtual_sqr   top_kernel_virtual_sequencer      -     @576             
      rsp_export             uvm_analysis_export               -     @585             
      seq_item_export        uvm_seq_item_pull_imp             -     @703             
      arbitration_queue      array                             0     -                
      lock_queue             array                             0     -                
      num_last_reqs          integral                          32    'd1              
      num_last_rsps          integral                          32    'd1              
    refm                     top_kernel_reference_model        -     @494             
    top_kernel_virtual_sqr   top_kernel_virtual_sequencer      -     @576             
    top_kernel_cfg           top_kernel_config                 -     @394             
      A_cfg                  axi_cfg                           -     @395             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @398             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      C_cfg                  axi_cfg                           -     @396             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    SLAVE            
        write_latency_mode   latency_mode_enum                 32    TRANSACTION_FIRST
        read_latency_mode    latency_mode_enum                 32    TRANSACTION_FIRST
        clatency             axi_latency                       -     @432             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      control_cfg            axi_cfg                           -     @397             
        has_checker          integral                          1     'h1              
        has_coverage         integral                          1     'h1              
        id_num               integral                          32    'h1              
        reset_level          reset_level_enum                  32    RESET_LEVEL_LOW  
        drv_type             drv_type_enum                     32    MASTER           
        write_latency_mode   latency_mode_enum                 32    CHANNEL_FIRST    
        read_latency_mode    latency_mode_enum                 32    CHANNEL_FIRST    
        clatency             axi_latency                       -     @463             
          wr_latency         integral                          32    'h0              
          rd_latency         integral                          32    'h0              
      check_ena              integral                          32    'h0              
      cover_ena              integral                          32    'h0              
--------------------------------------------------------------------------------------

UVM_INFO /tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "372015000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 372085 ns : File "/tools/software/xilinx//2025.1.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
run: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:37 . Memory (MB): peak = 1606.934 ; gain = 0.000 ; free physical = 10688 ; free virtual = 75432
## quit
INFO: xsimkernel Simulation Memory Usage: 1069076 KB (Peak: 1134612 KB), Simulation CPU Usage: 38290 ms
INFO: [Common 17-206] Exiting xsim at Sat Feb  7 16:22:19 2026...
INFO: [COSIM 212-316] Starting C post checking ...
TEST PASSED!!
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:02:30; Allocated memory: 16.000 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow impl 
INFO: [HLS 200-1915] Writing HLS config ini file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls_config.cfg
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sat Feb  7 16:22:36 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/hls_data.json outdir=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip srcdir=/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls ippack_options_dict= ippack_options_dict=
INFO: Copied 1 ipmisc file(s) to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/misc
INFO: Copied 32 verilog file(s) to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/hdl/verilog
INFO: Copied 31 vhdl file(s) to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/drivers
INFO: Import ports from HDL: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/hdl/vhdl/top_kernel.vhd (top_kernel)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
INFO: Add axi4full interface m_axi_A
INFO: Add axi4full interface m_axi_C
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/component.xml
INFO: Created IP archive /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip/xilinx_com_hls_top_kernel_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Feb  7 16:23:00 2026...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sat Feb  7 16:23:23 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module top_kernel
## set language verilog
## set family zynquplus
## set device xczu3eg
## set package -sbva484
## set speed -1-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:top_kernel:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set has_subcore 0
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project project_1
# dict set report_options hls_solution hls
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "top_kernel"
# dict set report_options funcmodules {top_kernel_top_kernel_Pipeline_VITIS_LOOP_103_1 top_kernel_top_kernel_Pipeline_VITIS_LOOP_109_2_VITIS_LOOP_110_3 top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_5 top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_6 top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_51 top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_62 top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_53 top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_64 top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_55 top_kernel_top_kernel_Pipeline_VITIS_LOOP_129_66 top_kernel_top_kernel_Outline_VITIS_LOOP_117_4 top_kernel_top_kernel_Pipeline_VITIS_LOOP_139_7_VITIS_LOOP_140_8 top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_10 top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_107 top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_108 top_kernel_top_kernel_Pipeline_VITIS_LOOP_152_109 top_kernel_top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12}
# dict set report_options bindmodules {top_kernel_flow_control_loop_pipe_sequential_init top_kernel_sdiv_38ns_24s_38_42_1 top_kernel_sparsemux_65_5_24_1_1 top_kernel_sparsemux_17_5_24_1_1 top_kernel_mul_24s_17s_41_1_1 top_kernel_sparsemux_9_2_24_1_1 top_kernel_A_1_RAM_AUTO_1R1W top_kernel_C_1_RAM_AUTO_1R1W top_kernel_tmp_RAM_1WNR_AUTO_1R1W top_kernel_col_sums_RAM_AUTO_1R1W top_kernel_A_m_axi top_kernel_C_m_axi top_kernel_control_s_axi}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
# create_bd_design bd_0
Wrote  : </nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_A/Reg' is being assigned into address space '/hls_inst/Data_m_axi_A' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_C/Reg' is being assigned into address space '/hls_inst/Data_m_axi_C' at <0x44A0_0000 [ 64K ]>.
Wrote  : </nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2053.547 ; gain = 40.020 ; free physical = 15328 ; free virtual = 79498
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2026-02-07 16:23:52 EST
# if { $has_subcore } { report_ip_status }
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Feb  7 16:23:52 2026] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Sat Feb  7 16:23:52 2026] Launched synth_1...
Run output will be captured here: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/synth_1/runme.log
[Sat Feb  7 16:23:52 2026] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sat Feb  7 16:51:03 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 34731
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3808255
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2912.367 ; gain = 138.578 ; free physical = 16420 ; free virtual = 84157
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-3787862-ece-linlabsrv01/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/synth_1/.Xil/Vivado-3787862-ece-linlabsrv01/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2991.336 ; gain = 217.547 ; free physical = 16431 ; free virtual = 84050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2994.305 ; gain = 220.516 ; free physical = 16395 ; free virtual = 84014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2994.305 ; gain = 220.516 ; free physical = 16394 ; free virtual = 84013
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.305 ; gain = 0.000 ; free physical = 16364 ; free virtual = 83985
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/top_kernel.xdc]
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3045.074 ; gain = 3.117 ; free physical = 15688 ; free virtual = 83196
Finished Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/top_kernel.xdc]
Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3045.074 ; gain = 0.000 ; free physical = 15656 ; free virtual = 83164
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3045.109 ; gain = 0.000 ; free physical = 15623 ; free virtual = 83131
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3045.109 ; gain = 271.320 ; free physical = 18662 ; free virtual = 86178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3053.078 ; gain = 279.289 ; free physical = 18675 ; free virtual = 86191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3053.078 ; gain = 279.289 ; free physical = 18725 ; free virtual = 86240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3053.078 ; gain = 279.289 ; free physical = 18691 ; free virtual = 86207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 3053.078 ; gain = 279.289 ; free physical = 18188 ; free virtual = 85691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 3686.855 ; gain = 913.066 ; free physical = 15973 ; free virtual = 83040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 3686.855 ; gain = 913.066 ; free physical = 15956 ; free virtual = 83023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 3696.871 ; gain = 923.082 ; free physical = 15954 ; free virtual = 83013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 3869.684 ; gain = 1095.895 ; free physical = 14677 ; free virtual = 81532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 3869.684 ; gain = 1095.895 ; free physical = 14677 ; free virtual = 81531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 3869.684 ; gain = 1095.895 ; free physical = 14672 ; free virtual = 81526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 3869.684 ; gain = 1095.895 ; free physical = 14664 ; free virtual = 81518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 3869.684 ; gain = 1095.895 ; free physical = 14654 ; free virtual = 81508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 3869.684 ; gain = 1095.895 ; free physical = 14648 ; free virtual = 81502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 3869.684 ; gain = 1095.895 ; free physical = 14641 ; free virtual = 81495
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 3869.684 ; gain = 1045.090 ; free physical = 14673 ; free virtual = 81528
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 3869.684 ; gain = 1095.895 ; free physical = 14672 ; free virtual = 81528
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3869.684 ; gain = 0.000 ; free physical = 14666 ; free virtual = 81522
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3869.684 ; gain = 0.000 ; free physical = 14280 ; free virtual = 81124
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 22013407
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 3869.684 ; gain = 1970.035 ; free physical = 14137 ; free virtual = 80981
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2545.825; main = 2450.875; forked = 175.970
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5366.105; main = 3795.895; forked = 1598.230
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  7 16:52:34 2026...
[Sat Feb  7 16:52:54 2026] synth_1 finished
wait_on_runs: Time (s): cpu = 00:30:04 ; elapsed = 00:29:02 . Memory (MB): peak = 2059.688 ; gain = 0.000 ; free physical = 17124 ; free virtual = 83568
TIMESTAMP: HLS-REPORT: synthesis open_run: 2026-02-07 16:52:54 EST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-e
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3488.824 ; gain = 0.000 ; free physical = 14791 ; free virtual = 78451
INFO: [Netlist 29-17] Analyzing 43617 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 16 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/top_kernel.xdc]
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3932.836 ; gain = 12.875 ; free physical = 26588 ; free virtual = 89825
Finished Parsing XDC File [/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/top_kernel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4336.492 ; gain = 0.000 ; free physical = 23047 ; free virtual = 86413
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12476 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 3072 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 3072 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 768 instances
  RAM64M => RAM64M (RAMD64E(x4)): 312 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 5220 instances

open_run: Time (s): cpu = 00:04:27 ; elapsed = 00:04:09 . Memory (MB): peak = 4336.527 ; gain = 2276.840 ; free physical = 22726 ; free virtual = 86090
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2026-02-07 16:57:03 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/top_kernel_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4358.164 ; gain = 21.637 ; free physical = 21934 ; free virtual = 85333
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/top_kernel_utilization_hierarchical_synth.rpt
report_utilization: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 4385.773 ; gain = 27.609 ; free physical = 19195 ; free virtual = 82681
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/top_kernel_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:05:42 ; elapsed = 00:02:13 . Memory (MB): peak = 7173.582 ; gain = 2787.809 ; free physical = 19287 ; free virtual = 83680
INFO: HLS-REPORT: Running report: report_power -file ./report/top_kernel_power_synth.rpt -xpe ./top_kernel_power.xpe
Command: report_power -file ./report/top_kernel_power_synth.rpt -xpe ./top_kernel_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:04:14 ; elapsed = 00:01:30 . Memory (MB): peak = 7689.625 ; gain = 516.043 ; free physical = 10639 ; free virtual = 76272
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/top_kernel_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
report_design_analysis: Time (s): cpu = 00:01:05 ; elapsed = 00:00:12 . Memory (MB): peak = 7689.625 ; gain = 0.000 ; free physical = 11199 ; free virtual = 75882
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/top_kernel_failfast_synth.rpt
 -I- design metrics completed in 52 seconds
 -I- DONT_TOUCH metric completed in 16 seconds
 -I- MARK_DEBUG metric completed in 9 seconds
 -I- utilization metrics completed in 25 seconds
 -I- control set metrics completed in 3 seconds
 -I- methodology check metrics completed in 65 seconds
 -I- average fanout metrics completed in 497 seconds (9 modules)
 -I- Generated file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/report/synth.AVGFO.rpt
 -I- non-FD high fanout nets completed in 61 seconds
 -I- Generated file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/report/synth.HFN.rpt
 -I- path budgeting metrics completed in 269 seconds
 -I- Generated file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/report/synth.timing_budget_LUT.rpt
 -I- Generated file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/report/synth.timing_budget_LUT.csv
 -I- Generated interactive report /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/report/synth.timing_budget_LUT.rpx
 -I- Generated file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/report/synth.timing_budget_Net.rpt
 -I- Generated file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/report/synth.timing_budget_Net.csv
 -I- Generated interactive report /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/report/synth.timing_budget_Net.rpx
#  +------------------------------------------------------------------------------------------+
#  | Design Summary                                                                           |
#  | design_1                                                                                 |
#  | xczu3eg-sbva484-1-e                                                                      |
#  +-----------------------------------------------------------+-----------+---------+--------+
#  | Criteria                                                  | Guideline | Actual  | Status |
#  +-----------------------------------------------------------+-----------+---------+--------+
#  | LUT                                                       | 70%       | 537.30% | REVIEW |
#  | FD                                                        | 50%       | 238.60% | REVIEW |
#  | LUTRAM+SRL                                                | 25%       | 254.81% | REVIEW |
#  | CARRY8                                                    | 25%       | 299.13% | REVIEW |
#  | MUXF7                                                     | 15%       | 39.54%  | REVIEW |
#  | LUT Combining                                             | 20%       | 45.95%  | REVIEW |
#  | DSP                                                       | 80%       | 8.89%   | OK     |
#  | RAMB/FIFO                                                 | 80%       | 59.49%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 34.19%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0       | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0       | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0       | OK     |
#  | Control Sets                                              | 1323      | 690     | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.27    | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 2.30    | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 5       | REVIEW |
#  +-----------------------------------------------------------+-----------+---------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0       | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0       | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0       | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0       | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0       | OK     |
#  +-----------------------------------------------------------+-----------+---------+--------+
#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 100     | REVIEW |
#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 100     | REVIEW |
#  +-----------------------------------------------------------+-----------+---------+--------+
 -I- Generated file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/report/top_kernel_failfast_synth.rpt
 -I- Number of criteria to review: 9
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 1008 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2026-02-07 17:18:19 EST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2026-02-07 17:18:19 EST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2026-02-07 17:18:19 EST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2026-02-07 17:18:21 EST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2026-02-07 17:18:25 EST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2026-02-07 17:18:25 EST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2026-02-07 17:18:25 EST
HLS EXTRACTION: synth area_totals:  0 70560 141120 360 432 0 0
HLS EXTRACTION: synth area_current: 0 379120 336712 32 257 0 10410 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 70560 LUT 379120 AVAIL_FF 141120 FF 336712 AVAIL_DSP 360 DSP 32 AVAIL_BRAM 432 BRAM 257 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 10410 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/report/verilog/top_kernel_export.rpt


Implementation tool: Xilinx Vivado v.2025.1.1
Project:             project_1
Solution:            hls
Device target:       xczu3eg-sbva484-1-e
Report date:         Sat Feb 07 17:18:25 EST 2026

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:         379120
FF:          336712
DSP:             32
BRAM:           257
URAM:             0
LATCH:            0
SRL:          10410
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      23.189
Timing not met

TIMESTAMP: HLS-REPORT: synthesis end: 2026-02-07 17:18:25 EST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 18562.547 ; gain = 0.000 ; free physical = 20070 ; free virtual = 69224
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
write_hwdef: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 18562.547 ; gain = 0.000 ; free physical = 27425 ; free virtual = 75737
[Sat Feb  7 17:19:27 2026] Launched impl_1...
Run output will be captured here: /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:32 ; elapsed = 00:01:02 . Memory (MB): peak = 18562.582 ; gain = 0.035 ; free physical = 27413 ; free virtual = 75725
[Sat Feb  7 17:19:27 2026] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2025.1.1 (64-bit)
  **** SW Build 6233196 on Thu Sep 11 21:27:11 MDT 2025
  **** IP Build 6232796 on Fri Sep 12 01:46:16 MDT 2025
  **** SharedData Build 6233195 on Thu Sep 11 17:56:43 MDT 2025
  **** Start of session at: Sat Feb  7 17:19:33 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 34731
Command: open_checkpoint /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3293.664 ; gain = 21.000 ; free physical = 31766 ; free virtual = 79914
INFO: [Netlist 29-17] Analyzing 43617 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 15 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3956.438 ; gain = 204.172 ; free physical = 38324 ; free virtual = 86528
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.31 . Memory (MB): peak = 5434.707 ; gain = 0.000 ; free physical = 33484 ; free virtual = 81862
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12476 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 32 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 3072 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 3072 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 768 instances
  RAM64M => RAM64M (RAMD64E(x4)): 312 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 5220 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2025.1.1 (64-bit) build 6233196
open_checkpoint: Time (s): cpu = 00:02:37 ; elapsed = 00:02:25 . Memory (MB): peak = 5434.742 ; gain = 3738.137 ; free physical = 32950 ; free virtual = 81329
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/2025.1.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 5586.668 ; gain = 148.992 ; free physical = 35846 ; free virtual = 84241

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 183ae5b64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5586.668 ; gain = 0.000 ; free physical = 35681 ; free virtual = 84080

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 183ae5b64

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5880.566 ; gain = 0.000 ; free physical = 34121 ; free virtual = 82541

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 183ae5b64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5880.566 ; gain = 0.000 ; free physical = 33905 ; free virtual = 82331
Phase 1 Initialization | Checksum: 183ae5b64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5880.566 ; gain = 0.000 ; free physical = 33851 ; free virtual = 82277

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 183ae5b64

Time (s): cpu = 00:01:19 ; elapsed = 00:00:22 . Memory (MB): peak = 5880.566 ; gain = 0.000 ; free physical = 28593 ; free virtual = 77216

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 183ae5b64

Time (s): cpu = 00:01:23 ; elapsed = 00:00:26 . Memory (MB): peak = 5880.566 ; gain = 0.000 ; free physical = 27413 ; free virtual = 76043
Phase 2 Timer Update And Timing Data Collection | Checksum: 183ae5b64

Time (s): cpu = 00:01:23 ; elapsed = 00:00:26 . Memory (MB): peak = 5880.566 ; gain = 0.000 ; free physical = 27332 ; free virtual = 75962

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 10 pins
INFO: [Opt 31-138] Pushed 258 inverter(s) to 6327 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 162023e93

Time (s): cpu = 00:01:45 ; elapsed = 00:00:50 . Memory (MB): peak = 5936.594 ; gain = 56.027 ; free physical = 24609 ; free virtual = 73331
Retarget | Checksum: 162023e93
INFO: [Opt 31-389] Phase Retarget created 1042 cells and removed 1301 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: f3163bd1

Time (s): cpu = 00:01:57 ; elapsed = 00:01:03 . Memory (MB): peak = 5936.594 ; gain = 56.027 ; free physical = 29176 ; free virtual = 78147
Constant propagation | Checksum: f3163bd1
INFO: [Opt 31-389] Phase Constant propagation created 3329 cells and removed 8957 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.66 . Memory (MB): peak = 5936.594 ; gain = 0.000 ; free physical = 28424 ; free virtual = 77419
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.61 . Memory (MB): peak = 5936.594 ; gain = 0.000 ; free physical = 29171 ; free virtual = 78162
Phase 5 Sweep | Checksum: bcaa2613

Time (s): cpu = 00:02:17 ; elapsed = 00:01:26 . Memory (MB): peak = 5936.594 ; gain = 56.027 ; free physical = 27507 ; free virtual = 76177
Sweep | Checksum: bcaa2613
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: bcaa2613

Time (s): cpu = 00:02:23 ; elapsed = 00:01:32 . Memory (MB): peak = 5968.609 ; gain = 88.043 ; free physical = 27125 ; free virtual = 75748
BUFG optimization | Checksum: bcaa2613
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: b5cd4f03

Time (s): cpu = 00:02:25 ; elapsed = 00:01:34 . Memory (MB): peak = 5968.609 ; gain = 88.043 ; free physical = 27073 ; free virtual = 75699
Shift Register Optimization | Checksum: b5cd4f03
INFO: [Opt 31-389] Phase Shift Register Optimization created 4 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: b5cd4f03

Time (s): cpu = 00:02:29 ; elapsed = 00:01:38 . Memory (MB): peak = 5968.609 ; gain = 88.043 ; free physical = 26240 ; free virtual = 74850
Post Processing Netlist | Checksum: b5cd4f03
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: dc965080

Time (s): cpu = 00:03:02 ; elapsed = 00:02:11 . Memory (MB): peak = 5968.609 ; gain = 88.043 ; free physical = 22235 ; free virtual = 70550

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 5968.609 ; gain = 0.000 ; free physical = 21858 ; free virtual = 70173
Phase 9.2 Verifying Netlist Connectivity | Checksum: dc965080

Time (s): cpu = 00:03:03 ; elapsed = 00:02:13 . Memory (MB): peak = 5968.609 ; gain = 88.043 ; free physical = 21765 ; free virtual = 70082
Phase 9 Finalization | Checksum: dc965080

Time (s): cpu = 00:03:03 ; elapsed = 00:02:13 . Memory (MB): peak = 5968.609 ; gain = 88.043 ; free physical = 21682 ; free virtual = 70010
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1042  |            1301  |                                              0  |
|  Constant propagation         |            3329  |            8957  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               4  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: dc965080

Time (s): cpu = 00:03:04 ; elapsed = 00:02:14 . Memory (MB): peak = 5968.609 ; gain = 88.043 ; free physical = 22039 ; free virtual = 70367

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 129 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 258
Ending PowerOpt Patch Enables Task | Checksum: 16a4188c9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8354.738 ; gain = 0.000 ; free physical = 13692 ; free virtual = 58303
Ending Power Optimization Task | Checksum: 16a4188c9

Time (s): cpu = 00:05:43 ; elapsed = 00:01:36 . Memory (MB): peak = 8354.738 ; gain = 2386.129 ; free physical = 13145 ; free virtual = 57766

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16a4188c9

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 8354.738 ; gain = 0.000 ; free physical = 13027 ; free virtual = 57649

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.34 . Memory (MB): peak = 8354.738 ; gain = 0.000 ; free physical = 13046 ; free virtual = 57671
Ending Netlist Obfuscation Task | Checksum: f6822bb1

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.47 . Memory (MB): peak = 8354.738 ; gain = 0.000 ; free physical = 12970 ; free virtual = 57600
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:09:06 ; elapsed = 00:04:02 . Memory (MB): peak = 8354.738 ; gain = 2917.062 ; free physical = 12820 ; free virtual = 57468
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:10 ; elapsed = 00:00:27 . Memory (MB): peak = 8354.738 ; gain = 0.000 ; free physical = 13080 ; free virtual = 55643
generate_parallel_reports: Time (s): cpu = 00:01:10 ; elapsed = 00:00:27 . Memory (MB): peak = 8354.738 ; gain = 0.000 ; free physical = 13080 ; free virtual = 55643
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 8354.738 ; gain = 0.000 ; free physical = 19064 ; free virtual = 61348
INFO: [Common 17-1381] The checkpoint '/nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:02:20 ; elapsed = 00:01:13 . Memory (MB): peak = 8354.738 ; gain = 0.000 ; free physical = 12549 ; free virtual = 54963
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
ERROR: [DRC UTLZ-1] Resource utilization: CARRY8 over-utilized in Top Level Design (This design requires more CARRY8 cells than are available in the target device. This design requires 26255 of such cell types but only 8820 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: FDRE over-utilized in Top Level Design (This design requires more FDRE cells than are available in the target device. This design requires 333179 of such cell types but only 141720 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: LUT as Distributed RAM over-utilized in Top Level Design (This design requires more LUT as Distributed RAM cells than are available in the target device. This design requires 62976 of such cell types but only 28800 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: LUT as Logic over-utilized in Top Level Design (This design requires more LUT as Logic cells than are available in the target device. This design requires 305438 of such cell types but only 70560 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: LUT as Memory over-utilized in Top Level Design (This design requires more LUT as Memory cells than are available in the target device. This design requires 71299 of such cell types but only 28800 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: LUT3 over-utilized in Top Level Design (This design requires more LUT3 cells than are available in the target device. This design requires 184733 of such cell types but only 141120 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: RAMD64E over-utilized in Top Level Design (This design requires more RAMD64E cells than are available in the target device. This design requires 55296 of such cell types but only 28800 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: Register as Flip Flop over-utilized in Top Level Design (This design requires more Register as Flip Flop cells than are available in the target device. This design requires 333341 of such cell types but only 141120 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
ERROR: [DRC UTLZ-1] Resource utilization: Slice Registers over-utilized in Top Level Design (This design requires more Slice Registers cells than are available in the target device. This design requires 333341 of such cell types but only 141120 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.)
INFO: [Vivado_Tcl 4-198] DRC finished with 9 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
56 Infos, 4 Warnings, 0 Critical Warnings and 10 Errors encountered.
place_design failed
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 8354.738 ; gain = 0.000 ; free physical = 11269 ; free virtual = 53591
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sat Feb  7 17:28:15 2026...
[Sat Feb  7 17:28:40 2026] impl_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'impl_1'
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:09:13 . Memory (MB): peak = 18562.582 ; gain = 0.000 ; free physical = 17760 ; free virtual = 59872
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run impl_1"
    invoked from within
"if { $has_impl } {
  # launch run impl
  if { [llength $impl_props] } {
    set_property -dict $impl_props [get_runs impl_1]
  }
  launch_runs impl_1
..."
    (file "run_vivado.tcl" line 177)
INFO: [Common 17-206] Exiting Vivado at Sat Feb  7 17:28:41 2026...
ERROR: [HLS 200-478] vivado returned an error 
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 01:06:46; Allocated memory: 18.672 MB.
command 'ap_source' returned error code
    while executing
"source /nethome/asandeep6/FPGA_ECE8893/2026_Spring/lab1/script.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 5013.35 seconds. Total CPU system time: 533.91 seconds. Total elapsed time: 4584.57 seconds; peak allocated memory: 1.836 GB.
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
