
****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:32:59 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ../catch_timing_summary.tcl
# open_checkpoint postRoute.dcp
Command: open_checkpoint postRoute.dcp
INFO: [Netlist 29-17] Analyzing 8101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockRegion.xml
Loading clock buffers from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockBuffers.xml
Loading clock placement rules from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ffg1157/Package.xml
Loading io standards from /ecad/Vivado-2014.3/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/mcml/.Xil/Vivado-19905-lazarus/dcp/mcml.xdc]
Finished Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/mcml/.Xil/Vivado-19905-lazarus/dcp/mcml.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1420.035 ; gain = 106.266 ; free physical = 9050 ; free virtual = 29973
Restored from archive | CPU: 10.330000 secs | Memory: 90.469254 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1420.035 ; gain = 106.266 ; free physical = 9050 ; free virtual = 29973
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 1420.035 ; gain = 610.508 ; free physical = 9247 ; free virtual = 29974
# puts "Report timing_summary"
Report timing_summary
# report_timing_summary
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Thu Mar 19 17:17:57 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary
| Design       : mcml
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.714      -49.275                    125                36570        0.060        0.000                      0                36570       10.450        0.000                       0                 17215  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 11.000}     22.000          45.455          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.714      -49.275                    125                36197        0.060        0.000                      0                36197       10.450        0.000                       0                 17215  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                     13.993        0.000                      0                  373        3.524        0.000                      0                  373  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          125  Failing Endpoints,  Worst Slack       -0.714ns,  Total Violation      -49.275ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.714ns  (required time - arrival time)
  Source:                 u_calc/dropSpin/scattererReflector/squareRoot1_6/one__7_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk rise@22.000ns - clk rise@0.000ns)
  Data Path Delay:        22.443ns  (logic 11.571ns (51.558%)  route 10.872ns (48.442%))
  Logic Levels:           91  (CARRY4=67 DSP48E1=2 LUT1=3 LUT2=2 LUT3=4 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.907ns = ( 25.907 - 22.000 ) 
    Source Clock Delay      (SCD):    4.414ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       1.632     4.414    u_calc/dropSpin/scattererReflector/squareRoot1_6/clk_IBUF_BUFG
    SLICE_X20Y47                                                      r  u_calc/dropSpin/scattererReflector/squareRoot1_6/one__7_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDRE (Prop_fdre_C_Q)         0.254     4.668 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/one__7_q_reg[6]/Q
                         net (fo=24, routed)          0.435     5.102    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_one__7_q_reg[6]
    SLICE_X22Y40         LUT2 (Prop_lut2_I1_O)        0.043     5.145 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[0]_i_636__0/O
                         net (fo=1, routed)           0.000     5.145    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q[0]_i_636__0
    SLICE_X22Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     5.322 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_617__0/CO[3]
                         net (fo=1, routed)           0.000     5.322    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_617__0
    SLICE_X22Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.372 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_590__0/CO[3]
                         net (fo=1, routed)           0.000     5.372    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_590__0
    SLICE_X22Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.422 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_589__0/CO[3]
                         net (fo=1, routed)           0.000     5.422    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_589__0
    SLICE_X22Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.472 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_544__0/CO[3]
                         net (fo=1, routed)           0.000     5.472    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_544__0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.522 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_543__0/CO[3]
                         net (fo=1, routed)           0.000     5.522    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_543__0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.572 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_480__0/CO[3]
                         net (fo=1, routed)           0.000     5.572    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_480__0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.622 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_479__0/CO[3]
                         net (fo=1, routed)           0.000     5.622    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_479__0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.672 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_413__0/CO[3]
                         net (fo=1, routed)           0.000     5.672    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_413__0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.722 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_412__0/CO[3]
                         net (fo=1, routed)           0.000     5.722    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_412__0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.772 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_338__0/CO[3]
                         net (fo=1, routed)           0.001     5.773    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_338__0
    SLICE_X22Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     5.920 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_337__0/O[3]
                         net (fo=2, routed)           0.519     6.439    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__82[47]
    SLICE_X23Y54         LUT4 (Prop_lut4_I0_O)        0.120     6.559 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[0]_i_251__0/O
                         net (fo=1, routed)           0.000     6.559    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q[0]_i_251__0
    SLICE_X23Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     6.746 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_157__0/CO[3]
                         net (fo=1, routed)           0.000     6.746    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_157__0
    SLICE_X23Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.795 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_96__0/CO[3]
                         net (fo=1, routed)           0.000     6.795    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_96__0
    SLICE_X23Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.844 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_56__0/CO[3]
                         net (fo=203, routed)         0.760     7.604    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__81
    SLICE_X21Y67         LUT3 (Prop_lut3_I1_O)        0.043     7.647 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[7]_i_22/O
                         net (fo=1, routed)           0.000     7.647    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_denom0[7]_i_22
    SLICE_X21Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.898 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.898    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_denom0_reg[7]_i_16
    SLICE_X21Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.947 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.947    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_denom0_reg[11]_i_16
    SLICE_X21Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.996 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.996    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_denom0_reg[15]_i_16
    SLICE_X21Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.045 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.045    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_denom0_reg[19]_i_16
    SLICE_X21Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.094 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0_reg[23]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.094    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_denom0_reg[23]_i_16
    SLICE_X21Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.143 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0_reg[27]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.143    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_denom0_reg[27]_i_16
    SLICE_X21Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.192 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0_reg[30]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.192    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_denom0_reg[30]_i_32
    SLICE_X21Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     8.345 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[35]_i_12__0/O[1]
                         net (fo=8, routed)           0.274     8.619    n_2972_u_calc
    SLICE_X19Y75         LUT1 (Prop_lut1_I0_O)        0.119     8.738 r  op__11_q[0]_i_439__0/O
                         net (fo=1, routed)           0.000     8.738    u_calc/dropSpin/scattererReflector/squareRoot1_6/I935[0]
    SLICE_X19Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     8.995 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_357__0/CO[3]
                         net (fo=1, routed)           0.000     8.995    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_357__0
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.044 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_356__0/CO[3]
                         net (fo=1, routed)           0.000     9.044    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_356__0
    SLICE_X19Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.093 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_275__0/CO[3]
                         net (fo=1, routed)           0.000     9.093    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_275__0
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.142 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_274__0/CO[3]
                         net (fo=1, routed)           0.000     9.142    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_274__0
    SLICE_X19Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.191 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_178__0/CO[3]
                         net (fo=1, routed)           0.000     9.191    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_178__0
    SLICE_X19Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     9.336 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_177__0/O[3]
                         net (fo=2, routed)           0.617     9.953    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__92[55]
    SLICE_X20Y76         LUT4 (Prop_lut4_I0_O)        0.120    10.073 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[0]_i_110__0/O
                         net (fo=1, routed)           0.000    10.073    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q[0]_i_110__0
    SLICE_X20Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173    10.246 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_57__0/CO[3]
                         net (fo=1, routed)           0.000    10.246    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_57__0
    SLICE_X20Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    10.296 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_27__0/CO[3]
                         net (fo=202, routed)         0.914    11.210    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__91
    SLICE_X39Y68         LUT3 (Prop_lut3_I1_O)        0.043    11.253 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[3]_i_15/O
                         net (fo=1, routed)           0.000    11.253    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__11_q[3]_i_15
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    11.504 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[3]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.504    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__11_q_reg[3]_i_7__0
    SLICE_X39Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.553 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[7]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.553    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__11_q_reg[7]_i_7__0
    SLICE_X39Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.602 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[11]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.602    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__11_q_reg[11]_i_7__0
    SLICE_X39Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.651 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[15]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000    11.651    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__11_q_reg[15]_i_7__0
    SLICE_X39Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    11.804 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[19]_i_7__0/O[1]
                         net (fo=9, routed)           0.526    12.330    n_3049_u_calc
    SLICE_X23Y74         LUT1 (Prop_lut1_I0_O)        0.119    12.449 r  op__11_q[0]_i_524__0/O
                         net (fo=1, routed)           0.000    12.449    u_calc/dropSpin/scattererReflector/squareRoot1_6/I962[0]
    SLICE_X23Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    12.706 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_451__0/CO[3]
                         net (fo=1, routed)           0.007    12.713    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_451__0
    SLICE_X23Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.762 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_450__0/CO[3]
                         net (fo=1, routed)           0.000    12.762    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_450__0
    SLICE_X23Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.811 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_376__0/CO[3]
                         net (fo=1, routed)           0.000    12.811    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_376__0
    SLICE_X23Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.860 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_375__0/CO[3]
                         net (fo=1, routed)           0.000    12.860    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_375__0
    SLICE_X23Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.909 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_300__0/CO[3]
                         net (fo=1, routed)           0.000    12.909    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_300__0
    SLICE_X23Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.958 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_299__0/CO[3]
                         net (fo=1, routed)           0.000    12.958    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_299__0
    SLICE_X23Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.007 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_218__0/CO[3]
                         net (fo=1, routed)           0.000    13.007    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_218__0
    SLICE_X23Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.056 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_217__0/CO[3]
                         net (fo=1, routed)           0.000    13.056    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_217__0
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.105 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_129__0/CO[3]
                         net (fo=1, routed)           0.000    13.105    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_129__0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.154 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_128__0/CO[3]
                         net (fo=1, routed)           0.000    13.154    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_128__0
    SLICE_X23Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    13.203 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_76__0/CO[3]
                         net (fo=1, routed)           0.000    13.203    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_76__0
    SLICE_X23Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    13.348 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_75__0/O[3]
                         net (fo=2, routed)           0.737    14.085    u_calc/dropSpin/scattererReflector/squareRoot1_6/op__102[63]
    SLICE_X23Y69         LUT4 (Prop_lut4_I0_O)        0.120    14.205 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q[0]_i_33__0/O
                         net (fo=1, routed)           0.000    14.205    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q[0]_i_33__0
    SLICE_X23Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    14.392 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/op__11_q_reg[0]_i_14__0/CO[3]
                         net (fo=201, routed)         0.882    15.274    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_op__11_q_reg[0]_i_14__0
    SLICE_X37Y61         LUT3 (Prop_lut3_I1_O)        0.043    15.317 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q[7]_i_11__0/O
                         net (fo=1, routed)           0.000    15.317    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__11_q[7]_i_11__0
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251    15.568 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.568    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__11_q_reg[7]_i_2__0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.617 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[11]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.617    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__11_q_reg[11]_i_2__0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.666 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.666    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__11_q_reg[15]_i_2__0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.715 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[19]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.715    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__11_q_reg[19]_i_2__0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.764 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[23]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.764    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__11_q_reg[23]_i_2__0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    15.813 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[27]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    15.813    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_res__11_q_reg[27]_i_2__0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    15.958 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/res__11_q_reg[31]_i_2__0/O[3]
                         net (fo=9, routed)           0.631    16.589    u_calc/dropSpin/scattererReflector/squareRoot1_6/O19[13]
    SLICE_X18Y72         LUT5 (Prop_lut5_I0_O)        0.120    16.709 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_12/O
                         net (fo=1, routed)           0.220    16.929    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_denom0[31]_i_12
    SLICE_X18Y73         LUT5 (Prop_lut5_I2_O)        0.043    16.972 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_4/O
                         net (fo=1, routed)           0.170    17.143    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_denom0[31]_i_4
    SLICE_X18Y74         LUT5 (Prop_lut5_I2_O)        0.043    17.186 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_2/O
                         net (fo=16, routed)          0.187    17.373    u_calc/dropSpin/scattererReflector/squareRoot1_6/n_0_denom0[31]_i_2
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.043    17.416 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_1/O
                         net (fo=74, routed)          0.242    17.658    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/sqrtResult1_6[31]
    SLICE_X13Y74         LUT5 (Prop_lut5_I3_O)        0.043    17.701 f  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_163/O
                         net (fo=1, routed)           0.540    18.241    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/n_0_c_tmp1_i_163
    SLICE_X16Y77         LUT6 (Prop_lut6_I5_O)        0.043    18.284 f  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_74__13/O
                         net (fo=65, routed)          0.350    18.633    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/scatterer_0/div_overflow
    SLICE_X18Y78         LUT6 (Prop_lut6_I4_O)        0.043    18.676 r  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_59__15/O
                         net (fo=1, routed)           0.000    18.676    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/n_0_c_tmp1_i_59__15
    SLICE_X18Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    18.922 r  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_38__12/CO[3]
                         net (fo=1, routed)           0.000    18.922    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/n_0_c_tmp1_i_38__12
    SLICE_X18Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    18.972 r  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_37__9/CO[3]
                         net (fo=1, routed)           0.000    18.972    u_calc/dropSpin/scattererReflector/divide1_16/div_temp/n_0_c_tmp1_i_37__9
    SLICE_X18Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    19.074 r  u_calc/dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_36__21/O[0]
                         net (fo=1, routed)           0.272    19.347    u_calc/dropSpin/scattererReflector/squareRoot1_6/b_tmp0__0__1[12]
    SLICE_X20Y80         LUT3 (Prop_lut3_I0_O)        0.119    19.466 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/c_tmp1_i_5__37/O
                         net (fo=2, routed)           0.357    19.823    u_calc/dropSpin/scattererReflector/multiplier2_36/B[12]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      2.517    22.340 r  u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1/multiplier2_36/c_tmp1/PCOUT[47]
                         net (fo=1, routed)           0.000    22.340    u_calc/dropSpin/scattererReflector/multiplier2_36/n_106_c_tmp1/multiplier2_36/c_tmp1
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.938    23.278 r  u_calc/dropSpin/scattererReflector/multiplier2_36/c_tmp1__0/multiplier2_36/c_tmp1/P[0]
                         net (fo=1, routed)           0.579    23.857    u_calc/dropSpin/scattererReflector/multiplier2_36/n_105_c_tmp1__0/multiplier2_36/c_tmp1
    SLICE_X20Y85         LUT2 (Prop_lut2_I1_O)        0.043    23.900 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[20]_i_10/O
                         net (fo=1, routed)           0.000    23.900    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient[20]_i_10
    SLICE_X20Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177    24.077 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[20]_i_4/CO[3]
                         net (fo=1, routed)           0.000    24.077    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient_reg[20]_i_4
    SLICE_X20Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    24.229 f  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[24]_i_4/O[1]
                         net (fo=2, routed)           0.311    24.540    u_calc/dropSpin/scattererReflector/multiplier2_36/in[21]
    SLICE_X22Y88         LUT1 (Prop_lut1_I0_O)        0.121    24.661 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[24]_i_7/O
                         net (fo=1, routed)           0.000    24.661    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient[24]_i_7
    SLICE_X22Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    24.907 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.907    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient_reg[24]_i_3
    SLICE_X22Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    24.957 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.957    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient_reg[28]_i_3
    SLICE_X22Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.007 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.007    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient_reg[30]_i_19
    SLICE_X22Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.057 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[22]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.057    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uy_transmitted_reg[22]_i_3
    SLICE_X22Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.107 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted_reg[26]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.107    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uy_transmitted_reg[26]_i_3
    SLICE_X22Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.157 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.157    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient_reg[31]_i_4
    SLICE_X22Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    25.309 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient_reg[31]_i_2/O[1]
                         net (fo=3, routed)           0.378    25.687    u_calc/dropSpin/scattererReflector/multiplier2_36/O2[45]
    SLICE_X23Y91         LUT6 (Prop_lut6_I1_O)        0.121    25.808 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_17/O
                         net (fo=1, routed)           0.406    26.214    u_calc/dropSpin/scattererReflector/multiplier2_36/n_0_o_uyQuotient[30]_i_17
    SLICE_X23Y88         LUT6 (Prop_lut6_I4_O)        0.043    26.257 r  u_calc/dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_4/O
                         net (fo=31, routed)          0.557    26.813    u_calc/dropSpin/scattererReflector/squareRoot1_6/I47
    SLICE_X36Y87         LUT6 (Prop_lut6_I3_O)        0.043    26.856 r  u_calc/dropSpin/scattererReflector/squareRoot1_6/o_uyQuotient[17]_i_1/O
                         net (fo=1, routed)           0.000    26.856    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/I1[17]
    SLICE_X36Y87         FDRE                                         r  u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       22.000    22.000 r  
    AL31                                              0.000    22.000 r  clk
                         net (fo=0)                   0.000    22.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490    22.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005    24.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       1.340    25.907    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/clk_IBUF_BUFG
    SLICE_X36Y87                                                      r  u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[17]/C
                         clock pessimism              0.238    26.146    
                         clock uncertainty           -0.035    26.110    
    SLICE_X36Y87         FDRE (Setup_fdre_C_D)        0.032    26.142    u_calc/dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[17]
  -------------------------------------------------------------------
                         required time                         26.142    
                         arrival time                         -26.856    
  -------------------------------------------------------------------
                         slack                                 -0.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_calc/mover/uz_mover_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/boundaryChecker/r_uz__27_reg[5]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.641%)  route 0.097ns (49.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.680     1.935    u_calc/mover/clk_IBUF_BUFG
    SLICE_X83Y94                                                      r  u_calc/mover/uz_mover_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_fdre_C_Q)         0.100     2.035 r  u_calc/mover/uz_mover_reg[5]/Q
                         net (fo=2, routed)           0.097     2.133    u_calc/boundaryChecker/Q[5]
    SLICE_X86Y94         SRLC32E                                      r  u_calc/boundaryChecker/r_uz__27_reg[5]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.923     2.419    u_calc/boundaryChecker/clk_IBUF_BUFG
    SLICE_X86Y94                                                      r  u_calc/boundaryChecker/r_uz__27_reg[5]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r/CLK
                         clock pessimism             -0.448     1.970    
    SLICE_X86Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.072    u_calc/boundaryChecker/r_uz__27_reg[5]_srl28___u_calc_boundaryChecker_r_sleftz__58_reg_r
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 11 }
Period:             22.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.091     22.000  19.909  RAMB36_X10Y7   absorptionMatrix/ram/mem_reg_0_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550     11.000  10.450  SLICE_X104Y90  u_calc/boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_54_q_reg[49]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.550     11.000  10.450  SLICE_X98Y80   u_calc/boundaryChecker/r_sz__57_reg[15]_srl27___u_calc_boundaryChecker_r_sleftz__57_reg_r/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       13.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.524ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.993ns  (required time - arrival time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u4/r_s2_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.000ns  (clk rise@22.000ns - clk rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 0.254ns (3.429%)  route 7.154ns (96.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.711ns = ( 25.711 - 22.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       1.519     4.301    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.254     4.555 f  reset_calculator_reg/Q
                         net (fo=4551, routed)        7.154    11.709    u_calc/rand_u4/reset_calculator
    SLICE_X81Y135        FDCE                                         f  u_calc/rand_u4/r_s2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       22.000    22.000 r  
    AL31                                              0.000    22.000 r  clk
                         net (fo=0)                   0.000    22.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.490    22.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005    24.495    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       1.144    25.711    u_calc/rand_u4/clk_IBUF_BUFG
    SLICE_X81Y135                                                     r  u_calc/rand_u4/r_s2_reg[15]/C
                         clock pessimism              0.232    25.944    
                         clock uncertainty           -0.035    25.908    
    SLICE_X81Y135        FDCE (Recov_fdce_C_CLR)     -0.206    25.702    u_calc/rand_u4/r_s2_reg[15]
  -------------------------------------------------------------------
                         required time                         25.702    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                 13.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.524ns  (arrival time - required time)
  Source:                 reset_calculator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            u_calc/rand_u1/r_s1_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.118ns (3.352%)  route 3.402ns (96.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.712     1.967    clk_IBUF_BUFG
    SLICE_X2Y78                                                       r  reset_calculator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.118     2.085 f  reset_calculator_reg/Q
                         net (fo=4551, routed)        3.402     5.488    u_calc/rand_u1/reset_calculator
    SLICE_X81Y126        FDCE                                         f  u_calc/rand_u1/r_s1_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=17214, routed)       0.805     2.301    u_calc/rand_u1/clk_IBUF_BUFG
    SLICE_X81Y126                                                     r  u_calc/rand_u1/r_s1_reg[18]/C
                         clock pessimism             -0.268     2.032    
    SLICE_X81Y126        FDCE (Remov_fdce_C_CLR)     -0.069     1.963    u_calc/rand_u1/r_s1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           5.488    
  -------------------------------------------------------------------
                         slack                                  3.524    





report_timing_summary: Time (s): cpu = 00:01:15 ; elapsed = 00:00:25 . Memory (MB): peak = 2282.953 ; gain = 862.918 ; free physical = 8523 ; free virtual = 29249
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 19 17:17:58 2015...
