// riscv-arch-test target environment shared by Lish and Spike:
// both terminate via the HTIF tohost protocol and take software interrupts
// from a CLINT at 0x0200_0000, so one compiled binary serves DUT and
// reference alike (signatures must then match bit-for-bit).
#ifndef _COMPLIANCE_MODEL_H
#define _COMPLIANCE_MODEL_H

#define RVMODEL_DATA_SECTION                                            \
  .pushsection .tohost, "aw", @progbits;                                \
  .align 8;                                                             \
  .global tohost;                                                       \
  tohost:                                                               \
  .dword 0;                                                             \
  .align 8;                                                             \
  .global fromhost;                                                     \
  fromhost:                                                             \
  .dword 0;                                                             \
  .popsection;                                                          \
  .align 8;                                                             \
  .global begin_regstate;                                               \
  begin_regstate:                                                       \
  .word 128;                                                            \
  .align 8;                                                             \
  .global end_regstate;                                                 \
  end_regstate:                                                         \
  .word 4;

// Test done: signal success through tohost and spin.
#define RVMODEL_HALT                                                    \
  li x1, 1;                                                             \
  write_tohost:                                                         \
  la x3, tohost;                                                        \
  sw x1, 0(x3);                                                         \
  sw x0, 4(x3);                                                         \
  j write_tohost;

#define RVMODEL_BOOT

#define RVMODEL_DATA_BEGIN                                              \
  RVMODEL_DATA_SECTION                                                  \
  .align 4;                                                             \
  .global begin_signature;                                              \
  begin_signature:

#define RVMODEL_DATA_END                                                \
  .align 4;                                                             \
  .global end_signature;                                                \
  end_signature:

// No console I/O in the test environment.
#define RVMODEL_IO_INIT
#define RVMODEL_IO_WRITE_STR(_R, _STR)
#define RVMODEL_IO_CHECK()
#define RVMODEL_IO_ASSERT_GPR_EQ(_S, _R, _I)
#define RVMODEL_IO_ASSERT_SFPR_EQ(_F, _R, _I)
#define RVMODEL_IO_ASSERT_DFPR_EQ(_D, _R, _I)

// Machine software interrupt via CLINT msip (hart 0 @ 0x0200_0000).
#define RVMODEL_SET_MSW_INT                                             \
  li t1, 1;                                                             \
  li t2, 0x2000000;                                                     \
  sw t1, 0(t2);

#define RVMODEL_CLEAR_MSW_INT                                           \
  li t2, 0x2000000;                                                     \
  sw x0, 0(t2);

#define RVMODEL_CLEAR_MTIMER_INT
#define RVMODEL_CLEAR_MEXT_INT

#endif // _COMPLIANCE_MODEL_H
