#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* SW2 */
SW2__0__DR EQU CYREG_GPIO_PRT2_DR
SW2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SW2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SW2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SW2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SW2__0__HSIOM_MASK EQU 0xF0000000
SW2__0__HSIOM_SHIFT EQU 28
SW2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2__0__INTR EQU CYREG_GPIO_PRT2_INTR
SW2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SW2__0__MASK EQU 0x80
SW2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SW2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SW2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SW2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SW2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SW2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SW2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SW2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SW2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SW2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SW2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SW2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SW2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SW2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SW2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SW2__0__PC EQU CYREG_GPIO_PRT2_PC
SW2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SW2__0__PORT EQU 2
SW2__0__PS EQU CYREG_GPIO_PRT2_PS
SW2__0__SHIFT EQU 7
SW2__DR EQU CYREG_GPIO_PRT2_DR
SW2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SW2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SW2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SW2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2__INTR EQU CYREG_GPIO_PRT2_INTR
SW2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SW2__MASK EQU 0x80
SW2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SW2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SW2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SW2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SW2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SW2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SW2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SW2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SW2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SW2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SW2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SW2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SW2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SW2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SW2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SW2__PC EQU CYREG_GPIO_PRT2_PC
SW2__PC2 EQU CYREG_GPIO_PRT2_PC2
SW2__PORT EQU 2
SW2__PS EQU CYREG_GPIO_PRT2_PS
SW2__SHIFT EQU 7
SW2__SNAP EQU CYREG_GPIO_PRT2_INTR

/* SW2_Interrupt */
SW2_Interrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SW2_Interrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SW2_Interrupt__INTC_MASK EQU 0x04
SW2_Interrupt__INTC_NUMBER EQU 2
SW2_Interrupt__INTC_PRIOR_MASK EQU 0xC00000
SW2_Interrupt__INTC_PRIOR_NUM EQU 1
SW2_Interrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
SW2_Interrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SW2_Interrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
Clock_1__DIV_ID EQU 0x00000040
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Led_Red */
Led_Red__0__DR EQU CYREG_GPIO_PRT2_DR
Led_Red__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Led_Red__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Led_Red__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Led_Red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Led_Red__0__HSIOM_MASK EQU 0x0F000000
Led_Red__0__HSIOM_SHIFT EQU 24
Led_Red__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Led_Red__0__INTR EQU CYREG_GPIO_PRT2_INTR
Led_Red__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Led_Red__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Led_Red__0__MASK EQU 0x40
Led_Red__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Led_Red__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Led_Red__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Led_Red__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Led_Red__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Led_Red__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Led_Red__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Led_Red__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Led_Red__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Led_Red__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Led_Red__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Led_Red__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Led_Red__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Led_Red__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Led_Red__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Led_Red__0__PC EQU CYREG_GPIO_PRT2_PC
Led_Red__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Led_Red__0__PORT EQU 2
Led_Red__0__PS EQU CYREG_GPIO_PRT2_PS
Led_Red__0__SHIFT EQU 6
Led_Red__DR EQU CYREG_GPIO_PRT2_DR
Led_Red__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Led_Red__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Led_Red__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Led_Red__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Led_Red__INTR EQU CYREG_GPIO_PRT2_INTR
Led_Red__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Led_Red__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Led_Red__MASK EQU 0x40
Led_Red__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Led_Red__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Led_Red__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Led_Red__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Led_Red__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Led_Red__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Led_Red__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Led_Red__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Led_Red__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Led_Red__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Led_Red__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Led_Red__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Led_Red__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Led_Red__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Led_Red__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Led_Red__PC EQU CYREG_GPIO_PRT2_PC
Led_Red__PC2 EQU CYREG_GPIO_PRT2_PC2
Led_Red__PORT EQU 2
Led_Red__PS EQU CYREG_GPIO_PRT2_PS
Led_Red__SHIFT EQU 6

/* TCPWM_1_cy_m0s8_tcpwm_1 */
TCPWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
TCPWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
TCPWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
TCPWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
TCPWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
TCPWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
TCPWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
TCPWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
TCPWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
TCPWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
TCPWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Led_Blue */
Led_Blue__0__DR EQU CYREG_GPIO_PRT3_DR
Led_Blue__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Led_Blue__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Led_Blue__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Led_Blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Led_Blue__0__HSIOM_MASK EQU 0xF0000000
Led_Blue__0__HSIOM_SHIFT EQU 28
Led_Blue__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Led_Blue__0__INTR EQU CYREG_GPIO_PRT3_INTR
Led_Blue__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Led_Blue__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Led_Blue__0__MASK EQU 0x80
Led_Blue__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Led_Blue__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Led_Blue__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Led_Blue__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Led_Blue__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Led_Blue__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Led_Blue__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Led_Blue__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Led_Blue__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Led_Blue__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Led_Blue__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Led_Blue__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Led_Blue__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Led_Blue__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Led_Blue__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Led_Blue__0__PC EQU CYREG_GPIO_PRT3_PC
Led_Blue__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Led_Blue__0__PORT EQU 3
Led_Blue__0__PS EQU CYREG_GPIO_PRT3_PS
Led_Blue__0__SHIFT EQU 7
Led_Blue__DR EQU CYREG_GPIO_PRT3_DR
Led_Blue__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Led_Blue__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Led_Blue__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Led_Blue__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Led_Blue__INTR EQU CYREG_GPIO_PRT3_INTR
Led_Blue__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Led_Blue__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Led_Blue__MASK EQU 0x80
Led_Blue__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Led_Blue__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Led_Blue__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Led_Blue__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Led_Blue__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Led_Blue__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Led_Blue__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Led_Blue__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Led_Blue__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Led_Blue__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Led_Blue__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Led_Blue__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Led_Blue__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Led_Blue__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Led_Blue__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Led_Blue__PC EQU CYREG_GPIO_PRT3_PC
Led_Blue__PC2 EQU CYREG_GPIO_PRT3_PC2
Led_Blue__PORT EQU 3
Led_Blue__PS EQU CYREG_GPIO_PRT3_PS
Led_Blue__SHIFT EQU 7

/* tc_isr_1 */
tc_isr_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
tc_isr_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
tc_isr_1__INTC_MASK EQU 0x20000
tc_isr_1__INTC_NUMBER EQU 17
tc_isr_1__INTC_PRIOR_MASK EQU 0xC000
tc_isr_1__INTC_PRIOR_NUM EQU 3
tc_isr_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
tc_isr_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
tc_isr_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Led_Green */
Led_Green__0__DR EQU CYREG_GPIO_PRT3_DR
Led_Green__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Led_Green__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Led_Green__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Led_Green__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Led_Green__0__HSIOM_MASK EQU 0x0F000000
Led_Green__0__HSIOM_SHIFT EQU 24
Led_Green__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Led_Green__0__INTR EQU CYREG_GPIO_PRT3_INTR
Led_Green__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Led_Green__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Led_Green__0__MASK EQU 0x40
Led_Green__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Led_Green__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Led_Green__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Led_Green__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Led_Green__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Led_Green__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Led_Green__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Led_Green__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Led_Green__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Led_Green__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Led_Green__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Led_Green__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Led_Green__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Led_Green__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Led_Green__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Led_Green__0__PC EQU CYREG_GPIO_PRT3_PC
Led_Green__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Led_Green__0__PORT EQU 3
Led_Green__0__PS EQU CYREG_GPIO_PRT3_PS
Led_Green__0__SHIFT EQU 6
Led_Green__DR EQU CYREG_GPIO_PRT3_DR
Led_Green__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Led_Green__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Led_Green__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Led_Green__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Led_Green__INTR EQU CYREG_GPIO_PRT3_INTR
Led_Green__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Led_Green__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Led_Green__MASK EQU 0x40
Led_Green__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Led_Green__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Led_Green__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Led_Green__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Led_Green__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Led_Green__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Led_Green__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Led_Green__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Led_Green__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Led_Green__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Led_Green__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Led_Green__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Led_Green__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Led_Green__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Led_Green__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Led_Green__PC EQU CYREG_GPIO_PRT3_PC
Led_Green__PC2 EQU CYREG_GPIO_PRT3_PC2
Led_Green__PORT EQU 3
Led_Green__PS EQU CYREG_GPIO_PRT3_PS
Led_Green__SHIFT EQU 6

/* SW_Tx_UART_tx */
SW_Tx_UART_tx__0__DR EQU CYREG_GPIO_PRT1_DR
SW_Tx_UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SW_Tx_UART_tx__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SW_Tx_UART_tx__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SW_Tx_UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SW_Tx_UART_tx__0__HSIOM_MASK EQU 0x00F00000
SW_Tx_UART_tx__0__HSIOM_SHIFT EQU 20
SW_Tx_UART_tx__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW_Tx_UART_tx__0__INTR EQU CYREG_GPIO_PRT1_INTR
SW_Tx_UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW_Tx_UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SW_Tx_UART_tx__0__MASK EQU 0x20
SW_Tx_UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW_Tx_UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW_Tx_UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW_Tx_UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW_Tx_UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW_Tx_UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW_Tx_UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW_Tx_UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW_Tx_UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW_Tx_UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW_Tx_UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW_Tx_UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW_Tx_UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW_Tx_UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW_Tx_UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW_Tx_UART_tx__0__PC EQU CYREG_GPIO_PRT1_PC
SW_Tx_UART_tx__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SW_Tx_UART_tx__0__PORT EQU 1
SW_Tx_UART_tx__0__PS EQU CYREG_GPIO_PRT1_PS
SW_Tx_UART_tx__0__SHIFT EQU 5
SW_Tx_UART_tx__DR EQU CYREG_GPIO_PRT1_DR
SW_Tx_UART_tx__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SW_Tx_UART_tx__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SW_Tx_UART_tx__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SW_Tx_UART_tx__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW_Tx_UART_tx__INTR EQU CYREG_GPIO_PRT1_INTR
SW_Tx_UART_tx__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SW_Tx_UART_tx__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SW_Tx_UART_tx__MASK EQU 0x20
SW_Tx_UART_tx__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
SW_Tx_UART_tx__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
SW_Tx_UART_tx__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
SW_Tx_UART_tx__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
SW_Tx_UART_tx__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
SW_Tx_UART_tx__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
SW_Tx_UART_tx__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
SW_Tx_UART_tx__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
SW_Tx_UART_tx__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
SW_Tx_UART_tx__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
SW_Tx_UART_tx__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
SW_Tx_UART_tx__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
SW_Tx_UART_tx__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
SW_Tx_UART_tx__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
SW_Tx_UART_tx__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
SW_Tx_UART_tx__PC EQU CYREG_GPIO_PRT1_PC
SW_Tx_UART_tx__PC2 EQU CYREG_GPIO_PRT1_PC2
SW_Tx_UART_tx__PORT EQU 1
SW_Tx_UART_tx__PS EQU CYREG_GPIO_PRT1_PS
SW_Tx_UART_tx__SHIFT EQU 5

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 12000000
CYDEV_BCLK__HFCLK__KHZ EQU 12000
CYDEV_BCLK__HFCLK__MHZ EQU 12
CYDEV_BCLK__SYSCLK__HZ EQU 12000000
CYDEV_BCLK__SYSCLK__KHZ EQU 12000
CYDEV_BCLK__SYSCLK__MHZ EQU 12
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E09119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
