$date
	Sun Oct 23 09:35:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#885583
b110 !
1"
#885586
b110 &
b110 %
1$
#885587
0"
#885590
b11 &
b11 %
#885594
b1010 &
b1010 %
#885598
b101 &
b101 %
#885602
b10000 &
b10000 %
#885606
b1000 &
b1000 %
#885610
b100 &
b100 %
#885614
b10 &
b10 %
#885618
b1 &
b1 %
1#
#885622
b0 &
0#
b0 %
0$
#1969515
b1010 !
1"
#1969518
b1010 &
b1010 %
1$
#1969519
0"
#1969522
b101 &
b101 %
#1969526
b10000 &
b10000 %
#1969530
b1000 &
b1000 %
#1969534
b100 &
b100 %
#1969538
b10 &
b10 %
#1969542
b1 &
1#
b1 %
#1969546
b0 &
b0 %
0#
0$
#2922593
b10101 !
1"
#2922594
b10101 &
b10101 %
1$
#2922595
0"
#2922598
b1000000 &
b1000000 %
#2922602
b100000 &
b100000 %
#2922606
b10000 &
b10000 %
#2922610
b1000 &
b1000 %
#2922614
b100 &
b100 %
#2922618
b10 &
b10 %
#2922622
b1 &
1#
b1 %
#2922626
b0 &
b0 %
0#
0$
#4500012
