{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1478872342702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1478872342717 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 14:52:20 2016 " "Processing started: Fri Nov 11 14:52:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1478872342717 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872342717 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off raytracing -c raytracing " "Command: quartus_map --read_settings_files=on --write_settings_files=off raytracing -c raytracing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872342717 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1478872344767 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "raytracing.qsys " "Elaborating Qsys system entity \"raytracing.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478872392691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:28 Progress: Loading quartus/raytracing.qsys " "2016.11.11.14:53:28 Progress: Loading quartus/raytracing.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872408425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:30 Progress: Reading input file " "2016.11.11.14:53:30 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872410460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:31 Progress: Adding altpll \[altpll 16.0\] " "2016.11.11.14:53:31 Progress: Adding altpll \[altpll 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872411040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:36 Progress: Parameterizing module altpll " "2016.11.11.14:53:36 Progress: Parameterizing module altpll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872416692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:36 Progress: Adding ci_div \[ci_div 1.0\] " "2016.11.11.14:53:36 Progress: Adding ci_div \[ci_div 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872416715 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:37 Progress: Parameterizing module ci_div " "2016.11.11.14:53:37 Progress: Parameterizing module ci_div" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872417072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:37 Progress: Adding ci_mul \[ci_mul 1.0\] " "2016.11.11.14:53:37 Progress: Adding ci_mul \[ci_mul 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872417076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:37 Progress: Parameterizing module ci_mul " "2016.11.11.14:53:37 Progress: Parameterizing module ci_mul" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872417228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:37 Progress: Adding clk_50 \[clock_source 16.0\] " "2016.11.11.14:53:37 Progress: Adding clk_50 \[clock_source 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872417230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:37 Progress: Parameterizing module clk_50 " "2016.11.11.14:53:37 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872417676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:37 Progress: Adding clock_bridge \[altera_clock_bridge 16.0\] " "2016.11.11.14:53:37 Progress: Adding clock_bridge \[altera_clock_bridge 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872417678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:37 Progress: Parameterizing module clock_bridge " "2016.11.11.14:53:37 Progress: Parameterizing module clock_bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872417781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:37 Progress: Adding framereader \[alt_vip_vfr 14.0\] " "2016.11.11.14:53:37 Progress: Adding framereader \[alt_vip_vfr 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872417786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:38 Progress: Parameterizing module framereader " "2016.11.11.14:53:38 Progress: Parameterizing module framereader" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872418545 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.0\] " "2016.11.11.14:53:38 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872418551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:38 Progress: Parameterizing module jtag_uart " "2016.11.11.14:53:38 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872418701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:38 Progress: Adding ltm \[alt_vip_itc 14.0\] " "2016.11.11.14:53:38 Progress: Adding ltm \[alt_vip_itc 14.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872418704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:39 Progress: Parameterizing module ltm " "2016.11.11.14:53:39 Progress: Parameterizing module ltm" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872419136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:39 Progress: Adding mm_avalon_sqrt_0 \[mm_avalon_sqrt 1.0\] " "2016.11.11.14:53:39 Progress: Adding mm_avalon_sqrt_0 \[mm_avalon_sqrt 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872419140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:39 Progress: Parameterizing module mm_avalon_sqrt_0 " "2016.11.11.14:53:39 Progress: Parameterizing module mm_avalon_sqrt_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872419224 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:39 Progress: Adding nios2 \[altera_nios2_gen2 16.0\] " "2016.11.11.14:53:39 Progress: Adding nios2 \[altera_nios2_gen2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872419226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:39 Progress: Parameterizing module nios2 " "2016.11.11.14:53:39 Progress: Parameterizing module nios2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872419675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:39 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 16.0\] " "2016.11.11.14:53:39 Progress: Adding onchip_ram \[altera_avalon_onchip_memory2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872419689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:39 Progress: Parameterizing module onchip_ram " "2016.11.11.14:53:39 Progress: Parameterizing module onchip_ram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872419803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:39 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.0\] " "2016.11.11.14:53:39 Progress: Adding sdram \[altera_avalon_new_sdram_controller 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872419986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:40 Progress: Parameterizing module sdram " "2016.11.11.14:53:40 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872420068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:40 Progress: Adding systimer \[altera_avalon_timer 16.0\] " "2016.11.11.14:53:40 Progress: Adding systimer \[altera_avalon_timer 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872420071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:40 Progress: Parameterizing module systimer " "2016.11.11.14:53:40 Progress: Parameterizing module systimer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872420174 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:40 Progress: Building connections " "2016.11.11.14:53:40 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872420179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:40 Progress: Parameterizing connections " "2016.11.11.14:53:40 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872420966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:40 Progress: Validating " "2016.11.11.14:53:40 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872420975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.11.11.14:53:43 Progress: Done reading input file " "2016.11.11.14:53:43 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872423441 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Raytracing.framereader: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd " "Raytracing.framereader: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera_lite/16.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872426087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raytracing.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Raytracing.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872426087 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Raytracing.altpll: altpll.scandone_conduit must be exported, or connected to a matching conduit. " "Raytracing.altpll: altpll.scandone_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872426093 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Raytracing.altpll: altpll.scandata_conduit must be exported, or connected to a matching conduit. " "Raytracing.altpll: altpll.scandata_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872426094 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Raytracing.altpll: altpll.configupdate_conduit must be exported, or connected to a matching conduit. " "Raytracing.altpll: altpll.configupdate_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872426110 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Raytracing.altpll: altpll.scandataout_conduit must be exported, or connected to a matching conduit. " "Raytracing.altpll: altpll.scandataout_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872426110 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Raytracing.altpll: altpll.scanclkena_conduit must be exported, or connected to a matching conduit. " "Raytracing.altpll: altpll.scanclkena_conduit must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872426110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raytracing: Generating raytracing \"raytracing\" for QUARTUS_SYNTH " "Raytracing: Generating raytracing \"raytracing\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872429212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872434835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink0 " "Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_005.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872434946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux_001.sink2 " "Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux_001.sink2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872434960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux_001.sink5 " "Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux_001.sink5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872434976 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Raytracing: \"No matching role found for nios2_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\" " "Raytracing: \"No matching role found for nios2_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872441667 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Raytracing: \"No matching role found for nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "Raytracing: \"No matching role found for nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872441668 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Raytracing: \"No matching role found for nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "Raytracing: \"No matching role found for nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872441668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll: Error while generating raytracing_altpll.v : 1 : Illegal port or parameter name scandone " "Altpll: Error while generating raytracing_altpll.v : 1 : Illegal port or parameter name scandone" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Illegal port or parameter name scanclkena " "Illegal port or parameter name scanclkena" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Illegal port or parameter name scandataout " "Illegal port or parameter name scandataout" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Illegal port or parameter name configupdate " "Illegal port or parameter name configupdate" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Illegal port or parameter name scandata " "Illegal port or parameter name scandata" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Child process exited abnormally " "Child process exited abnormally" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll: Illegal port or parameter name scandone " "Altpll: Illegal port or parameter name scandone" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Illegal port or parameter name scanclkena " "Illegal port or parameter name scanclkena" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Illegal port or parameter name scandataout " "Illegal port or parameter name scandataout" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Illegal port or parameter name configupdate " "Illegal port or parameter name configupdate" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Illegal port or parameter name scandata " "Illegal port or parameter name scandata" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Child process exited abnormally " "Child process exited abnormally" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    while executing " "    while executing" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "\"exec C:/altera_lite/16.0/quartus/bin64/clearbox altpll_avalon device_family=CYCLONEIVE CBX_FILE=raytracing_altpll.v -f cbxcmdln_1478872443177742\" " "\"exec C:/altera_lite/16.0/quartus/bin64/clearbox altpll_avalon device_family=CYCLONEIVE CBX_FILE=raytracing_altpll.v -f cbxcmdln_1478872443177742\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    (\"eval\" body line 1) " "    (\"eval\" body line 1)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "    invoked from within " "    invoked from within" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "\"eval exec \$cbx_cmd \" " "\"eval exec \$cbx_cmd \"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872445552 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Altpll: File C:/Users/Florian/AppData/Local/Temp/alt7116_1201362699646336000.dir/0001_sopcgen/raytracing_altpll.v written by generation callback did not contain a module called raytracing_altpll " "Altpll: File C:/Users/Florian/AppData/Local/Temp/alt7116_1201362699646336000.dir/0001_sopcgen/raytracing_altpll.v written by generation callback did not contain a module called raytracing_altpll" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872447290 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Altpll: C:\\Users\\Florian\\AppData\\Local\\Temp\\alt7116_1201362699646336000.dir\\0001_sopcgen\\raytracing_altpll.v (Das System kann die angegebene Datei nicht finden) " "Altpll: C:\\Users\\Florian\\AppData\\Local\\Temp\\alt7116_1201362699646336000.dir\\0001_sopcgen\\raytracing_altpll.v (Das System kann die angegebene Datei nicht finden)" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872447292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll: \"raytracing\" instantiated altpll \"altpll\" " "Altpll: \"raytracing\" instantiated altpll \"altpll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872447294 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Generation stopped, 21 or more modules remaining " "Generation stopped, 21 or more modules remaining" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872447297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Raytracing: Done \"raytracing\" with 19 modules, 1 files " "Raytracing: Done \"raytracing\" with 19 modules, 1 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872447299 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "raytracing.qsys " "Finished elaborating Qsys system entity \"raytracing.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1478872448924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/hw sw codesign/main task/maintask/template/vhdl/math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/florian/documents/hw sw codesign/main task/maintask/template/vhdl/math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 math_pkg " "Found design unit 1: math_pkg" {  } { { "../vhdl/math_pkg.vhd" "" { Text "C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/math_pkg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478872451275 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 math_pkg-body " "Found design unit 2: math_pkg-body" {  } { { "../vhdl/math_pkg.vhd" "" { Text "C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/math_pkg.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478872451275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872451275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/hw sw codesign/main task/maintask/template/vhdl/lpm_div_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/florian/documents/hw sw codesign/main task/maintask/template/vhdl/lpm_div_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_div_gen-SYN " "Found design unit 1: lpm_div_gen-SYN" {  } { { "../vhdl/lpm_div_gen.vhd" "" { Text "C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/lpm_div_gen.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478872451303 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_div_gen " "Found entity 1: lpm_div_gen" {  } { { "../vhdl/lpm_div_gen.vhd" "" { Text "C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/lpm_div_gen.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478872451303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872451303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/hw sw codesign/main task/maintask/template/vhdl/ci_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/florian/documents/hw sw codesign/main task/maintask/template/vhdl/ci_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ci_div-arch " "Found design unit 1: ci_div-arch" {  } { { "../vhdl/ci_div.vhd" "" { Text "C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/ci_div.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478872451307 ""} { "Info" "ISGN_ENTITY_NAME" "1 ci_div " "Found entity 1: ci_div" {  } { { "../vhdl/ci_div.vhd" "" { Text "C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/ci_div.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478872451307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872451307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/hw sw codesign/main task/maintask/template/vhdl/alt_fwft_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/florian/documents/hw sw codesign/main task/maintask/template/vhdl/alt_fwft_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_fwft_fifo-SYN " "Found design unit 1: alt_fwft_fifo-SYN" {  } { { "../vhdl/alt_fwft_fifo.vhd" "" { Text "C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/alt_fwft_fifo.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478872451310 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_fwft_fifo " "Found entity 1: alt_fwft_fifo" {  } { { "../vhdl/alt_fwft_fifo.vhd" "" { Text "C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/alt_fwft_fifo.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478872451310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872451310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/florian/documents/hw sw codesign/main task/maintask/template/vhdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/florian/documents/hw sw codesign/main task/maintask/template/vhdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "../vhdl/top.vhd" "" { Text "C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/top.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478872451315 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../vhdl/top.vhd" "" { Text "C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/vhdl/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478872451315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872451315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/raytracing/raytracing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/raytracing/raytracing.v" { { "Info" "ISGN_ENTITY_NAME" "1 raytracing " "Found entity 1: raytracing" {  } { { "db/ip/raytracing/raytracing.v" "" { Text "C:/Users/Florian/Documents/HW SW Codesign/Main Task/maintask/template/quartus/db/ip/raytracing/raytracing.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1478872451409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872451409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478872451992 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1478872452163 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "852 " "Peak virtual memory: 852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1478872453195 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 11 14:54:13 2016 " "Processing ended: Fri Nov 11 14:54:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1478872453195 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1478872453195 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:46 " "Total CPU time (on all processors): 00:02:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1478872453195 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1478872453195 ""}
