# RISCV

**Cost**: B + D×L = 185 + 1×0.288 = 185.288

---

## Structure

```
structure RISCV

B instruction: add | sub | and | or | xor | sll | srl | sra | slt | sltu | addw | subw | sllw | srlw | sraw | addi | andi | ori | xori | slti | sltiu | slli | srli | srai | addiw | slliw | srliw | sraiw | ld | lw | lh | lb | lwu | lhu | lbu | sd | sw | sh | sb | beq | bne | blt | bge | bltu | bgeu | jal | jalr | lui | auipc | mul | mulh | mulhsu | mulhu | div | divu | rem | remu | mulw | divw | divuw | remw | remuw | lr_w | sc_w | lr_d | sc_d | amoswap_w | amoadd_w | amoand_w | amoor_w | amoxor_w | amomax_w | amomin_w | amomaxu_w | amominu_w | amoswap_d | amoadd_d | amoand_d | amoor_d | amoxor_d | amomax_d | amomin_d | amomaxu_d | amominu_d | csrrw | csrrs | csrrc | csrrwi | csrrsi | csrrci | fence | fence_i | ecall | ebreak | nop | mv | li | ret | j | call | tail | la | lla | neg | negw | not | seqz | snez | sltz | sgtz | beqz | bnez | blez | bgez | bltz | bgtz | sext_w | zext_w | prologue | epilogue
  add -> emit_u32(0x00000033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  sub -> emit_u32(0x40000033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  and -> emit_u32(0x00007033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  or -> emit_u32(0x00006033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  xor -> emit_u32(0x00004033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  sll -> emit_u32(0x00001033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  srl -> emit_u32(0x00005033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  sra -> emit_u32(0x40005033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  slt -> emit_u32(0x00002033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  sltu -> emit_u32(0x00003033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  addw -> emit_u32(0x0000003B | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  subw -> emit_u32(0x4000003B | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  sllw -> emit_u32(0x0000103B | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  srlw -> emit_u32(0x0000503B | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  sraw -> emit_u32(0x4000503B | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  addi -> emit_u32(0x00000013 | ($rd << 7) | ($rs1 << 15) | (($imm & 0xFFF) << 20))
  andi -> emit_u32(0x00007013 | ($rd << 7) | ($rs1 << 15) | (($imm & 0xFFF) << 20))
  ori -> emit_u32(0x00006013 | ($rd << 7) | ($rs1 << 15) | (($imm & 0xFFF) << 20))
  xori -> emit_u32(0x00004013 | ($rd << 7) | ($rs1 << 15) | (($imm & 0xFFF) << 20))
  slti -> emit_u32(0x00002013 | ($rd << 7) | ($rs1 << 15) | (($imm & 0xFFF) << 20))
  sltiu -> emit_u32(0x00003013 | ($rd << 7) | ($rs1 << 15) | (($imm & 0xFFF) << 20))
  slli -> emit_u32(0x00001013 | ($rd << 7) | ($rs1 << 15) | (($shamt & 0x3F) << 20))
  srli -> emit_u32(0x00005013 | ($rd << 7) | ($rs1 << 15) | (($shamt & 0x3F) << 20))
  srai -> emit_u32(0x40005013 | ($rd << 7) | ($rs1 << 15) | (($shamt & 0x3F) << 20))
  addiw -> emit_u32(0x0000001B | ($rd << 7) | ($rs1 << 15) | (($imm & 0xFFF) << 20))
  slliw -> emit_u32(0x0000101B | ($rd << 7) | ($rs1 << 15) | (($shamt & 0x1F) << 20))
  srliw -> emit_u32(0x0000501B | ($rd << 7) | ($rs1 << 15) | (($shamt & 0x1F) << 20))
  sraiw -> emit_u32(0x4000501B | ($rd << 7) | ($rs1 << 15) | (($shamt & 0x1F) << 20))
  ld -> emit_u32(0x00003003 | ($rd << 7) | ($rs1 << 15) | (($offset & 0xFFF) << 20))
  lw -> emit_u32(0x00002003 | ($rd << 7) | ($rs1 << 15) | (($offset & 0xFFF) << 20))
  lh -> emit_u32(0x00001003 | ($rd << 7) | ($rs1 << 15) | (($offset & 0xFFF) << 20))
  lb -> emit_u32(0x00000003 | ($rd << 7) | ($rs1 << 15) | (($offset & 0xFFF) << 20))
  lwu -> emit_u32(0x00006003 | ($rd << 7) | ($rs1 << 15) | (($offset & 0xFFF) << 20))
  lhu -> emit_u32(0x00005003 | ($rd << 7) | ($rs1 << 15) | (($offset & 0xFFF) << 20))
  lbu -> emit_u32(0x00004003 | ($rd << 7) | ($rs1 << 15) | (($offset & 0xFFF) << 20))
  sd -> emit_u32(0x00003023 | (($offset & 0x1F) << 7) | ($rs1 << 15) | ($rs2 << 20) | ((($offset >> 5) & 0x7F) << 25))
  sw -> emit_u32(0x00002023 | (($offset & 0x1F) << 7) | ($rs1 << 15) | ($rs2 << 20) | ((($offset >> 5) & 0x7F) << 25))
  sh -> emit_u32(0x00001023 | (($offset & 0x1F) << 7) | ($rs1 << 15) | ($rs2 << 20) | ((($offset >> 5) & 0x7F) << 25))
  sb -> emit_u32(0x00000023 | (($offset & 0x1F) << 7) | ($rs1 << 15) | ($rs2 << 20) | ((($offset >> 5) & 0x7F) << 25))
  beq -> emit_u32(0x00000063 | ((($offset >> 11) & 0x1) << 7) | ((($offset >> 1) & 0xF) << 8) | ($rs1 << 15) | ($rs2 << 20) | ((($offset >> 5) & 0x3F) << 25) | ((($offset >> 12) & 0x1) << 31))
  bne -> emit_u32(0x00001063 | ((($offset >> 11) & 0x1) << 7) | ((($offset >> 1) & 0xF) << 8) | ($rs1 << 15) | ($rs2 << 20) | ((($offset >> 5) & 0x3F) << 25) | ((($offset >> 12) & 0x1) << 31))
  blt -> emit_u32(0x00004063 | ((($offset >> 11) & 0x1) << 7) | ((($offset >> 1) & 0xF) << 8) | ($rs1 << 15) | ($rs2 << 20) | ((($offset >> 5) & 0x3F) << 25) | ((($offset >> 12) & 0x1) << 31))
  bge -> emit_u32(0x00005063 | ((($offset >> 11) & 0x1) << 7) | ((($offset >> 1) & 0xF) << 8) | ($rs1 << 15) | ($rs2 << 20) | ((($offset >> 5) & 0x3F) << 25) | ((($offset >> 12) & 0x1) << 31))
  bltu -> emit_u32(0x00006063 | ((($offset >> 11) & 0x1) << 7) | ((($offset >> 1) & 0xF) << 8) | ($rs1 << 15) | ($rs2 << 20) | ((($offset >> 5) & 0x3F) << 25) | ((($offset >> 12) & 0x1) << 31))
  bgeu -> emit_u32(0x00007063 | ((($offset >> 11) & 0x1) << 7) | ((($offset >> 1) & 0xF) << 8) | ($rs1 << 15) | ($rs2 << 20) | ((($offset >> 5) & 0x3F) << 25) | ((($offset >> 12) & 0x1) << 31))
  jal -> emit_u32(0x0000006F | ($rd << 7) | ((($offset >> 12) & 0xFF) << 12) | ((($offset >> 11) & 0x1) << 20) | ((($offset >> 1) & 0x3FF) << 21) | ((($offset >> 20) & 0x1) << 31))
  jalr -> emit_u32(0x00000067 | ($rd << 7) | ($rs1 << 15) | (($offset & 0xFFF) << 20))
  lui -> emit_u32(0x00000037 | ($rd << 7) | (($imm & 0xFFFFF) << 12))
  auipc -> emit_u32(0x00000017 | ($rd << 7) | (($imm & 0xFFFFF) << 12))
  mul -> emit_u32(0x02000033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  mulh -> emit_u32(0x02001033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  mulhsu -> emit_u32(0x02002033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  mulhu -> emit_u32(0x02003033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  div -> emit_u32(0x02004033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  divu -> emit_u32(0x02005033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  rem -> emit_u32(0x02006033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  remu -> emit_u32(0x02007033 | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  mulw -> emit_u32(0x0200003B | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  divw -> emit_u32(0x0200403B | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  divuw -> emit_u32(0x0200503B | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  remw -> emit_u32(0x0200603B | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  remuw -> emit_u32(0x0200703B | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  lr_w -> emit_u32(0x1000202F | ($rd << 7) | ($rs1 << 15))
  sc_w -> emit_u32(0x1800202F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  lr_d -> emit_u32(0x1000302F | ($rd << 7) | ($rs1 << 15))
  sc_d -> emit_u32(0x1800302F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amoswap_w -> emit_u32(0x0800202F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amoadd_w -> emit_u32(0x0000202F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amoand_w -> emit_u32(0x6000202F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amoor_w -> emit_u32(0x4000202F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amoxor_w -> emit_u32(0x2000202F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amomax_w -> emit_u32(0xA000202F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amomin_w -> emit_u32(0x8000202F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amomaxu_w -> emit_u32(0xE000202F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amominu_w -> emit_u32(0xC000202F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amoswap_d -> emit_u32(0x0800302F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amoadd_d -> emit_u32(0x0000302F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amoand_d -> emit_u32(0x6000302F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amoor_d -> emit_u32(0x4000302F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amoxor_d -> emit_u32(0x2000302F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amomax_d -> emit_u32(0xA000302F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amomin_d -> emit_u32(0x8000302F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amomaxu_d -> emit_u32(0xE000302F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  amominu_d -> emit_u32(0xC000302F | ($rd << 7) | ($rs1 << 15) | ($rs2 << 20))
  csrrw -> emit_u32(0x00001073 | ($rd << 7) | ($rs1 << 15) | (($csr & 0xFFF) << 20))
  csrrs -> emit_u32(0x00002073 | ($rd << 7) | ($rs1 << 15) | (($csr & 0xFFF) << 20))
  csrrc -> emit_u32(0x00003073 | ($rd << 7) | ($rs1 << 15) | (($csr & 0xFFF) << 20))
  csrrwi -> emit_u32(0x00005073 | ($rd << 7) | (($uimm & 0x1F) << 15) | (($csr & 0xFFF) << 20))
  csrrsi -> emit_u32(0x00006073 | ($rd << 7) | (($uimm & 0x1F) << 15) | (($csr & 0xFFF) << 20))
  csrrci -> emit_u32(0x00007073 | ($rd << 7) | (($uimm & 0x1F) << 15) | (($csr & 0xFFF) << 20))
  fence -> emit_u32(0x0FF0000F)
  fence_i -> emit_u32(0x0000100F)
  ecall -> emit_u32(0x00000073)
  ebreak -> emit_u32(0x00100073)
  nop -> emit_u32(0x00000013)
  mv -> emit_u32(0x00000013 | ($rd << 7) | ($rs1 << 15))
  li -> emit_u32(0x00000013 | ($rd << 7) | (($imm & 0xFFF) << 20))
  ret -> emit_u32(0x00008067)
  j -> emit_u32(0x0000006F | ((($offset >> 12) & 0xFF) << 12) | ((($offset >> 11) & 0x1) << 20) | ((($offset >> 1) & 0x3FF) << 21) | ((($offset >> 20) & 0x1) << 31))
  call -> emit_u32(0x000000EF | ((($offset >> 12) & 0xFF) << 12) | ((($offset >> 11) & 0x1) << 20) | ((($offset >> 1) & 0x3FF) << 21) | ((($offset >> 20) & 0x1) << 31))
  tail -> emit_u32(0x0000006F | ((($offset >> 12) & 0xFF) << 12) | ((($offset >> 11) & 0x1) << 20) | ((($offset >> 1) & 0x3FF) << 21) | ((($offset >> 20) & 0x1) << 31))
  la -> emit_u32(0x00000017 | ($rd << 7) | ((($addr >> 12) & 0xFFFFF) << 12)), emit_u32(0x00000013 | ($rd << 7) | ($rd << 15) | ((($addr & 0xFFF) << 20)))
  lla -> emit_u32(0x00000017 | ($rd << 7) | ((($addr >> 12) & 0xFFFFF) << 12)), emit_u32(0x00000013 | ($rd << 7) | ($rd << 15) | ((($addr & 0xFFF) << 20)))
  neg -> emit_u32(0x40000033 | ($rd << 7) | (0 << 15) | ($rs << 20))
  negw -> emit_u32(0x4000003B | ($rd << 7) | (0 << 15) | ($rs << 20))
  not -> emit_u32(0xFFF04013 | ($rd << 7) | ($rs << 15))
  seqz -> emit_u32(0x00103013 | ($rd << 7) | ($rs << 15))
  snez -> emit_u32(0x00003033 | ($rd << 7) | (0 << 15) | ($rs << 20))
  sltz -> emit_u32(0x00002033 | ($rd << 7) | ($rs << 15) | (0 << 20))
  sgtz -> emit_u32(0x00002033 | ($rd << 7) | (0 << 15) | ($rs << 20))
  beqz -> emit_u32(0x00000063 | ((($offset >> 11) & 0x1) << 7) | ((($offset >> 1) & 0xF) << 8) | ($rs << 15) | (0 << 20) | ((($offset >> 5) & 0x3F) << 25) | ((($offset >> 12) & 0x1) << 31))
  bnez -> emit_u32(0x00001063 | ((($offset >> 11) & 0x1) << 7) | ((($offset >> 1) & 0xF) << 8) | ($rs << 15) | (0 << 20) | ((($offset >> 5) & 0x3F) << 25) | ((($offset >> 12) & 0x1) << 31))
  blez -> emit_u32(0x00005063 | ((($offset >> 11) & 0x1) << 7) | ((($offset >> 1) & 0xF) << 8) | (0 << 15) | ($rs << 20) | ((($offset >> 5) & 0x3F) << 25) | ((($offset >> 12) & 0x1) << 31))
  bgez -> emit_u32(0x00005063 | ((($offset >> 11) & 0x1) << 7) | ((($offset >> 1) & 0xF) << 8) | ($rs << 15) | (0 << 20) | ((($offset >> 5) & 0x3F) << 25) | ((($offset >> 12) & 0x1) << 31))
  bltz -> emit_u32(0x00004063 | ((($offset >> 11) & 0x1) << 7) | ((($offset >> 1) & 0xF) << 8) | ($rs << 15) | (0 << 20) | ((($offset >> 5) & 0x3F) << 25) | ((($offset >> 12) & 0x1) << 31))
  bgtz -> emit_u32(0x00004063 | ((($offset >> 11) & 0x1) << 7) | ((($offset >> 1) & 0xF) << 8) | (0 << 15) | ($rs << 20) | ((($offset >> 5) & 0x3F) << 25) | ((($offset >> 12) & 0x1) << 31))
  sext_w -> emit_u32(0x0000001B | ($rd << 7) | ($rs << 15))
  zext_w -> emit_u32(0x02001013 | ($rd << 7) | ($rs << 15)), emit_u32(0x02005013 | ($rd << 7) | ($rd << 15))
  prologue -> emit_u32(0xFF010113), emit_u32(0x00113423), emit_u32(0x00813023), emit_u32(0x01010413)
  epilogue -> emit_u32(0x00813083), emit_u32(0x00013403), emit_u32(0x01010113), emit_u32(0x00008067)
B reg_encode: x0 | x1 | x2 | x3 | x4 | x5 | x6 | x7 | x8 | x9 | x10 | x11 | x12 | x13 | x14 | x15 | x16 | x17 | x18 | x19 | x20 | x21 | x22 | x23 | x24 | x25 | x26 | x27 | x28 | x29 | x30 | x31
  x0 -> set(reg_num, 0)
  x1 -> set(reg_num, 1)
  x2 -> set(reg_num, 2)
  x3 -> set(reg_num, 3)
  x4 -> set(reg_num, 4)
  x5 -> set(reg_num, 5)
  x6 -> set(reg_num, 6)
  x7 -> set(reg_num, 7)
  x8 -> set(reg_num, 8)
  x9 -> set(reg_num, 9)
  x10 -> set(reg_num, 10)
  x11 -> set(reg_num, 11)
  x12 -> set(reg_num, 12)
  x13 -> set(reg_num, 13)
  x14 -> set(reg_num, 14)
  x15 -> set(reg_num, 15)
  x16 -> set(reg_num, 16)
  x17 -> set(reg_num, 17)
  x18 -> set(reg_num, 18)
  x19 -> set(reg_num, 19)
  x20 -> set(reg_num, 20)
  x21 -> set(reg_num, 21)
  x22 -> set(reg_num, 22)
  x23 -> set(reg_num, 23)
  x24 -> set(reg_num, 24)
  x25 -> set(reg_num, 25)
  x26 -> set(reg_num, 26)
  x27 -> set(reg_num, 27)
  x28 -> set(reg_num, 28)
  x29 -> set(reg_num, 29)
  x30 -> set(reg_num, 30)
  x31 -> set(reg_num, 31)
B reg_alias: zero | ra | sp | gp | tp | t0 | t1 | t2 | s0 | fp | s1 | a0 | a1 | a2 | a3 | a4 | a5 | a6 | a7 | s2 | s3 | s4 | s5 | s6 | s7 | s8 | s9 | s10 | s11 | t3 | t4 | t5 | t6
  zero -> set(reg_num, 0)
  ra -> set(reg_num, 1)
  sp -> set(reg_num, 2)
  gp -> set(reg_num, 3)
  tp -> set(reg_num, 4)
  t0 -> set(reg_num, 5)
  t1 -> set(reg_num, 6)
  t2 -> set(reg_num, 7)
  s0 -> set(reg_num, 8)
  fp -> set(reg_num, 8)
  s1 -> set(reg_num, 9)
  a0 -> set(reg_num, 10)
  a1 -> set(reg_num, 11)
  a2 -> set(reg_num, 12)
  a3 -> set(reg_num, 13)
  a4 -> set(reg_num, 14)
  a5 -> set(reg_num, 15)
  a6 -> set(reg_num, 16)
  a7 -> set(reg_num, 17)
  s2 -> set(reg_num, 18)
  s3 -> set(reg_num, 19)
  s4 -> set(reg_num, 20)
  s5 -> set(reg_num, 21)
  s6 -> set(reg_num, 22)
  s7 -> set(reg_num, 23)
  s8 -> set(reg_num, 24)
  s9 -> set(reg_num, 25)
  s10 -> set(reg_num, 26)
  s11 -> set(reg_num, 27)
  t3 -> set(reg_num, 28)
  t4 -> set(reg_num, 29)
  t5 -> set(reg_num, 30)
  t6 -> set(reg_num, 31)

L encode_all: instructions -> output (deps=1)
L encode_one: instruction -> output (deps=1)

D instructions: N [input, sequential]
D output: M [output, sequential]

returns: output
```

## Boundaries (B)

| Boundary | Partitions | Properties |
|----------|------------|------------|
| instruction | add \| sub \| and \| or \| xor \| sll \| srl \| sra \| slt \| sltu \| addw \| subw \| sllw \| srlw \| sraw \| addi \| andi \| ori \| xori \| slti \| sltiu \| slli \| srli \| srai \| addiw \| slliw \| srliw \| sraiw \| ld \| lw \| lh \| lb \| lwu \| lhu \| lbu \| sd \| sw \| sh \| sb \| beq \| bne \| blt \| bge \| bltu \| bgeu \| jal \| jalr \| lui \| auipc \| mul \| mulh \| mulhsu \| mulhu \| div \| divu \| rem \| remu \| mulw \| divw \| divuw \| remw \| remuw \| lr_w \| sc_w \| lr_d \| sc_d \| amoswap_w \| amoadd_w \| amoand_w \| amoor_w \| amoxor_w \| amomax_w \| amomin_w \| amomaxu_w \| amominu_w \| amoswap_d \| amoadd_d \| amoand_d \| amoor_d \| amoxor_d \| amomax_d \| amomin_d \| amomaxu_d \| amominu_d \| csrrw \| csrrs \| csrrc \| csrrwi \| csrrsi \| csrrci \| fence \| fence_i \| ecall \| ebreak \| nop \| mv \| li \| ret \| j \| call \| tail \| la \| lla \| neg \| negw \| not \| seqz \| snez \| sltz \| sgtz \| beqz \| bnez \| blez \| bgez \| bltz \| bgtz \| sext_w \| zext_w \| prologue \| epilogue | topological |
| reg_encode | x0 \| x1 \| x2 \| x3 \| x4 \| x5 \| x6 \| x7 \| x8 \| x9 \| x10 \| x11 \| x12 \| x13 \| x14 \| x15 \| x16 \| x17 \| x18 \| x19 \| x20 \| x21 \| x22 \| x23 \| x24 \| x25 \| x26 \| x27 \| x28 \| x29 \| x30 \| x31 | topological |
| reg_alias | zero \| ra \| sp \| gp \| tp \| t0 \| t1 \| t2 \| s0 \| fp \| s1 \| a0 \| a1 \| a2 \| a3 \| a4 \| a5 \| a6 \| a7 \| s2 \| s3 \| s4 \| s5 \| s6 \| s7 \| s8 \| s9 \| s10 \| s11 \| t3 \| t4 \| t5 \| t6 | topological |

## Links (L)

| Link | Source | Target | deps | Attributes |
|------|--------|--------|------|------------|
| encode_all | instructions | output | 1 |  |
| encode_one | instruction | output | 1 |  |

## Dimensions (D)

| Dimension | Extent | Properties |
|-----------|--------|------------|
| instructions | N | input, sequential |
| output | M | output, sequential |

## Returns

`output`
