<stg><name>buffer_load.1</name>


<trans_list>

<trans id="475" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="1" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="73" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="75" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="147" to="150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="147" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="149" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %power_src_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %power_src

]]></Node>
<StgValue><ssdm name="power_src_read"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %temp_src_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %temp_src

]]></Node>
<StgValue><ssdm name="temp_src_read"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %k_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %k

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %flag_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %flag

]]></Node>
<StgValue><ssdm name="flag_read"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %power1, void @empty_13, i32, i32, void @empty_15, i32, i32, void @empty_15, void @empty_15, void @empty_15, i32, i32, i32, i32, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %temp1, void @empty_13, i32, i32, void @empty_15, i32, i32, void @empty_15, void @empty_15, void @empty_15, i32, i32, i32, i32, void @empty_15, void @empty_15

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln63 = br i1 %flag_read, void %_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit32, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="19" op_1_bw="4" op_2_bw="15">
<![CDATA[
:0 %shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i4.i15, i4 %k_read, i15

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="20" op_0_bw="19">
<![CDATA[
:1 %zext_ln64 = zext i19 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:4 %sub_ln64 = sub i20, i20 %zext_ln64

]]></Node>
<StgValue><ssdm name="sub_ln64"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %trunc_ln64_1 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %sub_ln64, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln64_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="162" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:2 %add_ln64 = add i20 %zext_ln64, i20

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %add_ln64, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="28" op_0_bw="16">
<![CDATA[
:6 %sext_ln64 = sext i16 %trunc_ln64_1

]]></Node>
<StgValue><ssdm name="sext_ln64"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="29" op_0_bw="28">
<![CDATA[
:7 %zext_ln64_1 = zext i28 %sext_ln64

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
:8 %sub_ln64_1 = sub i29, i29 %zext_ln64_1

]]></Node>
<StgValue><ssdm name="sub_ln64_1"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %trunc_ln64_2 = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %add_ln64, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln64_2"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="28" op_0_bw="16">
<![CDATA[
:10 %sext_ln64_1 = sext i16 %trunc_ln64_2

]]></Node>
<StgValue><ssdm name="sext_ln64_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="29" op_0_bw="28">
<![CDATA[
:11 %zext_ln64_2 = zext i28 %sext_ln64_1

]]></Node>
<StgValue><ssdm name="zext_ln64_2"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
:12 %select_ln64 = select i1 %tmp, i29 %sub_ln64_1, i29 %zext_ln64_2

]]></Node>
<StgValue><ssdm name="select_ln64"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="35" op_0_bw="35" op_1_bw="29" op_2_bw="6">
<![CDATA[
:13 %shl_ln1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i29.i6, i29 %select_ln64, i6

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="35">
<![CDATA[
:14 %sext_ln1842_2 = sext i35 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln1842_2"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15 %add_ln1842 = add i64 %sext_ln1842_2, i64 %temp_src_read

]]></Node>
<StgValue><ssdm name="add_ln1842"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16 %trunc_ln4 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln1842, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="58">
<![CDATA[
:17 %sext_ln1842 = sext i58 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln1842"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
:18 %temp1_addr = getelementptr i512 %temp1, i64 %sext_ln1842

]]></Node>
<StgValue><ssdm name="temp1_addr"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="178" st_id="4" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="179" st_id="5" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="180" st_id="6" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="181" st_id="7" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="182" st_id="8" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="183" st_id="9" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="184" st_id="10" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="185" st_id="11" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="186" st_id="12" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="187" st_id="13" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="188" st_id="14" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="189" st_id="15" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="190" st_id="16" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="191" st_id="17" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="192" st_id="18" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="193" st_id="19" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="194" st_id="20" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="195" st_id="21" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="196" st_id="22" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="197" st_id="23" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="198" st_id="24" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="199" st_id="25" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="200" st_id="26" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="201" st_id="27" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="202" st_id="28" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="203" st_id="29" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="204" st_id="30" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="205" st_id="31" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="206" st_id="32" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="207" st_id="33" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="208" st_id="34" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="209" st_id="35" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="210" st_id="36" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="211" st_id="37" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="212" st_id="38" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="213" st_id="39" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="214" st_id="40" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="215" st_id="41" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="216" st_id="42" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="217" st_id="43" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="218" st_id="44" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="219" st_id="45" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="220" st_id="46" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="221" st_id="47" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="222" st_id="48" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="223" st_id="49" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="224" st_id="50" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="225" st_id="51" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="226" st_id="52" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="227" st_id="53" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="228" st_id="54" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="229" st_id="55" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="230" st_id="56" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="231" st_id="57" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="232" st_id="58" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="233" st_id="59" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="234" st_id="60" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="235" st_id="61" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="236" st_id="62" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="237" st_id="63" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="238" st_id="64" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="239" st_id="65" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="240" st_id="66" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="241" st_id="67" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="242" st_id="68" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="243" st_id="69" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="244" st_id="70" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="245" st_id="71" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="246" st_id="72" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:19 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %temp1_addr, i32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="247" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:20 %br_ln1842 = br void %bb70

]]></Node>
<StgValue><ssdm name="br_ln1842"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="248" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
bb70:0 %i = phi i12, void, i12 %i_5, void %bb70.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="249" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb70:1 %icmp_ln1842 = icmp_eq  i12 %i, i12

]]></Node>
<StgValue><ssdm name="icmp_ln1842"/></StgValue>
</operation>

<operation id="250" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb70:2 %empty_1154 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_1154"/></StgValue>
</operation>

<operation id="251" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb70:3 %i_5 = add i12 %i, i12

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="252" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb70:4 %br_ln1842 = br i1 %icmp_ln1842, void %bb70.split, void %_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit

]]></Node>
<StgValue><ssdm name="br_ln1842"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="253" st_id="74" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
bb70.split:3 %p_Val2_s = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %temp1_addr, i1 %empty

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="254" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="512">
<![CDATA[
bb70.split:4 %trunc_ln708 = trunc i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>

<operation id="255" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70.split:8 %p_Result_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="256" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70.split:12 %p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="257" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70.split:16 %p_Result_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="258" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70.split:20 %p_Result_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="259" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70.split:24 %p_Result_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="260" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70.split:28 %p_Result_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="261" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70.split:32 %p_Result_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="262" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70.split:36 %p_Result_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="263" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70.split:40 %p_Result_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="264" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70.split:44 %p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="265" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70.split:48 %p_Result_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="266" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70.split:52 %p_Result_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="267" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70.split:56 %p_Result_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="268" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70.split:60 %p_Result_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="269" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb70.split:64 %p_Result_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="270" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="12">
<![CDATA[
bb70.split:0 %zext_ln1842_1 = zext i12 %i

]]></Node>
<StgValue><ssdm name="zext_ln1842_1"/></StgValue>
</operation>

<operation id="271" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb70.split:1 %specpipeline_ln1822 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_15

]]></Node>
<StgValue><ssdm name="specpipeline_ln1822"/></StgValue>
</operation>

<operation id="272" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb70.split:2 %specloopname_ln1822 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln1822"/></StgValue>
</operation>

<operation id="273" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
bb70.split:5 %bitcast_ln1856 = bitcast i32 %trunc_ln708

]]></Node>
<StgValue><ssdm name="bitcast_ln1856"/></StgValue>
</operation>

<operation id="274" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70.split:6 %temp_dest_addr = getelementptr i32 %temp_dest, i64, i64 %zext_ln1842_1

]]></Node>
<StgValue><ssdm name="temp_dest_addr"/></StgValue>
</operation>

<operation id="275" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
bb70.split:7 %store_ln1856 = store i32 %bitcast_ln1856, i12 %temp_dest_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="276" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
bb70.split:9 %bitcast_ln1856_1 = bitcast i32 %p_Result_s

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_1"/></StgValue>
</operation>

<operation id="277" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70.split:10 %temp_dest_1_addr = getelementptr i32 %temp_dest_1, i64, i64 %zext_ln1842_1

]]></Node>
<StgValue><ssdm name="temp_dest_1_addr"/></StgValue>
</operation>

<operation id="278" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
bb70.split:11 %store_ln1856 = store i32 %bitcast_ln1856_1, i12 %temp_dest_1_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="279" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
bb70.split:13 %bitcast_ln1856_2 = bitcast i32 %p_Result_2

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_2"/></StgValue>
</operation>

<operation id="280" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70.split:14 %temp_dest_2_addr = getelementptr i32 %temp_dest_2, i64, i64 %zext_ln1842_1

]]></Node>
<StgValue><ssdm name="temp_dest_2_addr"/></StgValue>
</operation>

<operation id="281" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
bb70.split:15 %store_ln1856 = store i32 %bitcast_ln1856_2, i12 %temp_dest_2_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="282" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
bb70.split:17 %bitcast_ln1856_3 = bitcast i32 %p_Result_3

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_3"/></StgValue>
</operation>

<operation id="283" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70.split:18 %temp_dest_3_addr = getelementptr i32 %temp_dest_3, i64, i64 %zext_ln1842_1

]]></Node>
<StgValue><ssdm name="temp_dest_3_addr"/></StgValue>
</operation>

<operation id="284" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
bb70.split:19 %store_ln1856 = store i32 %bitcast_ln1856_3, i12 %temp_dest_3_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="285" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
bb70.split:21 %bitcast_ln1856_4 = bitcast i32 %p_Result_4

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_4"/></StgValue>
</operation>

<operation id="286" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70.split:22 %temp_dest_4_addr = getelementptr i32 %temp_dest_4, i64, i64 %zext_ln1842_1

]]></Node>
<StgValue><ssdm name="temp_dest_4_addr"/></StgValue>
</operation>

<operation id="287" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
bb70.split:23 %store_ln1856 = store i32 %bitcast_ln1856_4, i12 %temp_dest_4_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="288" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
bb70.split:25 %bitcast_ln1856_5 = bitcast i32 %p_Result_5

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_5"/></StgValue>
</operation>

<operation id="289" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70.split:26 %temp_dest_5_addr = getelementptr i32 %temp_dest_5, i64, i64 %zext_ln1842_1

]]></Node>
<StgValue><ssdm name="temp_dest_5_addr"/></StgValue>
</operation>

<operation id="290" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
bb70.split:27 %store_ln1856 = store i32 %bitcast_ln1856_5, i12 %temp_dest_5_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="291" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
bb70.split:29 %bitcast_ln1856_6 = bitcast i32 %p_Result_6

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_6"/></StgValue>
</operation>

<operation id="292" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70.split:30 %temp_dest_6_addr = getelementptr i32 %temp_dest_6, i64, i64 %zext_ln1842_1

]]></Node>
<StgValue><ssdm name="temp_dest_6_addr"/></StgValue>
</operation>

<operation id="293" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
bb70.split:31 %store_ln1856 = store i32 %bitcast_ln1856_6, i12 %temp_dest_6_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="294" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
bb70.split:33 %bitcast_ln1856_7 = bitcast i32 %p_Result_7

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_7"/></StgValue>
</operation>

<operation id="295" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70.split:34 %temp_dest_7_addr = getelementptr i32 %temp_dest_7, i64, i64 %zext_ln1842_1

]]></Node>
<StgValue><ssdm name="temp_dest_7_addr"/></StgValue>
</operation>

<operation id="296" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
bb70.split:35 %store_ln1856 = store i32 %bitcast_ln1856_7, i12 %temp_dest_7_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="297" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32">
<![CDATA[
bb70.split:37 %bitcast_ln1856_8 = bitcast i32 %p_Result_8

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_8"/></StgValue>
</operation>

<operation id="298" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70.split:38 %temp_dest_8_addr = getelementptr i32 %temp_dest_8, i64, i64 %zext_ln1842_1

]]></Node>
<StgValue><ssdm name="temp_dest_8_addr"/></StgValue>
</operation>

<operation id="299" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
bb70.split:39 %store_ln1856 = store i32 %bitcast_ln1856_8, i12 %temp_dest_8_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="300" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32">
<![CDATA[
bb70.split:41 %bitcast_ln1856_9 = bitcast i32 %p_Result_9

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_9"/></StgValue>
</operation>

<operation id="301" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70.split:42 %temp_dest_9_addr = getelementptr i32 %temp_dest_9, i64, i64 %zext_ln1842_1

]]></Node>
<StgValue><ssdm name="temp_dest_9_addr"/></StgValue>
</operation>

<operation id="302" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
bb70.split:43 %store_ln1856 = store i32 %bitcast_ln1856_9, i12 %temp_dest_9_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="303" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
bb70.split:45 %bitcast_ln1856_10 = bitcast i32 %p_Result_1

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_10"/></StgValue>
</operation>

<operation id="304" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70.split:46 %temp_dest_10_addr = getelementptr i32 %temp_dest_10, i64, i64 %zext_ln1842_1

]]></Node>
<StgValue><ssdm name="temp_dest_10_addr"/></StgValue>
</operation>

<operation id="305" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
bb70.split:47 %store_ln1856 = store i32 %bitcast_ln1856_10, i12 %temp_dest_10_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="306" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
bb70.split:49 %bitcast_ln1856_11 = bitcast i32 %p_Result_10

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_11"/></StgValue>
</operation>

<operation id="307" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70.split:50 %temp_dest_11_addr = getelementptr i32 %temp_dest_11, i64, i64 %zext_ln1842_1

]]></Node>
<StgValue><ssdm name="temp_dest_11_addr"/></StgValue>
</operation>

<operation id="308" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
bb70.split:51 %store_ln1856 = store i32 %bitcast_ln1856_11, i12 %temp_dest_11_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="309" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
bb70.split:53 %bitcast_ln1856_12 = bitcast i32 %p_Result_11

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_12"/></StgValue>
</operation>

<operation id="310" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70.split:54 %temp_dest_12_addr = getelementptr i32 %temp_dest_12, i64, i64 %zext_ln1842_1

]]></Node>
<StgValue><ssdm name="temp_dest_12_addr"/></StgValue>
</operation>

<operation id="311" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
bb70.split:55 %store_ln1856 = store i32 %bitcast_ln1856_12, i12 %temp_dest_12_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="312" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
bb70.split:57 %bitcast_ln1856_13 = bitcast i32 %p_Result_12

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_13"/></StgValue>
</operation>

<operation id="313" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70.split:58 %temp_dest_13_addr = getelementptr i32 %temp_dest_13, i64, i64 %zext_ln1842_1

]]></Node>
<StgValue><ssdm name="temp_dest_13_addr"/></StgValue>
</operation>

<operation id="314" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
bb70.split:59 %store_ln1856 = store i32 %bitcast_ln1856_13, i12 %temp_dest_13_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="315" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
bb70.split:61 %bitcast_ln1856_14 = bitcast i32 %p_Result_13

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_14"/></StgValue>
</operation>

<operation id="316" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70.split:62 %temp_dest_14_addr = getelementptr i32 %temp_dest_14, i64, i64 %zext_ln1842_1

]]></Node>
<StgValue><ssdm name="temp_dest_14_addr"/></StgValue>
</operation>

<operation id="317" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
bb70.split:63 %store_ln1856 = store i32 %bitcast_ln1856_14, i12 %temp_dest_14_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="318" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
bb70.split:65 %bitcast_ln1856_15 = bitcast i32 %p_Result_14

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_15"/></StgValue>
</operation>

<operation id="319" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb70.split:66 %temp_dest_15_addr = getelementptr i32 %temp_dest_15, i64, i64 %zext_ln1842_1

]]></Node>
<StgValue><ssdm name="temp_dest_15_addr"/></StgValue>
</operation>

<operation id="320" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
bb70.split:67 %store_ln1856 = store i32 %bitcast_ln1856_15, i12 %temp_dest_15_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="321" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
bb70.split:68 %br_ln0 = br void %bb70

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="322" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="21" op_0_bw="21" op_1_bw="4" op_2_bw="17">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:0 %shl_ln1842_1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i4.i17, i4 %k_read, i17

]]></Node>
<StgValue><ssdm name="shl_ln1842_1"/></StgValue>
</operation>

<operation id="323" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="21">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:1 %zext_ln1842 = zext i21 %shl_ln1842_1

]]></Node>
<StgValue><ssdm name="zext_ln1842"/></StgValue>
</operation>

<operation id="324" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:2 %add_ln1842_1 = add i64 %zext_ln1842, i64 %power_src_read

]]></Node>
<StgValue><ssdm name="add_ln1842_1"/></StgValue>
</operation>

<operation id="325" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:3 %trunc_ln1842_1 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln1842_1, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln1842_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="326" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="58">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:4 %sext_ln1842_1 = sext i58 %trunc_ln1842_1

]]></Node>
<StgValue><ssdm name="sext_ln1842_1"/></StgValue>
</operation>

<operation id="327" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:5 %power1_addr = getelementptr i512 %power1, i64 %sext_ln1842_1

]]></Node>
<StgValue><ssdm name="power1_addr"/></StgValue>
</operation>

<operation id="328" st_id="77" stage="70" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="329" st_id="78" stage="69" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="330" st_id="79" stage="68" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="331" st_id="80" stage="67" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="332" st_id="81" stage="66" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="333" st_id="82" stage="65" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="334" st_id="83" stage="64" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="335" st_id="84" stage="63" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="336" st_id="85" stage="62" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="337" st_id="86" stage="61" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="338" st_id="87" stage="60" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="339" st_id="88" stage="59" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="340" st_id="89" stage="58" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="341" st_id="90" stage="57" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="342" st_id="91" stage="56" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="343" st_id="92" stage="55" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="344" st_id="93" stage="54" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="345" st_id="94" stage="53" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="346" st_id="95" stage="52" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="347" st_id="96" stage="51" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="348" st_id="97" stage="50" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="349" st_id="98" stage="49" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="350" st_id="99" stage="48" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="351" st_id="100" stage="47" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="352" st_id="101" stage="46" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="353" st_id="102" stage="45" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="354" st_id="103" stage="44" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="355" st_id="104" stage="43" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="356" st_id="105" stage="42" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="357" st_id="106" stage="41" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="358" st_id="107" stage="40" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="359" st_id="108" stage="39" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="360" st_id="109" stage="38" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="361" st_id="110" stage="37" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="362" st_id="111" stage="36" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="363" st_id="112" stage="35" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="364" st_id="113" stage="34" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="365" st_id="114" stage="33" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="366" st_id="115" stage="32" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="367" st_id="116" stage="31" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="368" st_id="117" stage="30" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="369" st_id="118" stage="29" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="370" st_id="119" stage="28" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="371" st_id="120" stage="27" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="372" st_id="121" stage="26" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="373" st_id="122" stage="25" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="374" st_id="123" stage="24" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="375" st_id="124" stage="23" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="376" st_id="125" stage="22" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="377" st_id="126" stage="21" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="378" st_id="127" stage="20" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="379" st_id="128" stage="19" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="380" st_id="129" stage="18" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="381" st_id="130" stage="17" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="382" st_id="131" stage="16" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="383" st_id="132" stage="15" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="384" st_id="133" stage="14" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="385" st_id="134" stage="13" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="386" st_id="135" stage="12" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="387" st_id="136" stage="11" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="388" st_id="137" stage="10" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="389" st_id="138" stage="9" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="390" st_id="139" stage="8" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="391" st_id="140" stage="7" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="392" st_id="141" stage="6" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="393" st_id="142" stage="5" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="394" st_id="143" stage="4" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="395" st_id="144" stage="3" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="396" st_id="145" stage="2" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="397" st_id="146" stage="1" lat="70">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:6 %empty_1155 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %power1_addr, i32

]]></Node>
<StgValue><ssdm name="empty_1155"/></StgValue>
</operation>

<operation id="398" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit:7 %br_ln1842 = br void %bb68

]]></Node>
<StgValue><ssdm name="br_ln1842"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="399" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
bb68:0 %i_4 = phi i12, void %_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit, i12 %i_6, void %bb68.split

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="400" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb68:1 %icmp_ln1842_1 = icmp_eq  i12 %i_4, i12

]]></Node>
<StgValue><ssdm name="icmp_ln1842_1"/></StgValue>
</operation>

<operation id="401" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb68:2 %empty_1156 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_1156"/></StgValue>
</operation>

<operation id="402" st_id="147" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
bb68:3 %i_6 = add i12 %i_4, i12

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="403" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb68:4 %br_ln1842 = br i1 %icmp_ln1842_1, void %bb68.split, void %_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit32.loopexit

]]></Node>
<StgValue><ssdm name="br_ln1842"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="404" st_id="148" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
bb68.split:3 %p_Val2_1 = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %power1_addr, i1 %empty_1155

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="405" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="512">
<![CDATA[
bb68.split:4 %trunc_ln708_1 = trunc i512 %p_Val2_1

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="406" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb68.split:8 %p_Result_1_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1"/></StgValue>
</operation>

<operation id="407" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb68.split:12 %p_Result_1_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_2"/></StgValue>
</operation>

<operation id="408" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb68.split:16 %p_Result_1_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_3"/></StgValue>
</operation>

<operation id="409" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb68.split:20 %p_Result_1_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_4"/></StgValue>
</operation>

<operation id="410" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb68.split:24 %p_Result_1_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_5"/></StgValue>
</operation>

<operation id="411" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb68.split:28 %p_Result_1_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_6"/></StgValue>
</operation>

<operation id="412" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb68.split:32 %p_Result_1_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_7"/></StgValue>
</operation>

<operation id="413" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb68.split:36 %p_Result_1_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_8"/></StgValue>
</operation>

<operation id="414" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb68.split:40 %p_Result_1_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_9"/></StgValue>
</operation>

<operation id="415" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb68.split:44 %p_Result_1_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_s"/></StgValue>
</operation>

<operation id="416" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb68.split:48 %p_Result_1_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_10"/></StgValue>
</operation>

<operation id="417" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb68.split:52 %p_Result_1_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_11"/></StgValue>
</operation>

<operation id="418" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb68.split:56 %p_Result_1_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_12"/></StgValue>
</operation>

<operation id="419" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb68.split:60 %p_Result_1_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_13"/></StgValue>
</operation>

<operation id="420" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb68.split:64 %p_Result_1_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %p_Val2_1, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_14"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="421" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="12">
<![CDATA[
bb68.split:0 %zext_ln1842_2 = zext i12 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln1842_2"/></StgValue>
</operation>

<operation id="422" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb68.split:1 %specpipeline_ln1822 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_15

]]></Node>
<StgValue><ssdm name="specpipeline_ln1822"/></StgValue>
</operation>

<operation id="423" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb68.split:2 %specloopname_ln1822 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln1822"/></StgValue>
</operation>

<operation id="424" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
bb68.split:5 %bitcast_ln1856_16 = bitcast i32 %trunc_ln708_1

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_16"/></StgValue>
</operation>

<operation id="425" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68.split:6 %power_dest_addr = getelementptr i32 %power_dest, i64, i64 %zext_ln1842_2

]]></Node>
<StgValue><ssdm name="power_dest_addr"/></StgValue>
</operation>

<operation id="426" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb68.split:7 %store_ln1856 = store i32 %bitcast_ln1856_16, i11 %power_dest_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="427" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
bb68.split:9 %bitcast_ln1856_17 = bitcast i32 %p_Result_1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_17"/></StgValue>
</operation>

<operation id="428" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68.split:10 %power_dest_1_addr = getelementptr i32 %power_dest_1, i64, i64 %zext_ln1842_2

]]></Node>
<StgValue><ssdm name="power_dest_1_addr"/></StgValue>
</operation>

<operation id="429" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb68.split:11 %store_ln1856 = store i32 %bitcast_ln1856_17, i11 %power_dest_1_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="430" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
bb68.split:13 %bitcast_ln1856_18 = bitcast i32 %p_Result_1_2

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_18"/></StgValue>
</operation>

<operation id="431" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68.split:14 %power_dest_2_addr = getelementptr i32 %power_dest_2, i64, i64 %zext_ln1842_2

]]></Node>
<StgValue><ssdm name="power_dest_2_addr"/></StgValue>
</operation>

<operation id="432" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb68.split:15 %store_ln1856 = store i32 %bitcast_ln1856_18, i11 %power_dest_2_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="433" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
bb68.split:17 %bitcast_ln1856_19 = bitcast i32 %p_Result_1_3

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_19"/></StgValue>
</operation>

<operation id="434" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68.split:18 %power_dest_3_addr = getelementptr i32 %power_dest_3, i64, i64 %zext_ln1842_2

]]></Node>
<StgValue><ssdm name="power_dest_3_addr"/></StgValue>
</operation>

<operation id="435" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb68.split:19 %store_ln1856 = store i32 %bitcast_ln1856_19, i11 %power_dest_3_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="436" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
bb68.split:21 %bitcast_ln1856_20 = bitcast i32 %p_Result_1_4

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_20"/></StgValue>
</operation>

<operation id="437" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68.split:22 %power_dest_4_addr = getelementptr i32 %power_dest_4, i64, i64 %zext_ln1842_2

]]></Node>
<StgValue><ssdm name="power_dest_4_addr"/></StgValue>
</operation>

<operation id="438" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb68.split:23 %store_ln1856 = store i32 %bitcast_ln1856_20, i11 %power_dest_4_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="439" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
bb68.split:25 %bitcast_ln1856_21 = bitcast i32 %p_Result_1_5

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_21"/></StgValue>
</operation>

<operation id="440" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68.split:26 %power_dest_5_addr = getelementptr i32 %power_dest_5, i64, i64 %zext_ln1842_2

]]></Node>
<StgValue><ssdm name="power_dest_5_addr"/></StgValue>
</operation>

<operation id="441" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb68.split:27 %store_ln1856 = store i32 %bitcast_ln1856_21, i11 %power_dest_5_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="442" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
bb68.split:29 %bitcast_ln1856_22 = bitcast i32 %p_Result_1_6

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_22"/></StgValue>
</operation>

<operation id="443" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68.split:30 %power_dest_6_addr = getelementptr i32 %power_dest_6, i64, i64 %zext_ln1842_2

]]></Node>
<StgValue><ssdm name="power_dest_6_addr"/></StgValue>
</operation>

<operation id="444" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb68.split:31 %store_ln1856 = store i32 %bitcast_ln1856_22, i11 %power_dest_6_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="445" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
bb68.split:33 %bitcast_ln1856_23 = bitcast i32 %p_Result_1_7

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_23"/></StgValue>
</operation>

<operation id="446" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68.split:34 %power_dest_7_addr = getelementptr i32 %power_dest_7, i64, i64 %zext_ln1842_2

]]></Node>
<StgValue><ssdm name="power_dest_7_addr"/></StgValue>
</operation>

<operation id="447" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb68.split:35 %store_ln1856 = store i32 %bitcast_ln1856_23, i11 %power_dest_7_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="448" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
bb68.split:37 %bitcast_ln1856_24 = bitcast i32 %p_Result_1_8

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_24"/></StgValue>
</operation>

<operation id="449" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68.split:38 %power_dest_8_addr = getelementptr i32 %power_dest_8, i64, i64 %zext_ln1842_2

]]></Node>
<StgValue><ssdm name="power_dest_8_addr"/></StgValue>
</operation>

<operation id="450" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb68.split:39 %store_ln1856 = store i32 %bitcast_ln1856_24, i11 %power_dest_8_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="451" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
bb68.split:41 %bitcast_ln1856_25 = bitcast i32 %p_Result_1_9

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_25"/></StgValue>
</operation>

<operation id="452" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68.split:42 %power_dest_9_addr = getelementptr i32 %power_dest_9, i64, i64 %zext_ln1842_2

]]></Node>
<StgValue><ssdm name="power_dest_9_addr"/></StgValue>
</operation>

<operation id="453" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb68.split:43 %store_ln1856 = store i32 %bitcast_ln1856_25, i11 %power_dest_9_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="454" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
bb68.split:45 %bitcast_ln1856_26 = bitcast i32 %p_Result_1_s

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_26"/></StgValue>
</operation>

<operation id="455" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68.split:46 %power_dest_10_addr = getelementptr i32 %power_dest_10, i64, i64 %zext_ln1842_2

]]></Node>
<StgValue><ssdm name="power_dest_10_addr"/></StgValue>
</operation>

<operation id="456" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb68.split:47 %store_ln1856 = store i32 %bitcast_ln1856_26, i11 %power_dest_10_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="457" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
bb68.split:49 %bitcast_ln1856_27 = bitcast i32 %p_Result_1_10

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_27"/></StgValue>
</operation>

<operation id="458" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68.split:50 %power_dest_11_addr = getelementptr i32 %power_dest_11, i64, i64 %zext_ln1842_2

]]></Node>
<StgValue><ssdm name="power_dest_11_addr"/></StgValue>
</operation>

<operation id="459" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb68.split:51 %store_ln1856 = store i32 %bitcast_ln1856_27, i11 %power_dest_11_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="460" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
bb68.split:53 %bitcast_ln1856_28 = bitcast i32 %p_Result_1_11

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_28"/></StgValue>
</operation>

<operation id="461" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68.split:54 %power_dest_12_addr = getelementptr i32 %power_dest_12, i64, i64 %zext_ln1842_2

]]></Node>
<StgValue><ssdm name="power_dest_12_addr"/></StgValue>
</operation>

<operation id="462" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb68.split:55 %store_ln1856 = store i32 %bitcast_ln1856_28, i11 %power_dest_12_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="463" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
bb68.split:57 %bitcast_ln1856_29 = bitcast i32 %p_Result_1_12

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_29"/></StgValue>
</operation>

<operation id="464" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68.split:58 %power_dest_13_addr = getelementptr i32 %power_dest_13, i64, i64 %zext_ln1842_2

]]></Node>
<StgValue><ssdm name="power_dest_13_addr"/></StgValue>
</operation>

<operation id="465" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb68.split:59 %store_ln1856 = store i32 %bitcast_ln1856_29, i11 %power_dest_13_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="466" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
bb68.split:61 %bitcast_ln1856_30 = bitcast i32 %p_Result_1_13

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_30"/></StgValue>
</operation>

<operation id="467" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68.split:62 %power_dest_14_addr = getelementptr i32 %power_dest_14, i64, i64 %zext_ln1842_2

]]></Node>
<StgValue><ssdm name="power_dest_14_addr"/></StgValue>
</operation>

<operation id="468" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb68.split:63 %store_ln1856 = store i32 %bitcast_ln1856_30, i11 %power_dest_14_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="469" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
bb68.split:65 %bitcast_ln1856_31 = bitcast i32 %p_Result_1_14

]]></Node>
<StgValue><ssdm name="bitcast_ln1856_31"/></StgValue>
</operation>

<operation id="470" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb68.split:66 %power_dest_15_addr = getelementptr i32 %power_dest_15, i64, i64 %zext_ln1842_2

]]></Node>
<StgValue><ssdm name="power_dest_15_addr"/></StgValue>
</operation>

<operation id="471" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
bb68.split:67 %store_ln1856 = store i32 %bitcast_ln1856_31, i11 %power_dest_15_addr

]]></Node>
<StgValue><ssdm name="store_ln1856"/></StgValue>
</operation>

<operation id="472" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1842_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
bb68.split:68 %br_ln0 = br void %bb68

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="473" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="flag_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit32.loopexit:0 %br_ln0 = br void %_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="474" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0">
<![CDATA[
_ZL26memcpy_wide_bus_read_floatPfP7ap_uintILi512EEmm.exit32:0 %ret_ln67 = ret

]]></Node>
<StgValue><ssdm name="ret_ln67"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
