Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 24 15:06:22 2022
| Host         : W-Acer-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.061        0.000                      0                  693        0.133        0.000                      0                  693        4.500        0.000                       0                   251  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.061        0.000                      0                  693        0.133        0.000                      0                  693        4.500        0.000                       0                   251  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 LedDriver1/teller50s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LedDriver1/LedAdresBuffer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 1.182ns (21.773%)  route 4.247ns (78.227%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.562     5.083    LedDriver1/clk_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  LedDriver1/teller50s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  LedDriver1/teller50s_reg[18]/Q
                         net (fo=2, routed)           0.999     6.538    LedDriver1/teller50s_reg_n_0_[18]
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.662 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37/O
                         net (fo=1, routed)           0.302     6.965    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14/O
                         net (fo=2, routed)           1.037     8.126    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     8.278 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3/O
                         net (fo=3, routed)           0.834     9.112    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3_n_0
    SLICE_X49Y35         LUT5 (Prop_lut5_I0_O)        0.326     9.438 r  LedDriver1/LedAdresBuffer[31]_i_1/O
                         net (fo=32, routed)          1.074    10.512    LedDriver1/LedAdresBuffer[31]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.436    14.777    LedDriver1/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    14.573    LedDriver1/LedAdresBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 LedDriver1/teller50s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LedDriver1/LedAdresBuffer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 1.182ns (21.773%)  route 4.247ns (78.227%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.562     5.083    LedDriver1/clk_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  LedDriver1/teller50s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  LedDriver1/teller50s_reg[18]/Q
                         net (fo=2, routed)           0.999     6.538    LedDriver1/teller50s_reg_n_0_[18]
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.662 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37/O
                         net (fo=1, routed)           0.302     6.965    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14/O
                         net (fo=2, routed)           1.037     8.126    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     8.278 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3/O
                         net (fo=3, routed)           0.834     9.112    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3_n_0
    SLICE_X49Y35         LUT5 (Prop_lut5_I0_O)        0.326     9.438 r  LedDriver1/LedAdresBuffer[31]_i_1/O
                         net (fo=32, routed)          1.074    10.512    LedDriver1/LedAdresBuffer[31]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.436    14.777    LedDriver1/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    14.573    LedDriver1/LedAdresBuffer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 LedDriver1/teller50s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LedDriver1/LedAdresBuffer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 1.182ns (21.773%)  route 4.247ns (78.227%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.562     5.083    LedDriver1/clk_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  LedDriver1/teller50s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  LedDriver1/teller50s_reg[18]/Q
                         net (fo=2, routed)           0.999     6.538    LedDriver1/teller50s_reg_n_0_[18]
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.662 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37/O
                         net (fo=1, routed)           0.302     6.965    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14/O
                         net (fo=2, routed)           1.037     8.126    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     8.278 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3/O
                         net (fo=3, routed)           0.834     9.112    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3_n_0
    SLICE_X49Y35         LUT5 (Prop_lut5_I0_O)        0.326     9.438 r  LedDriver1/LedAdresBuffer[31]_i_1/O
                         net (fo=32, routed)          1.074    10.512    LedDriver1/LedAdresBuffer[31]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.436    14.777    LedDriver1/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[3]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    14.573    LedDriver1/LedAdresBuffer_reg[3]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 LedDriver1/teller50s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LedDriver1/LedAdresBuffer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 1.182ns (21.773%)  route 4.247ns (78.227%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.562     5.083    LedDriver1/clk_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  LedDriver1/teller50s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  LedDriver1/teller50s_reg[18]/Q
                         net (fo=2, routed)           0.999     6.538    LedDriver1/teller50s_reg_n_0_[18]
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.662 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37/O
                         net (fo=1, routed)           0.302     6.965    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14/O
                         net (fo=2, routed)           1.037     8.126    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     8.278 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3/O
                         net (fo=3, routed)           0.834     9.112    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3_n_0
    SLICE_X49Y35         LUT5 (Prop_lut5_I0_O)        0.326     9.438 r  LedDriver1/LedAdresBuffer[31]_i_1/O
                         net (fo=32, routed)          1.074    10.512    LedDriver1/LedAdresBuffer[31]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.436    14.777    LedDriver1/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[4]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y26         FDRE (Setup_fdre_C_R)       -0.429    14.573    LedDriver1/LedAdresBuffer_reg[4]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 LedDriver1/teller50s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LedDriver1/LedAdresBuffer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 1.182ns (21.912%)  route 4.212ns (78.088%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.562     5.083    LedDriver1/clk_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  LedDriver1/teller50s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  LedDriver1/teller50s_reg[18]/Q
                         net (fo=2, routed)           0.999     6.538    LedDriver1/teller50s_reg_n_0_[18]
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.662 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37/O
                         net (fo=1, routed)           0.302     6.965    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14/O
                         net (fo=2, routed)           1.037     8.126    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     8.278 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3/O
                         net (fo=3, routed)           0.834     9.112    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3_n_0
    SLICE_X49Y35         LUT5 (Prop_lut5_I0_O)        0.326     9.438 r  LedDriver1/LedAdresBuffer[31]_i_1/O
                         net (fo=32, routed)          1.040    10.478    LedDriver1/LedAdresBuffer[31]_i_1_n_0
    SLICE_X48Y30         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.440    14.781    LedDriver1/clk_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[17]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X48Y30         FDRE (Setup_fdre_C_R)       -0.429    14.577    LedDriver1/LedAdresBuffer_reg[17]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 LedDriver1/teller50s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LedDriver1/LedAdresBuffer_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 1.182ns (21.912%)  route 4.212ns (78.088%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.562     5.083    LedDriver1/clk_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  LedDriver1/teller50s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  LedDriver1/teller50s_reg[18]/Q
                         net (fo=2, routed)           0.999     6.538    LedDriver1/teller50s_reg_n_0_[18]
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.662 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37/O
                         net (fo=1, routed)           0.302     6.965    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14/O
                         net (fo=2, routed)           1.037     8.126    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     8.278 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3/O
                         net (fo=3, routed)           0.834     9.112    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3_n_0
    SLICE_X49Y35         LUT5 (Prop_lut5_I0_O)        0.326     9.438 r  LedDriver1/LedAdresBuffer[31]_i_1/O
                         net (fo=32, routed)          1.040    10.478    LedDriver1/LedAdresBuffer[31]_i_1_n_0
    SLICE_X48Y30         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.440    14.781    LedDriver1/clk_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[18]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X48Y30         FDRE (Setup_fdre_C_R)       -0.429    14.577    LedDriver1/LedAdresBuffer_reg[18]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 LedDriver1/teller50s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LedDriver1/LedAdresBuffer_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 1.182ns (21.912%)  route 4.212ns (78.088%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.562     5.083    LedDriver1/clk_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  LedDriver1/teller50s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  LedDriver1/teller50s_reg[18]/Q
                         net (fo=2, routed)           0.999     6.538    LedDriver1/teller50s_reg_n_0_[18]
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.662 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37/O
                         net (fo=1, routed)           0.302     6.965    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14/O
                         net (fo=2, routed)           1.037     8.126    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     8.278 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3/O
                         net (fo=3, routed)           0.834     9.112    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3_n_0
    SLICE_X49Y35         LUT5 (Prop_lut5_I0_O)        0.326     9.438 r  LedDriver1/LedAdresBuffer[31]_i_1/O
                         net (fo=32, routed)          1.040    10.478    LedDriver1/LedAdresBuffer[31]_i_1_n_0
    SLICE_X48Y30         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.440    14.781    LedDriver1/clk_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[19]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X48Y30         FDRE (Setup_fdre_C_R)       -0.429    14.577    LedDriver1/LedAdresBuffer_reg[19]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 LedDriver1/teller50s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LedDriver1/LedAdresBuffer_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 1.182ns (21.912%)  route 4.212ns (78.088%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.562     5.083    LedDriver1/clk_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  LedDriver1/teller50s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  LedDriver1/teller50s_reg[18]/Q
                         net (fo=2, routed)           0.999     6.538    LedDriver1/teller50s_reg_n_0_[18]
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.662 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37/O
                         net (fo=1, routed)           0.302     6.965    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14/O
                         net (fo=2, routed)           1.037     8.126    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     8.278 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3/O
                         net (fo=3, routed)           0.834     9.112    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3_n_0
    SLICE_X49Y35         LUT5 (Prop_lut5_I0_O)        0.326     9.438 r  LedDriver1/LedAdresBuffer[31]_i_1/O
                         net (fo=32, routed)          1.040    10.478    LedDriver1/LedAdresBuffer[31]_i_1_n_0
    SLICE_X48Y30         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.440    14.781    LedDriver1/clk_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[20]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X48Y30         FDRE (Setup_fdre_C_R)       -0.429    14.577    LedDriver1/LedAdresBuffer_reg[20]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 LedDriver1/teller50s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LedDriver1/LedAdresBuffer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 1.182ns (22.354%)  route 4.106ns (77.646%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.562     5.083    LedDriver1/clk_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  LedDriver1/teller50s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  LedDriver1/teller50s_reg[18]/Q
                         net (fo=2, routed)           0.999     6.538    LedDriver1/teller50s_reg_n_0_[18]
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.662 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37/O
                         net (fo=1, routed)           0.302     6.965    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14/O
                         net (fo=2, routed)           1.037     8.126    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     8.278 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3/O
                         net (fo=3, routed)           0.834     9.112    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3_n_0
    SLICE_X49Y35         LUT5 (Prop_lut5_I0_O)        0.326     9.438 r  LedDriver1/LedAdresBuffer[31]_i_1/O
                         net (fo=32, routed)          0.933    10.371    LedDriver1/LedAdresBuffer[31]_i_1_n_0
    SLICE_X50Y29         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.441    14.782    LedDriver1/clk_IBUF_BUFG
    SLICE_X50Y29         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X50Y29         FDRE (Setup_fdre_C_R)       -0.524    14.483    LedDriver1/LedAdresBuffer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 LedDriver1/teller50s_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LedDriver1/LedAdresBuffer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.319ns  (logic 1.182ns (22.223%)  route 4.137ns (77.777%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.562     5.083    LedDriver1/clk_IBUF_BUFG
    SLICE_X45Y36         FDRE                                         r  LedDriver1/teller50s_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  LedDriver1/teller50s_reg[18]/Q
                         net (fo=2, routed)           0.999     6.538    LedDriver1/teller50s_reg_n_0_[18]
    SLICE_X44Y36         LUT4 (Prop_lut4_I0_O)        0.124     6.662 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37/O
                         net (fo=1, routed)           0.302     6.965    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_37_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     7.089 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14/O
                         net (fo=2, routed)           1.037     8.126    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_14_n_0
    SLICE_X44Y36         LUT5 (Prop_lut5_I4_O)        0.152     8.278 f  LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3/O
                         net (fo=3, routed)           0.834     9.112    LedDriver1/FSM_sequential_FSM_State_LedDriver[3]_i_3_n_0
    SLICE_X49Y35         LUT5 (Prop_lut5_I0_O)        0.326     9.438 r  LedDriver1/LedAdresBuffer[31]_i_1/O
                         net (fo=32, routed)          0.964    10.402    LedDriver1/LedAdresBuffer[31]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.441    14.782    LedDriver1/clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  LedDriver1/LedAdresBuffer_reg[21]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X48Y31         FDRE (Setup_fdre_C_R)       -0.429    14.578    LedDriver1/LedAdresBuffer_reg[21]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  4.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 AdresCounter1/AdresBuffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.874%)  route 0.252ns (64.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.562     1.445    AdresCounter1/clk_IBUF_BUFG
    SLICE_X53Y34         FDRE                                         r  AdresCounter1/AdresBuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  AdresCounter1/AdresBuffer_reg[0]/Q
                         net (fo=4, routed)           0.252     1.838    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X1Y14         RAMB18E1                                     r  DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.873     2.001    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.523    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.706    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 LedDriver1/enableB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.019%)  route 0.165ns (53.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.446    LedDriver1/clk_IBUF_BUFG
    SLICE_X49Y37         FDRE                                         r  LedDriver1/enableB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  LedDriver1/enableB_reg/Q
                         net (fo=3, routed)           0.165     1.753    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X1Y14         RAMB18E1                                     r  DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.876     2.004    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y14         RAMB18E1                                     r  DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.506    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.602    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 AdresCounter1/AdresBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.095%)  route 0.298ns (67.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.562     1.445    AdresCounter1/clk_IBUF_BUFG
    SLICE_X51Y34         FDRE                                         r  AdresCounter1/AdresBuffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  AdresCounter1/AdresBuffer_reg[3]/Q
                         net (fo=3, routed)           0.298     1.884    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X1Y14         RAMB18E1                                     r  DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.873     2.001    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.523    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.706    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 LedDriver1/enableA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.378%)  route 0.208ns (59.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.446    LedDriver1/clk_IBUF_BUFG
    SLICE_X49Y37         FDRE                                         r  LedDriver1/enableA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  LedDriver1/enableA_reg/Q
                         net (fo=2, routed)           0.208     1.795    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena
    RAMB18_X1Y14         RAMB18E1                                     r  DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.873     2.001    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.503    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     1.599    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 AdresCounter1/AdresBuffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.392%)  route 0.339ns (70.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.562     1.445    AdresCounter1/clk_IBUF_BUFG
    SLICE_X53Y34         FDRE                                         r  AdresCounter1/AdresBuffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  AdresCounter1/AdresBuffer_reg[2]/Q
                         net (fo=3, routed)           0.339     1.925    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X1Y14         RAMB18E1                                     r  DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.873     2.001    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.523    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.706    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 LedDriver1/Bit_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LedDriver1/Bit_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.565     1.448    LedDriver1/clk_IBUF_BUFG
    SLICE_X51Y40         FDRE                                         r  LedDriver1/Bit_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  LedDriver1/Bit_counter_reg[17]/Q
                         net (fo=3, routed)           0.067     1.656    LedDriver1/Bit_counter_reg_n_0_[17]
    SLICE_X51Y40         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.780 r  LedDriver1/Bit_counter0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.780    LedDriver1/data0[18]
    SLICE_X51Y40         FDRE                                         r  LedDriver1/Bit_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.836     1.963    LedDriver1/clk_IBUF_BUFG
    SLICE_X51Y40         FDRE                                         r  LedDriver1/Bit_counter_reg[18]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X51Y40         FDRE (Hold_fdre_C_D)         0.105     1.553    LedDriver1/Bit_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 AdresCounter1/AdresBuffer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.778%)  route 0.349ns (71.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.562     1.445    AdresCounter1/clk_IBUF_BUFG
    SLICE_X53Y34         FDRE                                         r  AdresCounter1/AdresBuffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  AdresCounter1/AdresBuffer_reg[4]/Q
                         net (fo=3, routed)           0.349     1.935    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X1Y14         RAMB18E1                                     r  DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.873     2.001    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y14         RAMB18E1                                     r  DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.478     1.523    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.706    DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 LedDriver1/Bit_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LedDriver1/Bit_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.564     1.447    LedDriver1/clk_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  LedDriver1/Bit_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  LedDriver1/Bit_counter_reg[9]/Q
                         net (fo=3, routed)           0.078     1.666    LedDriver1/Bit_counter_reg_n_0_[9]
    SLICE_X51Y38         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.790 r  LedDriver1/Bit_counter0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.790    LedDriver1/data0[10]
    SLICE_X51Y38         FDRE                                         r  LedDriver1/Bit_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.835     1.962    LedDriver1/clk_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  LedDriver1/Bit_counter_reg[10]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.105     1.552    LedDriver1/Bit_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 LedDriver1/Bit_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LedDriver1/Bit_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.564     1.447    LedDriver1/clk_IBUF_BUFG
    SLICE_X51Y39         FDRE                                         r  LedDriver1/Bit_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  LedDriver1/Bit_counter_reg[13]/Q
                         net (fo=3, routed)           0.079     1.667    LedDriver1/Bit_counter_reg_n_0_[13]
    SLICE_X51Y39         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.791 r  LedDriver1/Bit_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.791    LedDriver1/data0[14]
    SLICE_X51Y39         FDRE                                         r  LedDriver1/Bit_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.835     1.962    LedDriver1/clk_IBUF_BUFG
    SLICE_X51Y39         FDRE                                         r  LedDriver1/Bit_counter_reg[14]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y39         FDRE (Hold_fdre_C_D)         0.105     1.552    LedDriver1/Bit_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 LedDriver1/Bit_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LedDriver1/Bit_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.565     1.448    LedDriver1/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  LedDriver1/Bit_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  LedDriver1/Bit_counter_reg[21]/Q
                         net (fo=3, routed)           0.079     1.668    LedDriver1/Bit_counter_reg_n_0_[21]
    SLICE_X51Y41         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.792 r  LedDriver1/Bit_counter0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.792    LedDriver1/data0[22]
    SLICE_X51Y41         FDRE                                         r  LedDriver1/Bit_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.836     1.963    LedDriver1/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  LedDriver1/Bit_counter_reg[22]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.105     1.553    LedDriver1/Bit_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14   DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14   DualPortRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y39   AdresCounter1/AdresBuffer_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y39   AdresCounter1/AdresBuffer_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y39   AdresCounter1/AdresBuffer_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y40   AdresCounter1/AdresBuffer_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y41   AdresCounter1/AdresBuffer_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y40   AdresCounter1/AdresBuffer_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y40   AdresCounter1/AdresBuffer_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y36   AdresCounter1/AdresBuffer_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y34   AdresCounter1/lastButtonState_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38   LedDriver1/Bit_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36   LedDriver1/FSM_sequential_FSM_State_LedDriver_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y36   LedDriver1/FSM_sequential_FSM_State_LedDriver_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37   LedDriver1/FSM_sequential_FSM_State_LedDriver_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y37   LedDriver1/FSM_sequential_FSM_State_LedDriver_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y35   LedDriver1/dataBuffer_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y35   LedDriver1/dataBuffer_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y35   LedDriver1/dataBuffer_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y39   AdresCounter1/AdresBuffer_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y39   AdresCounter1/AdresBuffer_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y39   AdresCounter1/AdresBuffer_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y40   AdresCounter1/AdresBuffer_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y40   AdresCounter1/AdresBuffer_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y40   AdresCounter1/AdresBuffer_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y38   LedDriver1/Bit_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y38   LedDriver1/Bit_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y38   LedDriver1/Bit_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y34   LedDriver1/teller04s_reg[0]/C



