# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Eclypse7_Trial.srcs/sources_1/imports/imports" --include "../../../../Eclypse7_Trial.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Eclypse7_Trial.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../Eclypse7_Trial.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Eclypse7_Trial.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../Eclypse7_Trial.srcs/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../Eclypse7_Trial.srcs/sources_1/bd/design_2/ipshared/2d50/hdl" --include "../../../../../../Sanbox_6_1/jesd204_5_ex/imports" --include "X:/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../Eclypse7_Trial.ip_user_files/bd/bram_control/ip/bram_control_blk_mem_gen_0_0/sim/bram_control_blk_mem_gen_0_0.v" \
"../../../../Eclypse7_Trial.ip_user_files/bd/bram_control/ip/bram_control_xlconstant_0_0/sim/bram_control_xlconstant_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
