{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443667226591 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443667226591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 22:40:26 2015 " "Processing started: Wed Sep 30 22:40:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443667226591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443667226591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EggTimer -c EggTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off EggTimer -c EggTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443667226591 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1443667226897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregistertester.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitregistertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBitRegisterTester " "Found entity 1: nBitRegisterTester" {  } { { "nBitRegisterTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegisterTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667226944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667226944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitregister.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Found entity 1: nBitRegister" {  } { { "nBitRegister.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBitRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667226948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667226948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_7segtester.v 1 1 " "Found 1 design units, including 1 entities, in source file dec2_7segtester.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_7segTester " "Found entity 1: dec2_7segTester" {  } { { "dec2_7segTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/dec2_7segTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667226951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667226951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onboardtester.v 1 1 " "Found 1 design units, including 1 entities, in source file onboardtester.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnBoardTester " "Found entity 1: OnBoardTester" {  } { { "OnBoardTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoardTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667226954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667226954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit2inputmuxtester.v 1 1 " "Found 1 design units, including 1 entities, in source file nbit2inputmuxtester.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBit2InputMuxTester " "Found entity 1: nBit2InputMuxTester" {  } { { "nBit2InputMuxTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBit2InputMuxTester.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667226958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667226958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit2inputmux.v 1 1 " "Found 1 design units, including 1 entities, in source file nbit2inputmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBit2InputMux " "Found entity 1: nBit2InputMux" {  } { { "nBit2InputMux.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/nBit2InputMux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667226962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667226962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controllertester.v 1 1 " "Found 1 design units, including 1 entities, in source file controllertester.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControllerTester " "Found entity 1: ControllerTester" {  } { { "ControllerTester.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/ControllerTester.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667226965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667226965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667226968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667226968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg2_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg2_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg2_dec " "Found entity 1: sevenseg2_dec" {  } { { "sevenseg2_dec.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/sevenseg2_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667226970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667226970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file dec2_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_7seg " "Found entity 1: dec2_7seg" {  } { { "dec2_7seg.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/dec2_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667226973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667226973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onboard.v 1 1 " "Found 1 design units, including 1 entities, in source file onboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnBoard " "Found entity 1: OnBoard" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443667226977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443667226977 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "OnBoard " "Elaborating entity \"OnBoard\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443667227010 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en0 OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"en0\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667227013 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en1 OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"en1\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667227013 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667227013 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en2 OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"en2\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667227013 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en3 OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"en3\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667227013 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r0 OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"r0\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667227014 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1 OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"r1\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667227014 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r2 OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"r2\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667227014 "|OnBoard"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r3 OnBoard.v(42) " "Verilog HDL Always Construct warning at OnBoard.v(42): inferring latch(es) for variable \"r3\", which holds its previous value in one or more paths through the always construct" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1443667227014 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[0\] OnBoard.v(42) " "Inferred latch for \"r3\[0\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227015 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[1\] OnBoard.v(42) " "Inferred latch for \"r3\[1\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227015 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[2\] OnBoard.v(42) " "Inferred latch for \"r3\[2\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227015 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[3\] OnBoard.v(42) " "Inferred latch for \"r3\[3\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227015 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[0\] OnBoard.v(42) " "Inferred latch for \"r2\[0\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227015 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[1\] OnBoard.v(42) " "Inferred latch for \"r2\[1\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227015 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[2\] OnBoard.v(42) " "Inferred latch for \"r2\[2\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227015 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[3\] OnBoard.v(42) " "Inferred latch for \"r2\[3\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227015 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[0\] OnBoard.v(42) " "Inferred latch for \"r1\[0\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227016 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[1\] OnBoard.v(42) " "Inferred latch for \"r1\[1\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227016 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[2\] OnBoard.v(42) " "Inferred latch for \"r1\[2\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227016 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[3\] OnBoard.v(42) " "Inferred latch for \"r1\[3\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227016 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[0\] OnBoard.v(42) " "Inferred latch for \"r0\[0\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227016 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[1\] OnBoard.v(42) " "Inferred latch for \"r0\[1\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227016 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[2\] OnBoard.v(42) " "Inferred latch for \"r0\[2\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227016 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[3\] OnBoard.v(42) " "Inferred latch for \"r0\[3\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227016 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en3 OnBoard.v(42) " "Inferred latch for \"en3\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227016 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en2 OnBoard.v(42) " "Inferred latch for \"en2\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227017 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] OnBoard.v(42) " "Inferred latch for \"LEDR\[0\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227017 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] OnBoard.v(42) " "Inferred latch for \"LEDR\[1\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227017 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] OnBoard.v(42) " "Inferred latch for \"LEDR\[2\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227017 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] OnBoard.v(42) " "Inferred latch for \"LEDR\[3\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227017 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] OnBoard.v(42) " "Inferred latch for \"LEDR\[4\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227017 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] OnBoard.v(42) " "Inferred latch for \"LEDR\[5\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227017 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] OnBoard.v(42) " "Inferred latch for \"LEDR\[6\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227017 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] OnBoard.v(42) " "Inferred latch for \"LEDR\[7\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227017 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] OnBoard.v(42) " "Inferred latch for \"LEDR\[8\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227018 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] OnBoard.v(42) " "Inferred latch for \"LEDR\[9\]\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227018 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en1 OnBoard.v(42) " "Inferred latch for \"en1\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227018 "|OnBoard"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en0 OnBoard.v(42) " "Inferred latch for \"en0\" at OnBoard.v(42)" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1443667227018 "|OnBoard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:fsm " "Elaborating entity \"Controller\" for hierarchy \"Controller:fsm\"" {  } { { "OnBoard.v" "fsm" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667227039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitRegister nBitRegister:LoSec " "Elaborating entity \"nBitRegister\" for hierarchy \"nBitRegister:LoSec\"" {  } { { "OnBoard.v" "LoSec" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667227041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_7seg dec2_7seg:disp3 " "Elaborating entity \"dec2_7seg\" for hierarchy \"dec2_7seg:disp3\"" {  } { { "OnBoard.v" "disp3" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667227090 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w3\[6\] " "Net \"w3\[6\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w3\[6\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227246 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w3\[5\] " "Net \"w3\[5\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w3\[5\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227246 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w3\[4\] " "Net \"w3\[4\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w3\[4\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227246 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227246 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w2\[6\] " "Net \"w2\[6\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w2\[6\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w2\[5\] " "Net \"w2\[5\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w2\[5\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w2\[4\] " "Net \"w2\[4\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w2\[4\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w3\[6\] " "Net \"w3\[6\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w3\[6\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w3\[5\] " "Net \"w3\[5\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w3\[5\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227247 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w3\[4\] " "Net \"w3\[4\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w3\[4\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227247 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227247 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1\[6\] " "Net \"w1\[6\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w1\[6\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227248 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1\[5\] " "Net \"w1\[5\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w1\[5\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227248 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1\[4\] " "Net \"w1\[4\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w1\[4\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227248 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w2\[6\] " "Net \"w2\[6\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w2\[6\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227248 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w2\[5\] " "Net \"w2\[5\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w2\[5\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227248 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w2\[4\] " "Net \"w2\[4\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w2\[4\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227248 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w3\[6\] " "Net \"w3\[6\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w3\[6\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227248 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w3\[5\] " "Net \"w3\[5\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w3\[5\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227248 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w3\[4\] " "Net \"w3\[4\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w3\[4\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227248 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227248 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w0\[6\] " "Net \"w0\[6\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w0\[6\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w0\[5\] " "Net \"w0\[5\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w0\[5\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w0\[4\] " "Net \"w0\[4\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w0\[4\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1\[6\] " "Net \"w1\[6\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w1\[6\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1\[5\] " "Net \"w1\[5\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w1\[5\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1\[4\] " "Net \"w1\[4\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w1\[4\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w2\[6\] " "Net \"w2\[6\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w2\[6\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w2\[5\] " "Net \"w2\[5\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w2\[5\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w2\[4\] " "Net \"w2\[4\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w2\[4\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w3\[6\] " "Net \"w3\[6\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w3\[6\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w3\[5\] " "Net \"w3\[5\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w3\[5\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227249 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w3\[4\] " "Net \"w3\[4\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w3\[4\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227249 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227249 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w0\[6\] " "Net \"w0\[6\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w0\[6\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w0\[5\] " "Net \"w0\[5\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w0\[5\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w0\[4\] " "Net \"w0\[4\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w0\[4\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1\[6\] " "Net \"w1\[6\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w1\[6\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1\[5\] " "Net \"w1\[5\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w1\[5\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w1\[4\] " "Net \"w1\[4\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w1\[4\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w2\[6\] " "Net \"w2\[6\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w2\[6\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w2\[5\] " "Net \"w2\[5\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w2\[5\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w2\[4\] " "Net \"w2\[4\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w2\[4\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w3\[6\] " "Net \"w3\[6\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w3\[6\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w3\[5\] " "Net \"w3\[5\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w3\[5\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227250 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w3\[4\] " "Net \"w3\[4\]\" is missing source, defaulting to GND" {  } { { "OnBoard.v" "w3\[4\]" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 28 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227250 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443667227250 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1443667228578 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[9\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[9\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667228675 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[8\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[8\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667228675 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[7\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[7\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667228675 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[6\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[6\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667228675 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[5\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[5\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667228675 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[4\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[4\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667228675 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[3\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[3\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667228675 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[2\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[2\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667228675 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LEDR\[1\]\$latch LEDR\[0\]\$latch " "Duplicate LATCH primitive \"LEDR\[1\]\$latch\" merged with LATCH primitive \"LEDR\[0\]\$latch\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667228675 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "en2 en3 " "Duplicate LATCH primitive \"en2\" merged with LATCH primitive \"en3\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 27 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667228675 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "en0 en1 " "Duplicate LATCH primitive \"en0\" merged with LATCH primitive \"en1\"" {  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 27 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443667228675 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1443667228675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[0\]\$latch " "Latch LEDR\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443667228678 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443667228678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r3\[0\] " "Latch r3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443667228678 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443667228678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "en3 " "Latch en3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443667228678 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443667228678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r3\[1\] " "Latch r3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443667228678 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443667228678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r3\[2\] " "Latch r3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443667228678 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443667228678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r3\[3\] " "Latch r3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443667228678 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443667228678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r2\[0\] " "Latch r2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443667228679 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443667228679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r2\[1\] " "Latch r2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443667228679 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443667228679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r2\[2\] " "Latch r2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443667228679 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443667228679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r2\[3\] " "Latch r2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[2\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[2\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443667228679 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443667228679 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "en1 " "Latch en1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:fsm\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Controller:fsm\|state\[0\]" {  } { { "Controller.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1443667228679 ""}  } { { "OnBoard.v" "" { Text "E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 1 - Egg Timer/OnBoard.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1443667228679 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443667230323 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443667230323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443667232017 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443667232017 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1443667232017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443667232017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443667232053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 22:40:32 2015 " "Processing ended: Wed Sep 30 22:40:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443667232053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443667232053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443667232053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443667232053 ""}
