I 000050 55 1415          1652870919252 ARH_Count
(_unit VHDL (count_6bit_min 0 30 (arh_count 0 36 ))
  (_version v33)
  (_time 1652870919251 2022.05.18 13:48:39)
  (_source (\./src/count_6bit_min.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652870919237)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 32 (_entity (_inout (_string \"000000"\)))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 33 (_entity (_out ((i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(2)(1))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1408          1652871575625 ARH_Count
(_unit VHDL (count_6bit_min 0 29 (arh_count 0 35 ))
  (_version v33)
  (_time 1652871575624 2022.05.18 13:59:35)
  (_source (\./src/count_5bit_min.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652871575609)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_inout (_string \"00000"\)))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 32 (_entity (_out ((i 0))))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
V 000050 55 1408          1652871808355 ARH_Count
(_unit VHDL (count_6bit_day 0 30 (arh_count 0 36 ))
  (_version v33)
  (_time 1652871808354 2022.05.18 14:03:28)
  (_source (\./src/count_5bit_day.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652871808339)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_inout (_string \"00000"\)))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 33 (_entity (_out ((i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
V 000050 55 1410          1652872089349 ARH_Count
(_unit VHDL (count_6bit_temp 0 30 (arh_count 0 36 ))
  (_version v33)
  (_time 1652872089348 2022.05.18 14:08:09)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652872089339)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_inout (_string \"00000"\)))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 33 (_entity (_out ((i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(2)(1))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1407          1652872171299 ARH_Count
(_unit VHDL (count_6bit_mounth 0 30 (arh_count 0 36 ))
  (_version v33)
  (_time 1652872171298 2022.05.18 14:09:31)
  (_source (\./src/count_4bit_mounth.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652872171279)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_inout (_string \"0000"\)))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 33 (_entity (_out ((i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(1)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000048 55 568           1652872204431 CLK_CLK
(_unit VHDL (clock 0 28 (clk_clk 0 32 ))
  (_version v33)
  (_time 1652872204428 2022.05.18 14:10:04)
  (_source (\./src/Clock.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652872204429)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 29 (_entity (_inout ))))
    (_process
      (line__34(_architecture 0 0 34 (_process (_simple)(_target(0))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . CLK_CLK 1 -1
  )
)
V 000050 55 1410          1652872254549 ARH_Count
(_unit VHDL (count_6bit_hour 0 29 (arh_count 0 35 ))
  (_version v33)
  (_time 1652872254548 2022.05.18 14:10:54)
  (_source (\./src/count_5bit_hour.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652872254540)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_inout (_string \"00000"\)))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 32 (_entity (_out ((i 0))))))
    (_process
      (line__37(_architecture 0 0 37 (_process (_simple)(_target(2)(1))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1621          1652876527418 ARH_Count
(_unit VHDL (count_5bit_hour 0 29 (arh_count 0 36 ))
  (_version v33)
  (_time 1652876527418 2022.05.18 15:22:07)
  (_source (\./src/count_5bit_hour.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652876453038)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 33 (_entity (_out ((i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1626          1652877069779 ARH_Count
(_unit VHDL (count_6bit_min 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1652877069778 2022.05.18 15:31:09)
  (_source (\./src/count_6bit_min.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652877069769)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 32 (_entity (_in (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Y ~std_logic_vector{5~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000065 55 2427          1652877936340 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 45 ))
  (_version v33)
  (_time 1652877936338 2022.05.18 15:45:36)
  (_source (\./src/test.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652877936338)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 47 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 51 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__61(_architecture 2 0 61 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000065 55 2465          1652878169354 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1652878169357 2022.05.18 15:49:29)
  (_source (\./src/test.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652877936338)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000050 55 1626          1652878198278 ARH_Count
(_unit VHDL (count_6bit_min 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1652878198277 2022.05.18 15:49:58)
  (_source (\./src/count_6bit_min.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652877069769)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 32 (_entity (_in (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Y ~std_logic_vector{5~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000045 55 1042          1652880083378 arhi
(_unit VHDL (bd 0 28 (arhi 0 39 ))
  (_version v33)
  (_time 1652880083377 2022.05.18 16:21:23)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652880083368)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 1 -1
  )
)
I 000045 55 1440          1652882085868 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1652882085867 2022.05.18 16:54:45)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(2)(1))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000045 55 1593          1652885373573 arhi
(_unit VHDL (org 0 6 (arhi 0 14 ))
  (_version v33)
  (_time 1652885373572 2022.05.18 17:49:33)
  (_source (\./src/organigrama_colocviu.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652885276402)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal d1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal d2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal stare_t 0 15 (_enum st1 st2 st3 (_to (i 0)(i 2)))))
    (_signal (_internal stare stare_t 0 16 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 16 (_architecture (_uni ))))
    (_process
      (actualizare_st(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0))(_read(7)))))
      (tranzitii(_architecture 1 0 24 (_process (_simple)(_target(7)(4)(3)(5))(_sensitivity(6)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 2 -1
  )
)
I 000065 55 2493          1652888353246 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 1 32 (arh_numarator_ora_minute 1 46 ))
  (_version v33)
  (_time 1652888353245 2022.05.18 18:39:13)
  (_source (\./src/test.vhd\(\./src/numarator_timp.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652877936338)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 1 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 1 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 1 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 1 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 1 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 1 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000050 55 1626          1652888875256 ARH_Count
(_unit VHDL (count_6bit_min 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1652888875255 2022.05.18 18:47:55)
  (_source (\./src/count_6bit_min.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652877069769)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q ~std_logic_vector{5~downto~0}~12 0 32 (_entity (_in (_string \"000000"\)))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Y ~std_logic_vector{5~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 2 3 3 )
    (2 2 2 2 2 2 )
    (2 2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1621          1652888875301 ARH_Count
(_unit VHDL (count_5bit_hour 0 29 (arh_count 0 36 ))
  (_version v33)
  (_time 1652888875300 2022.05.18 18:47:55)
  (_source (\./src/count_5bit_hour.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652876453038)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 33 (_entity (_out ((i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000048 55 568           1652888875391 CLK_CLK
(_unit VHDL (clock 0 28 (clk_clk 0 32 ))
  (_version v33)
  (_time 1652888875390 2022.05.18 18:47:55)
  (_source (\./src/Clock.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652872204429)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 29 (_entity (_inout ))))
    (_process
      (line__34(_architecture 0 0 34 (_process (_simple)(_target(0))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . CLK_CLK 1 -1
  )
)
I 000065 55 2493          1652888875433 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 1 32 (arh_numarator_ora_minute 1 46 ))
  (_version v33)
  (_time 1652888875430 2022.05.18 18:47:55)
  (_source (\./src/test.vhd\(\./src/numarator_timp.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652877936338)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 1 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 1 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 1 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 1 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 1 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 1 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1652888875483 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1652888875480 2022.05.18 18:47:55)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(2)(1))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000045 55 1593          1652888875556 arhi
(_unit VHDL (org 0 6 (arhi 0 14 ))
  (_version v33)
  (_time 1652888875555 2022.05.18 18:47:55)
  (_source (\./src/organigrama_colocviu.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652885276402)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_event))))
    (_port (_internal d1 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal d2 ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_port (_internal I1 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal I2 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal I3 ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_type (_internal stare_t 0 15 (_enum st1 st2 st3 (_to (i 0)(i 2)))))
    (_signal (_internal stare stare_t 0 16 (_architecture (_uni ))))
    (_signal (_internal nxstare stare_t 0 16 (_architecture (_uni ))))
    (_process
      (actualizare_st(_architecture 0 0 18 (_process (_simple)(_target(6))(_sensitivity(0))(_read(7)))))
      (tranzitii(_architecture 1 0 24 (_process (_simple)(_target(3)(4)(5)(7))(_sensitivity(1)(2)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 2 -1
  )
)
I 000062 55 2452          1652889117412 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1652889117418 2022.05.18 18:51:57)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652889020845)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000050 55 1619          1652889153649 ARH_Count
(_unit VHDL (count_5bit_day 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1652889153648 2022.05.18 18:52:33)
  (_source (\./src/count_5bit_day.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875341)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1618          1652889195569 ARH_Count
(_unit VHDL (count_6bit_mounth 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1652889195568 2022.05.18 18:53:15)
  (_source (\./src/count_4bit_mounth.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875352)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1621          1652889207088 ARH_Count
(_unit VHDL (count_5bit_temp 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1652889207088 2022.05.18 18:53:27)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875371)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000062 55 2452          1652889485449 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1652889485448 2022.05.18 18:58:05)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652889020845)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000062 55 2452          1652889737701 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1652889737701 2022.05.18 19:02:17)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652889020845)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000062 55 2452          1652895134096 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1652895134095 2022.05.18 20:32:14)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652889020845)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 2 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000062 55 2452          1652895733799 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1652895733798 2022.05.18 20:42:13)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652889020845)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000050 55 1621          1652962983795 ARH_Count
(_unit VHDL (count_5bit_temp 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1652962983794 2022.05.19 15:23:03)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875371)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1621          1653041776922 ARH_Count
(_unit VHDL (count_5bit_temp 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653041776921 2022.05.20 13:16:16)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875371)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1621          1653041777684 ARH_Count
(_unit VHDL (count_5bit_temp 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653041777683 2022.05.20 13:16:17)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875371)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1621          1653041778028 ARH_Count
(_unit VHDL (count_5bit_temp 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653041778027 2022.05.20 13:16:18)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875371)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1621          1653041785369 ARH_Count
(_unit VHDL (count_5bit_temp 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653041785368 2022.05.20 13:16:25)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875371)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1621          1653299370010 ARH_Count
(_unit VHDL (count_5bit_temp 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653299370009 2022.05.23 12:49:30)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875371)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1716          1653301496135 ARH_Count
(_unit VHDL (count_5bit_temp 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653301496134 2022.05.23 13:24:56)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875371)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(2)(3))(_sensitivity(4)(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1621          1653302046012 ARH_Count
(_unit VHDL (count_5bit_temp 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653302046011 2022.05.23 13:34:06)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875371)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1716          1653302265910 ARH_Count
(_unit VHDL (count_5bit_temp 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653302265909 2022.05.23 13:37:45)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875371)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 38 (_architecture (_uni ))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(3)(2))(_sensitivity(4)(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1621          1653302385820 ARH_Count
(_unit VHDL (count_5bit_temp 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653302385819 2022.05.23 13:39:45)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875371)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000059 55 1740          1653303377543 arh_numarator_temp
(_unit VHDL (numarator_temp 0 30 (arh_numarator_temp 0 40 ))
  (_version v33)
  (_time 1653303377542 2022.05.23 13:56:17)
  (_source (\./src/count_6bit_min.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303369942)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 42 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__52(_architecture 1 0 52 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000059 55 1740          1653303511481 arh_numarator_temp
(_unit VHDL (numarator_temp 0 30 (arh_numarator_temp 0 40 ))
  (_version v33)
  (_time 1653303511480 2022.05.23 13:58:31)
  (_source (\./src/count_6bit_min.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303369942)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 42 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__52(_architecture 1 0 52 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000059 55 1740          1653303512394 arh_numarator_temp
(_unit VHDL (numarator_temp 0 30 (arh_numarator_temp 0 40 ))
  (_version v33)
  (_time 1653303512391 2022.05.23 13:58:32)
  (_source (\./src/count_6bit_min.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303369942)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 42 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__52(_architecture 1 0 52 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000059 55 1740          1653303514104 arh_numarator_temp
(_unit VHDL (numarator_temp 0 30 (arh_numarator_temp 0 40 ))
  (_version v33)
  (_time 1653303514103 2022.05.23 13:58:34)
  (_source (\./src/count_6bit_min.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303369942)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 42 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__52(_architecture 1 0 52 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000050 55 1621          1653303514139 ARH_Count
(_unit VHDL (count_5bit_hour 0 29 (arh_count 0 36 ))
  (_version v33)
  (_time 1653303514135 2022.05.23 13:58:34)
  (_source (\./src/count_5bit_hour.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652876453038)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 33 (_entity (_out ((i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1619          1653303514185 ARH_Count
(_unit VHDL (count_5bit_day 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653303514182 2022.05.23 13:58:34)
  (_source (\./src/count_5bit_day.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875341)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1618          1653303514230 ARH_Count
(_unit VHDL (count_6bit_mounth 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653303514229 2022.05.23 13:58:34)
  (_source (\./src/count_4bit_mounth.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875352)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1621          1653303514264 ARH_Count
(_unit VHDL (count_5bit_temp 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653303514260 2022.05.23 13:58:34)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875371)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000048 55 568           1653303514315 CLK_CLK
(_unit VHDL (clock 0 28 (clk_clk 0 32 ))
  (_version v33)
  (_time 1653303514314 2022.05.23 13:58:34)
  (_source (\./src/Clock.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652872204429)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 29 (_entity (_inout ))))
    (_process
      (line__34(_architecture 0 0 34 (_process (_simple)(_target(0))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . CLK_CLK 1 -1
  )
)
I 000065 55 2493          1653303514358 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 1 32 (arh_numarator_ora_minute 1 46 ))
  (_version v33)
  (_time 1653303514355 2022.05.23 13:58:34)
  (_source (\./src/test.vhd\(\./src/numarator_timp.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652877936338)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 1 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 1 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 1 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 1 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 1 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 1 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653303514402 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653303514401 2022.05.23 13:58:34)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2452          1653303514450 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653303514449 2022.05.23 13:58:34)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652889020845)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 2822          1653303514484 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653303514480 2022.05.23 13:58:34)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000059 55 1740          1653303516340 arh_numarator_temp
(_unit VHDL (numarator_temp 0 30 (arh_numarator_temp 0 40 ))
  (_version v33)
  (_time 1653303516339 2022.05.23 13:58:36)
  (_source (\./src/count_6bit_min.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303369942)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 42 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__52(_architecture 1 0 52 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000050 55 1621          1653303516375 ARH_Count
(_unit VHDL (count_5bit_hour 0 29 (arh_count 0 36 ))
  (_version v33)
  (_time 1653303516371 2022.05.23 13:58:36)
  (_source (\./src/count_5bit_hour.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652876453038)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 33 (_entity (_out ((i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1619          1653303516421 ARH_Count
(_unit VHDL (count_5bit_day 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653303516420 2022.05.23 13:58:36)
  (_source (\./src/count_5bit_day.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875341)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1618          1653303516453 ARH_Count
(_unit VHDL (count_6bit_mounth 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653303516449 2022.05.23 13:58:36)
  (_source (\./src/count_4bit_mounth.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875352)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1621          1653303516484 ARH_Count
(_unit VHDL (count_5bit_temp 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653303516480 2022.05.23 13:58:36)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875371)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000048 55 568           1653303516531 CLK_CLK
(_unit VHDL (clock 0 28 (clk_clk 0 32 ))
  (_version v33)
  (_time 1653303516528 2022.05.23 13:58:36)
  (_source (\./src/Clock.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652872204429)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 29 (_entity (_inout ))))
    (_process
      (line__34(_architecture 0 0 34 (_process (_simple)(_target(0))(_sensitivity(0)))))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
  )
  (_model . CLK_CLK 1 -1
  )
)
I 000065 55 2493          1653303516562 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 1 32 (arh_numarator_ora_minute 1 46 ))
  (_version v33)
  (_time 1653303516559 2022.05.23 13:58:36)
  (_source (\./src/test.vhd\(\./src/numarator_timp.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652877936338)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 1 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 1 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 1 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 1 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 1 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 1 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653303516594 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653303516590 2022.05.23 13:58:36)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2452          1653303516626 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653303516622 2022.05.23 13:58:36)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652889020845)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 2822          1653303516670 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653303516669 2022.05.23 13:58:36)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000059 55 1740          1653303518054 arh_numarator_temp
(_unit VHDL (numarator_temp 0 30 (arh_numarator_temp 0 40 ))
  (_version v33)
  (_time 1653303518053 2022.05.23 13:58:38)
  (_source (\./src/count_6bit_min.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303369942)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 42 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 44 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 0 49 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__52(_architecture 1 0 52 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000059 55 1736          1653303980721 arh_numarator_temp
(_unit VHDL (numarator_temp 0 32 (arh_numarator_temp 0 42 ))
  (_version v33)
  (_time 1653303980720 2022.05.23 14:06:20)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000059 55 1736          1653303985491 arh_numarator_temp
(_unit VHDL (numarator_temp 0 32 (arh_numarator_temp 0 42 ))
  (_version v33)
  (_time 1653303985490 2022.05.23 14:06:25)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000059 55 1736          1653304120037 arh_numarator_temp
(_unit VHDL (numarator_temp 0 32 (arh_numarator_temp 0 42 ))
  (_version v33)
  (_time 1653304120036 2022.05.23 14:08:40)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000059 55 1754          1653304317369 arh_numarator_temp
(_unit VHDL (numarator_temp 1 32 (arh_numarator_temp 1 40 ))
  (_version v33)
  (_time 1653304317368 2022.05.23 14:11:57)
  (_source (\./src/count_temp.vhd\(\./src/test.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 42 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 44 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 1 49 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__52(_architecture 1 1 52 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000059 55 1754          1653304427748 arh_numarator_temp
(_unit VHDL (numarator_temp 1 32 (arh_numarator_temp 1 40 ))
  (_version v33)
  (_time 1653304427747 2022.05.23 14:13:47)
  (_source (\./src/count_temp.vhd\(\./src/test.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 42 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 44 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 1 49 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__52(_architecture 1 1 52 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000059 55 1755          1653304460454 arh_numarator_temp
(_unit VHDL (numarator_temp 1 32 (arh_numarator_temp 1 41 ))
  (_version v33)
  (_time 1653304460453 2022.05.23 14:14:20)
  (_source (\./src/count_temp.vhd\(\./src/Clock.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 43 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 45 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 1 50 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__53(_architecture 1 1 53 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000059 55 1755          1653304462278 arh_numarator_temp
(_unit VHDL (numarator_temp 1 32 (arh_numarator_temp 1 41 ))
  (_version v33)
  (_time 1653304462277 2022.05.23 14:14:22)
  (_source (\./src/count_temp.vhd\(\./src/Clock.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 43 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 45 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 1 50 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__53(_architecture 1 1 53 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000059 55 1755          1653304462780 arh_numarator_temp
(_unit VHDL (numarator_temp 1 32 (arh_numarator_temp 1 41 ))
  (_version v33)
  (_time 1653304462779 2022.05.23 14:14:22)
  (_source (\./src/count_temp.vhd\(\./src/Clock.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 43 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 45 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 1 50 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__53(_architecture 1 1 53 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000059 55 1755          1653304546216 arh_numarator_temp
(_unit VHDL (numarator_temp 1 32 (arh_numarator_temp 1 41 ))
  (_version v33)
  (_time 1653304546215 2022.05.23 14:15:46)
  (_source (\./src/count_temp.vhd\(\./src/Clock.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 43 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 45 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 1 50 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__53(_architecture 1 1 53 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000059 55 1755          1653304546585 arh_numarator_temp
(_unit VHDL (numarator_temp 1 32 (arh_numarator_temp 1 41 ))
  (_version v33)
  (_time 1653304546584 2022.05.23 14:15:46)
  (_source (\./src/count_temp.vhd\(\./src/Clock.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 43 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 45 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 1 50 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__53(_architecture 1 1 53 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000059 55 1755          1653304546962 arh_numarator_temp
(_unit VHDL (numarator_temp 1 32 (arh_numarator_temp 1 41 ))
  (_version v33)
  (_time 1653304546961 2022.05.23 14:15:46)
  (_source (\./src/count_temp.vhd\(\./src/Clock.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 43 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 45 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 1 50 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__53(_architecture 1 1 53 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000059 55 1764          1653304853244 arh_numarator_temp
(_unit VHDL (numarator_temp 1 32 (arh_numarator_temp 1 40 ))
  (_version v33)
  (_time 1653304853243 2022.05.23 14:20:53)
  (_source (\./src/count_temp.vhd\(\./src/count_6bit_min.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 42 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 44 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 1 49 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__52(_architecture 1 1 52 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000050 55 1621          1653304853278 ARH_Count
(_unit VHDL (count_5bit_hour 0 29 (arh_count 0 36 ))
  (_version v33)
  (_time 1653304853274 2022.05.23 14:20:53)
  (_source (\./src/count_5bit_hour.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652876453038)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 33 (_entity (_out ((i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000059 55 1736          1653304853325 arh_numarator_temp
(_unit VHDL (numarator_temp 0 32 (arh_numarator_temp 0 42 ))
  (_version v33)
  (_time 1653304853322 2022.05.23 14:20:53)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000050 55 1619          1653304853372 ARH_Count
(_unit VHDL (count_5bit_day 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653304853369 2022.05.23 14:20:53)
  (_source (\./src/count_5bit_day.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875341)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1618          1653304853420 ARH_Count
(_unit VHDL (count_6bit_mounth 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653304853419 2022.05.23 14:20:53)
  (_source (\./src/count_4bit_mounth.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875352)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1621          1653304853464 ARH_Count
(_unit VHDL (count_5bit_temp 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653304853463 2022.05.23 14:20:53)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653304853449)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00100"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000059 55 1755          1653304853511 arh_numarator_temp
(_unit VHDL (numarator_temp 1 32 (arh_numarator_temp 1 41 ))
  (_version v33)
  (_time 1653304853510 2022.05.23 14:20:53)
  (_source (\./src/count_temp.vhd\(\./src/Clock.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 43 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 45 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 1 50 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__53(_architecture 1 1 53 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000065 55 2493          1653304853546 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 1 32 (arh_numarator_ora_minute 1 46 ))
  (_version v33)
  (_time 1653304853542 2022.05.23 14:20:53)
  (_source (\./src/test.vhd\(\./src/numarator_timp.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652877936338)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 1 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 1 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 1 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 1 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 1 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 1 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653304853592 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653304853588 2022.05.23 14:20:53)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2452          1653304853638 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653304853635 2022.05.23 14:20:53)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652889020845)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 2822          1653304853685 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653304853682 2022.05.23 14:20:53)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000059 55 1754          1653304853701 arh_numarator_temp
(_unit VHDL (numarator_temp 1 32 (arh_numarator_temp 1 40 ))
  (_version v33)
  (_time 1653304853698 2022.05.23 14:20:53)
  (_source (\./src/count_temp.vhd\(\./src/test.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 42 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 44 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 1 49 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__52(_architecture 1 1 52 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000059 55 1764          1653304990672 arh_numarator_temp
(_unit VHDL (numarator_temp 1 32 (arh_numarator_temp 1 40 ))
  (_version v33)
  (_time 1653304990671 2022.05.23 14:23:10)
  (_source (\./src/count_temp.vhd\(\./src/count_6bit_min.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 42 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 44 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 1 49 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__52(_architecture 1 1 52 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
V 000050 55 1621          1653304990719 ARH_Count
(_unit VHDL (count_5bit_hour 0 29 (arh_count 0 36 ))
  (_version v33)
  (_time 1653304990718 2022.05.23 14:23:10)
  (_source (\./src/count_5bit_hour.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652876453038)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 33 (_entity (_out ((i 0))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000059 55 1736          1653304990754 arh_numarator_temp
(_unit VHDL (numarator_temp 0 32 (arh_numarator_temp 0 42 ))
  (_version v33)
  (_time 1653304990750 2022.05.23 14:23:10)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__54(_architecture 1 0 54 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000050 55 1619          1653304990800 ARH_Count
(_unit VHDL (count_5bit_day 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653304990797 2022.05.23 14:23:10)
  (_source (\./src/count_5bit_day.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875341)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
V 000050 55 1618          1653304990832 ARH_Count
(_unit VHDL (count_6bit_mounth 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653304990828 2022.05.23 14:23:10)
  (_source (\./src/count_4bit_mounth.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652888875352)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q ~std_logic_vector{3~downto~0}~12 0 32 (_entity (_in (_string \"0000"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Y ~std_logic_vector{3~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__39(_architecture 0 0 39 (_process (_simple)(_target(3)(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000059 55 2161          1653304990900 arh_numarator_temp
(_unit VHDL (numarator_temp 1 32 (arh_numarator_temp 1 41 ))
  (_version v33)
  (_time 1653304990897 2022.05.23 14:23:10)
  (_source (\./src/count_temp.vhd\(\./src/Clock.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 43 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 45 (_architecture (_uni ))))
    (_process
      (line__50(_architecture 0 1 50 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__53(_architecture 1 1 53 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000065 55 2493          1653304990941 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 1 32 (arh_numarator_ora_minute 1 46 ))
  (_version v33)
  (_time 1653304990938 2022.05.23 14:23:10)
  (_source (\./src/test.vhd\(\./src/numarator_timp.vhd\)))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652877936338)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 1 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 1 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 1 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 1 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 1 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 1 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 1 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653304990988 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653304990985 2022.05.23 14:23:10)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2452          1653304991033 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653304991032 2022.05.23 14:23:11)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652889020845)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 2822          1653304991080 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653304991079 2022.05.23 14:23:11)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000059 55 1754          1653304991087 arh_numarator_temp
(_unit VHDL (numarator_temp 1 32 (arh_numarator_temp 1 40 ))
  (_version v33)
  (_time 1653304991080 2022.05.23 14:23:11)
  (_source (\./src/count_temp.vhd\(\./src/test.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 42 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 44 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 1 49 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__52(_architecture 1 1 52 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000050 55 1621          1653305001940 ARH_Count
(_unit VHDL (count_5bit_temp 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653305001939 2022.05.23 14:23:21)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653304853449)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00100"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
I 000050 55 1621          1653305031611 ARH_Count
(_unit VHDL (count_5bit_temp 0 30 (arh_count 0 37 ))
  (_version v33)
  (_time 1653305031610 2022.05.23 14:23:51)
  (_source (\./src/count_5bit_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653304853449)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extSTD.STANDARD.BIT 0 31 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in (_string \"00100"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Y ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_out ))))
    (_port (_internal over ~extSTD.STANDARD.BIT 0 34 (_entity (_out ((i 0))))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extSTD.STANDARD.BIT (std STANDARD BIT)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . ARH_Count 1 -1
  )
)
V 000059 55 1754          1653314035518 arh_numarator_temp
(_unit VHDL (numarator_temp 1 32 (arh_numarator_temp 1 40 ))
  (_version v33)
  (_time 1653314035517 2022.05.23 16:53:55)
  (_source (\./src/count_temp.vhd\(\./src/test.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303980705)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 42 (_architecture (_uni (_string \"00000"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 44 (_architecture (_uni ))))
    (_process
      (line__49(_architecture 0 1 49 (_assignment (_simple)(_alias((temp)(Q_temp)))(_target(1))(_sensitivity(2)))))
      (line__52(_architecture 1 1 52 (_process (_simple)(_target(2)(3))(_sensitivity(0))(_read(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_temp 2 -1
  )
)
I 000066 55 1756          1653325127055 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653325127055 2022.05.23 19:58:47)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(2)(3)(4)(1))(_sensitivity(4)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000066 55 1756          1653327885369 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653327885368 2022.05.23 20:44:45)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2498          1653327885420 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653327885417 2022.05.23 20:44:45)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653327885468 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653327885467 2022.05.23 20:44:45)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2475          1653327885508 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653327885507 2022.05.23 20:44:45)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885501)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000066 55 1817          1653327885565 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 38 ))
  (_version v33)
  (_time 1653327885564 2022.05.23 20:44:45)
  (_source (\./src/count_temp.vhd\(\C:/Users/annal/OneDrive/Documents/PSN/PROIECT_BUN_PSN.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 1 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000066 55 1756          1653327892104 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653327892103 2022.05.23 20:44:52)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2498          1653327892153 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653327892152 2022.05.23 20:44:52)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653327892194 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653327892193 2022.05.23 20:44:52)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2475          1653327892243 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653327892242 2022.05.23 20:44:52)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885501)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000066 55 1817          1653327892300 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 38 ))
  (_version v33)
  (_time 1653327892299 2022.05.23 20:44:52)
  (_source (\./src/count_temp.vhd\(\C:/Users/annal/OneDrive/Documents/PSN/PROIECT_BUN_PSN.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 1 44 (_process (_simple)(_target(2)(3)(4)(1))(_sensitivity(4)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000066 55 1756          1653328079256 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653328079255 2022.05.23 20:47:59)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2498          1653328079296 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653328079295 2022.05.23 20:47:59)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653328079339 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653328079336 2022.05.23 20:47:59)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2475          1653328079377 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653328079376 2022.05.23 20:47:59)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885501)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000066 55 1817          1653328079427 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 38 ))
  (_version v33)
  (_time 1653328079426 2022.05.23 20:47:59)
  (_source (\./src/count_temp.vhd\(\C:/Users/annal/OneDrive/Documents/PSN/PROIECT_BUN_PSN.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 1 44 (_process (_simple)(_target(2)(3)(4)(1))(_sensitivity(4)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000066 55 1756          1653328135783 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653328135782 2022.05.23 20:48:55)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2498          1653328135832 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653328135831 2022.05.23 20:48:55)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653328135868 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653328135864 2022.05.23 20:48:55)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2475          1653328135907 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653328135904 2022.05.23 20:48:55)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885501)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000066 55 1817          1653328135964 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 38 ))
  (_version v33)
  (_time 1653328135961 2022.05.23 20:48:55)
  (_source (\./src/count_temp.vhd\(\C:/Users/annal/OneDrive/Documents/PSN/PROIECT_BUN_PSN.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 1 44 (_process (_simple)(_target(2)(3)(4)(1))(_sensitivity(4)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000066 55 1756          1653328237296 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653328237295 2022.05.23 20:50:37)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2498          1653328237338 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653328237335 2022.05.23 20:50:37)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653328237387 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653328237384 2022.05.23 20:50:37)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2475          1653328237426 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653328237425 2022.05.23 20:50:37)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885501)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000066 55 1817          1653328237478 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 38 ))
  (_version v33)
  (_time 1653328237475 2022.05.23 20:50:37)
  (_source (\./src/count_temp.vhd\(\C:/Users/annal/OneDrive/Documents/PSN/PROIECT_BUN_PSN.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 1 44 (_process (_simple)(_target(2)(3)(4)(1))(_sensitivity(4)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000066 55 1756          1653328468104 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653328468103 2022.05.23 20:54:28)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2498          1653328468144 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653328468143 2022.05.23 20:54:28)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653328468185 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653328468184 2022.05.23 20:54:28)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2475          1653328468226 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653328468225 2022.05.23 20:54:28)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885501)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000066 55 1817          1653328468275 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 38 ))
  (_version v33)
  (_time 1653328468274 2022.05.23 20:54:28)
  (_source (\./src/count_temp.vhd\(\C:/Users/annal/OneDrive/Documents/PSN/PROIECT_BUN_PSN.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 1 44 (_process (_simple)(_target(2)(3)(4)(1))(_sensitivity(4)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000066 55 1756          1653328523497 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653328523496 2022.05.23 20:55:23)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2498          1653328523540 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653328523536 2022.05.23 20:55:23)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653328523586 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653328523585 2022.05.23 20:55:23)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2475          1653328523627 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653328523626 2022.05.23 20:55:23)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885501)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000066 55 1817          1653328523684 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 38 ))
  (_version v33)
  (_time 1653328523683 2022.05.23 20:55:23)
  (_source (\./src/count_temp.vhd\(\C:/Users/annal/OneDrive/Documents/PSN/PROIECT_BUN_PSN.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 1 44 (_process (_simple)(_target(2)(3)(4)(1))(_sensitivity(4)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000066 55 1756          1653328829052 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653328829051 2022.05.23 21:00:29)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2498          1653328829097 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653328829094 2022.05.23 21:00:29)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653328829129 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653328829125 2022.05.23 21:00:29)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2475          1653328829175 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653328829172 2022.05.23 21:00:29)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885501)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000066 55 1817          1653328829211 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 38 ))
  (_version v33)
  (_time 1653328829204 2022.05.23 21:00:29)
  (_source (\./src/count_temp.vhd\(\C:/Users/annal/OneDrive/Documents/PSN/PROIECT_BUN_PSN.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 1 44 (_process (_simple)(_target(2)(3)(4)(1))(_sensitivity(4)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000066 55 1756          1653328848785 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653328848784 2022.05.23 21:00:48)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2498          1653328848832 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653328848831 2022.05.23 21:00:48)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653328848867 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653328848863 2022.05.23 21:00:48)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2475          1653328848909 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653328848909 2022.05.23 21:00:48)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885501)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000066 55 1817          1653328848947 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 38 ))
  (_version v33)
  (_time 1653328848941 2022.05.23 21:00:48)
  (_source (\./src/count_temp.vhd\(\C:/Users/annal/OneDrive/Documents/PSN/PROIECT_BUN_PSN.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 1 44 (_process (_simple)(_target(2)(3)(4)(1))(_sensitivity(4)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000066 55 1756          1653329013066 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653329013065 2022.05.23 21:03:33)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2498          1653329013107 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653329013103 2022.05.23 21:03:33)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653329013151 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653329013150 2022.05.23 21:03:33)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(2)(1))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2475          1653329013186 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653329013182 2022.05.23 21:03:33)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885501)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 5985          1653329013217 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653329013213 2022.05.23 21:03:33)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ore_min
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 56 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 57 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 49 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 50 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 63 (_entity (_out ))))
      )
    )
  )
  (_instantiation timp 0 77 (_component numarator_ore_min )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
    )
  )
  (_instantiation data 0 78 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation tem 0 79 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 70 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 72 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 73 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000066 55 1817          1653329013232 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 38 ))
  (_version v33)
  (_time 1653329013228 2022.05.23 21:03:33)
  (_source (\./src/count_temp.vhd\(\C:/Users/annal/OneDrive/Documents/PSN/PROIECT_BUN_PSN.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 1 44 (_process (_simple)(_target(2)(3)(4)(1))(_sensitivity(4)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000066 55 1756          1653329022758 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653329022757 2022.05.23 21:03:42)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2498          1653329022807 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653329022806 2022.05.23 21:03:42)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653329022840 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653329022836 2022.05.23 21:03:42)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2475          1653329022885 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653329022882 2022.05.23 21:03:42)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885501)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 5993          1653329022931 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653329022930 2022.05.23 21:03:42)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ore_min
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 56 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 57 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 49 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 50 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 63 (_entity (_out ))))
      )
    )
  )
  (_instantiation timp 0 77 (_component numarator_ore_min )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
    )
  )
  (_instantiation data 0 78 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 79 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 70 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 72 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 73 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000066 55 1817          1653329022938 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 38 ))
  (_version v33)
  (_time 1653329022931 2022.05.23 21:03:42)
  (_source (\./src/count_temp.vhd\(\C:/Users/annal/OneDrive/Documents/PSN/PROIECT_BUN_PSN.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 1 44 (_process (_simple)(_target(2)(3)(4)(1))(_sensitivity(4)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000066 55 1756          1653329081428 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653329081427 2022.05.23 21:04:41)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2498          1653329081478 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653329081474 2022.05.23 21:04:41)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653329081523 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653329081522 2022.05.23 21:04:41)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2475          1653329081556 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653329081553 2022.05.23 21:04:41)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885501)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000066 55 1817          1653329081603 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 38 ))
  (_version v33)
  (_time 1653329081600 2022.05.23 21:04:41)
  (_source (\./src/count_temp.vhd\(\C:/Users/annal/OneDrive/Documents/PSN/PROIECT_BUN_PSN.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 1 44 (_process (_simple)(_target(2)(3)(4)(1))(_sensitivity(4)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000066 55 1756          1653329105482 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653329105481 2022.05.23 21:05:05)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2498          1653329105524 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653329105521 2022.05.23 21:05:05)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653329105564 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653329105561 2022.05.23 21:05:05)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2475          1653329105601 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653329105600 2022.05.23 21:05:05)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885501)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(1))(_sensitivity(3)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(2))(_sensitivity(4)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 6050          1653329105645 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653329105641 2022.05.23 21:05:05)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 55 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 56 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 57 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 49 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 50 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 62 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 63 (_entity (_out ))))
      )
    )
  )
  (_instantiation timp 0 77 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 78 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 79 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 67 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 70 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 71 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 72 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 73 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000066 55 1817          1653329105661 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 38 ))
  (_version v33)
  (_time 1653329105661 2022.05.23 21:05:05)
  (_source (\./src/count_temp.vhd\(\C:/Users/annal/OneDrive/Documents/PSN/PROIECT_BUN_PSN.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 1 44 (_process (_simple)(_target(2)(3)(4)(1))(_sensitivity(4)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000066 55 1756          1653329660618 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653329660615 2022.05.23 21:14:20)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2498          1653329660671 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653329660668 2022.05.23 21:14:20)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653329660713 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653329660709 2022.05.23 21:14:20)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2718          1653329660757 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653329660756 2022.05.23 21:14:20)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653329660742)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal verif_data ~std_logic_vector{4~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(2))(_sensitivity(4)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(3))(_sensitivity(5)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0))(_read(1)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 2 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000066 55 1817          1653329660820 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 38 ))
  (_version v33)
  (_time 1653329660819 2022.05.23 21:14:20)
  (_source (\./src/count_temp.vhd\(\C:/Users/annal/OneDrive/Documents/PSN/PROIECT_BUN_PSN.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 1 44 (_process (_simple)(_target(2)(3)(4)(1))(_sensitivity(4)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000066 55 1756          1653329738513 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653329738512 2022.05.23 21:15:38)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2498          1653329738548 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653329738544 2022.05.23 21:15:38)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"01100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653329738593 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653329738590 2022.05.23 21:15:38)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(2)(1))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2718          1653329738626 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653329738622 2022.05.23 21:15:38)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653329660742)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal verif_data ~std_logic_vector{4~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(2))(_sensitivity(4)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(3))(_sensitivity(5)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0))(_read(1)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 2 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000066 55 1817          1653329738688 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 38 ))
  (_version v33)
  (_time 1653329738685 2022.05.23 21:15:38)
  (_source (\./src/count_temp.vhd\(\C:/Users/annal/OneDrive/Documents/PSN/PROIECT_BUN_PSN.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 1 44 (_process (_simple)(_target(2)(3)(4)(1))(_sensitivity(4)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000048 55 6307          1653329948243 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653329948240 2022.05.23 21:19:08)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 57 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal verif_data ~std_logic_vector{4~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~1316 0 50 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 51 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1320 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation timp 0 78 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 80 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((verif_data)(ore_s))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 81 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1322 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1324 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1326 0 71 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1322 0 72 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1322 0 73 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1322 0 74 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000065 55 2498          1653330044835 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653330044834 2022.05.23 21:20:44)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"10111"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000066 55 1756          1653337587357 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 38 ))
  (_version v33)
  (_time 1653337587357 2022.05.23 23:26:27)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(1)(2)(3)(4))(_sensitivity(0)(4))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2498          1653337587410 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 46 ))
  (_version v33)
  (_time 1653337587406 2022.05.23 23:26:27)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653327885418)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 48 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 50 (_architecture (_uni (_string \"10111"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 52 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(3)))))
      (line__61(_architecture 1 0 61 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(4)))))
      (line__63(_architecture 2 0 63 (_process (_simple)(_target(3)(4)(5)(6))(_sensitivity(0))(_read(3)(4)(5)(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000045 55 1440          1653337587452 arhi
(_unit VHDL (bd 0 28 (arhi 0 40 ))
  (_version v33)
  (_time 1653337587449 2022.05.23 23:26:27)
  (_source (\./src/bistabilD.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1652882085862)
    (_use )
  )
  (_object
    (_port (_internal din ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_port (_internal dout ~extieee.std_logic_1164.std_logic 0 33 (_entity (_out ))))
    (_port (_internal ndout ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_signal (_internal temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(5))(_sensitivity(1)(2))(_read(0)))))
      (line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((dout)(temp)))(_target(3))(_sensitivity(5)))))
      (line__52(_architecture 2 0 52 (_assignment (_simple)(_target(4))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
  )
  (_model . arhi 3 -1
  )
)
I 000062 55 2718          1653337587500 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653337587499 2022.05.23 23:26:27)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653329660742)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal verif_data ~std_logic_vector{4~downto~0}~12 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(2))(_sensitivity(4)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(3))(_sensitivity(5)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0))(_read(1)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 2 2 2 )
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 6307          1653337587532 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653337587528 2022.05.23 23:26:27)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 57 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal verif_data ~std_logic_vector{4~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~1316 0 50 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 51 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 63 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1320 0 64 (_entity (_out ))))
      )
    )
  )
  (_instantiation timp 0 78 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 79 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((verif_data)(ore_s))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 80 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1322 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1324 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1324 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1326 0 71 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1322 0 72 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1322 0 73 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1322 0 74 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000066 55 1817          1653337587547 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 38 ))
  (_version v33)
  (_time 1653337587543 2022.05.23 23:26:27)
  (_source (\./src/count_temp.vhd\(\C:/Users/annal/OneDrive/Documents/PSN/PROIECT_BUN_PSN.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653325127041)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 39 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 40 (_architecture (_uni ))))
    (_signal (_internal S ~extieee.std_logic_1164.std_logic 1 41 (_architecture (_uni ))))
    (_process
      (line__44(_architecture 0 1 44 (_process (_simple)(_target(2)(3)(4)(1))(_sensitivity(4)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2707          1653337876411 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 48 ))
  (_version v33)
  (_time 1653337876410 2022.05.23 23:31:16)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337876399)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 50 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 52 (_architecture (_uni (_string \"10111"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 54 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 56 (_architecture (_uni ))))
    (_process
      (line__61(_architecture 0 0 61 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(4)))))
      (line__63(_architecture 1 0 63 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(5)))))
      (line__65(_architecture 2 0 65 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0))(_read(4)(5)(6)(7)))))
      (line__108(_architecture 3 0 108 (_assignment (_simple)(_alias((cout)(carry_ore)))(_target(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 4 -1
  )
)
I 000048 55 6323          1653338301211 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653338301209 2022.05.23 23:38:21)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 57 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 58 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 51 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation timp 0 79 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(carry))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 80 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(carry))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
  )
  (_instantiation temperatura 0 81 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 72 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 73 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 75 (_architecture (_uni ))))
    (_signal (_internal carry ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6323          1653338347974 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653338347973 2022.05.23 23:39:07)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 57 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 58 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 51 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation timp 0 79 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(carry))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 80 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(carry))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
  )
  (_instantiation temperatura 0 81 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 72 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 73 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 75 (_architecture (_uni ))))
    (_signal (_internal carry ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000065 55 2707          1653338358970 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 49 ))
  (_version v33)
  (_time 1653338358969 2022.05.23 23:39:18)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337876399)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 51 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 53 (_architecture (_uni (_string \"10111"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(4)))))
      (line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(5)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0))(_read(4)(5)(6)(7)))))
      (line__109(_architecture 3 0 109 (_assignment (_simple)(_alias((cout)(carry_ore)))(_target(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 4 -1
  )
)
I 000048 55 6323          1653338370794 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653338370791 2022.05.23 23:39:30)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 57 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 58 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 51 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation timp 0 79 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(carry))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 80 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(carry))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
  )
  (_instantiation temperatura 0 81 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 72 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 73 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 75 (_architecture (_uni ))))
    (_signal (_internal carry ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6323          1653338434155 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653338434154 2022.05.23 23:40:34)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 57 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 58 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 51 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation timp 0 79 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(carry))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 80 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(carry))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
  )
  (_instantiation temperatura 0 81 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 72 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 73 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 75 (_architecture (_uni ))))
    (_signal (_internal carry ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6323          1653338469351 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653338469350 2022.05.23 23:41:09)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 57 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 58 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 51 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation timp 0 79 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(carry))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 80 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(carry))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
  )
  (_instantiation temperatura 0 81 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 72 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 73 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 75 (_architecture (_uni ))))
    (_signal (_internal carry ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6411          1653338497657 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653338497655 2022.05.23 23:41:37)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 56 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 57 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 58 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 59 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 50 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 51 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 64 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 65 (_entity (_out ))))
      )
    )
  )
  (_instantiation timp 0 80 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 81 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(carry))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
  )
  (_instantiation temperatura 0 82 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 69 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 70 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 71 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 72 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 73 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 75 (_architecture (_uni ))))
    (_signal (_internal carry ~extieee.std_logic_1164.std_logic 0 76 (_architecture (_uni ))))
    (_signal (_internal q ~extieee.std_logic_1164.std_logic 0 77 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6311          1653338553822 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653338553821 2022.05.23 23:42:33)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation timp 0 84 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 85 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
  )
  (_instantiation temperatura 0 86 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 76 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 77 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 78 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal q ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6311          1653338568038 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653338568037 2022.05.23 23:42:48)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation timp 0 84 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 85 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
  )
  (_instantiation temperatura 0 86 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 76 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 77 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 78 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal q ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000065 55 2588          1653338741717 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 49 ))
  (_version v33)
  (_time 1653338741716 2022.05.23 23:45:41)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337876399)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 51 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 53 (_architecture (_uni (_string \"10111"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(4)))))
      (line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(5)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(4)(5)(6)(7)(3))(_sensitivity(0))(_read(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 3 2 2 2 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000062 55 2563          1653338790738 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653338790737 2022.05.23 23:46:30)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653338761514)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(2))(_sensitivity(4)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(3))(_sensitivity(5)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0))(_read(4)(5)(6)(7)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 6359          1653338795244 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653338795241 2022.05.23 23:46:35)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation timp 0 84 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 85 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 86 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 76 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 77 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 78 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal q ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000065 55 2588          1653339030192 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 49 ))
  (_version v33)
  (_time 1653339030191 2022.05.23 23:50:30)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337876399)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 51 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 53 (_architecture (_uni (_string \"10111"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(4)))))
      (line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(5)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(4)(5)(6)(7)(3))(_sensitivity(0))(_read(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000048 55 6359          1653339036070 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653339036067 2022.05.23 23:50:36)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
      )
    )
  )
  (_instantiation timp 0 84 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 85 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 86 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 73 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 76 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 77 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 78 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal q ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000066 55 1744          1653339541650 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 39 ))
  (_version v33)
  (_time 1653339541647 2022.05.23 23:59:01)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653339474977)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 40 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 41 (_architecture (_uni ))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4)(1))(_sensitivity(2)(0))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000048 55 6564          1653339618954 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653339618951 2022.05.24 00:00:18)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
      )
    )
  )
  (_instantiation timp 0 85 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 86 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 87 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
      ((S)(enable))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 77 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 78 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 80 (_architecture (_uni ))))
    (_signal (_internal enable ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6564          1653339633237 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653339633234 2022.05.24 00:00:33)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
      )
    )
  )
  (_instantiation timp 0 85 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 86 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 87 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
      ((S)(enable))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 74 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 77 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 78 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 80 (_architecture (_uni ))))
    (_signal (_internal enable ~extieee.std_logic_1164.std_logic 0 81 (_architecture (_uni ))))
    (_signal (_internal q ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6727          1653341762901 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653341762898 2022.05.24 00:36:02)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
      )
    )
  )
  (_instantiation timp 0 87 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(Q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 88 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(Q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 89 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
      ((S)(enable))
      ((semn)(semn_out))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 78 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 80 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 81 (_architecture (_uni ))))
    (_signal (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Q ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal semn_out ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000066 55 1744          1653341790938 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 40 ))
  (_version v33)
  (_time 1653341790937 2022.05.24 00:36:30)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653339474977)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 41 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(3)(4)(1))(_sensitivity(0)(2))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2588          1653341791032 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 49 ))
  (_version v33)
  (_time 1653341791031 2022.05.24 00:36:31)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337876399)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 51 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 53 (_architecture (_uni (_string \"10111"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(4)))))
      (line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(5)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(0))(_read(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000062 55 2563          1653341791079 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653341791078 2022.05.24 00:36:31)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653338761514)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(2))(_sensitivity(4)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(3))(_sensitivity(5)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0))(_read(1)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 6727          1653341791126 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653341791125 2022.05.24 00:36:31)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
      )
    )
  )
  (_instantiation timp 0 87 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(Q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 88 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(Q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 89 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
      ((S)(enable))
      ((semn)(semn_out))
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 78 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 80 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 81 (_architecture (_uni ))))
    (_signal (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Q ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal semn_out ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000066 55 1744          1653341809624 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 40 ))
  (_version v33)
  (_time 1653341809623 2022.05.24 00:36:49)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653339474977)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 41 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(1)(3)(4))(_sensitivity(0)(2))(_read(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000066 55 1830          1653341815827 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 40 ))
  (_version v33)
  (_time 1653341815826 2022.05.24 00:36:55)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653341815814)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 41 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(5)(1))(_sensitivity(0)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000048 55 6779          1653341823397 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653341823396 2022.05.24 00:37:03)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
      )
    )
  )
  (_instantiation timp 0 87 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(Q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 88 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(Q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 89 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
      ((S)(enable))
      ((semn)(semn_out))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 78 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 80 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 81 (_architecture (_uni ))))
    (_signal (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Q ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal semn_out ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000066 55 1830          1653380007491 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 40 ))
  (_version v33)
  (_time 1653380007490 2022.05.24 11:13:27)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653341815814)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 41 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(5)(1))(_sensitivity(2)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2588          1653380007620 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 49 ))
  (_version v33)
  (_time 1653380007619 2022.05.24 11:13:27)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337876399)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 51 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 53 (_architecture (_uni (_string \"10111"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 57 (_architecture (_uni ))))
    (_process
      (line__62(_architecture 0 0 62 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(4)))))
      (line__64(_architecture 1 0 64 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(5)))))
      (line__66(_architecture 2 0 66 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(0))(_read(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000062 55 2563          1653380007662 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 47 ))
  (_version v33)
  (_time 1653380007659 2022.05.24 11:13:27)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653338761514)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 49 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 51 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 53 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 55 (_architecture (_uni ))))
    (_process
      (line__60(_architecture 0 0 60 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(2))(_sensitivity(4)))))
      (line__62(_architecture 1 0 62 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(3))(_sensitivity(5)))))
      (line__64(_architecture 2 0 64 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0))(_read(1)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 6779          1653380007715 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653380007714 2022.05.24 11:13:27)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
      )
    )
  )
  (_instantiation timp 0 87 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(Q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 88 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(Q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 89 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
      ((S)(enable))
      ((semn)(semn_out))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 78 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 80 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 81 (_architecture (_uni ))))
    (_signal (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Q ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal semn_out ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000062 55 2563          1653383387542 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 43 ))
  (_version v33)
  (_time 1653383387541 2022.05.24 12:09:47)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653338761514)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(2))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(3))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0))(_read(4)(5)(6)(7)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000065 55 2588          1653383387601 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 45 ))
  (_version v33)
  (_time 1653383387600 2022.05.24 12:09:47)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337876399)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 46 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 47 (_architecture (_uni (_string \"10111"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(0))(_read(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000065 55 2588          1653385462705 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 45 ))
  (_version v33)
  (_time 1653385462705 2022.05.24 12:44:22)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337876399)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 46 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 47 (_architecture (_uni (_string \"10111"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(4)(5)(6)(7)(3))(_sensitivity(0))(_read(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000066 55 1830          1653386976452 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 40 ))
  (_version v33)
  (_time 1653386976452 2022.05.24 13:09:36)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653341815814)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 41 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(5)(1))(_sensitivity(2)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2588          1653386976507 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 45 ))
  (_version v33)
  (_time 1653386976506 2022.05.24 13:09:36)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337876399)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 46 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 47 (_architecture (_uni (_string \"10111"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(0))(_read(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000048 55 6779          1653386976574 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653386976573 2022.05.24 13:09:36)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
      )
    )
  )
  (_instantiation timp 0 87 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(Q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 88 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(Q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 89 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
      ((S)(enable))
      ((semn)(semn_out))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 78 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 80 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 81 (_architecture (_uni ))))
    (_signal (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Q ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal semn_out ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000066 55 1830          1653386995058 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 40 ))
  (_version v33)
  (_time 1653386995057 2022.05.24 13:09:55)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653341815814)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 41 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(5)(1))(_sensitivity(0)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2588          1653386995101 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 45 ))
  (_version v33)
  (_time 1653386995097 2022.05.24 13:09:55)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337876399)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 46 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 47 (_architecture (_uni (_string \"10111"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(0))(_read(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000062 55 2563          1653386995142 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 43 ))
  (_version v33)
  (_time 1653386995138 2022.05.24 13:09:55)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653338761514)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(2))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(3))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0))(_read(1)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 6779          1653386995188 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653386995187 2022.05.24 13:09:55)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
      )
    )
  )
  (_instantiation timp 0 87 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(Q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 88 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(Q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 89 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
      ((S)(enable))
      ((semn)(semn_out))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 78 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 80 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 81 (_architecture (_uni ))))
    (_signal (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Q ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal semn_out ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000066 55 1830          1653386999730 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 40 ))
  (_version v33)
  (_time 1653386999729 2022.05.24 13:09:59)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653341815814)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 41 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(5)(1))(_sensitivity(2)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2588          1653386999767 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 45 ))
  (_version v33)
  (_time 1653386999766 2022.05.24 13:09:59)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337876399)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 46 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 47 (_architecture (_uni (_string \"10111"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(0))(_read(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000062 55 2563          1653386999807 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 43 ))
  (_version v33)
  (_time 1653386999806 2022.05.24 13:09:59)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653338761514)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(2))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(3))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0))(_read(1)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 6779          1653386999848 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653386999847 2022.05.24 13:09:59)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
      )
    )
  )
  (_instantiation timp 0 87 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(Q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 88 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(Q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 89 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
      ((S)(enable))
      ((semn)(semn_out))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 78 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 80 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 81 (_architecture (_uni ))))
    (_signal (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Q ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal semn_out ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000066 55 1830          1653387008643 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 40 ))
  (_version v33)
  (_time 1653387008642 2022.05.24 13:10:08)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653341815814)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 41 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(5)(1))(_sensitivity(0)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2588          1653387008688 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 45 ))
  (_version v33)
  (_time 1653387008687 2022.05.24 13:10:08)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337876399)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 46 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 47 (_architecture (_uni (_string \"10111"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(0))(_read(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000062 55 2563          1653387008728 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 43 ))
  (_version v33)
  (_time 1653387008728 2022.05.24 13:10:08)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653338761514)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(2))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(3))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0))(_read(1)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 6779          1653387008767 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653387008766 2022.05.24 13:10:08)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
      )
    )
  )
  (_instantiation timp 0 87 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(Q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 88 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(Q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 89 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
      ((S)(enable))
      ((semn)(semn_out))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 78 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 80 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 81 (_architecture (_uni ))))
    (_signal (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Q ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal semn_out ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000066 55 1830          1653387011758 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 40 ))
  (_version v33)
  (_time 1653387011757 2022.05.24 13:10:11)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653341815814)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 41 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(5)(1))(_sensitivity(2)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2588          1653387011798 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 45 ))
  (_version v33)
  (_time 1653387011797 2022.05.24 13:10:11)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337876399)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 46 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 47 (_architecture (_uni (_string \"10111"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(0))(_read(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000062 55 2563          1653387011839 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 43 ))
  (_version v33)
  (_time 1653387011838 2022.05.24 13:10:11)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653338761514)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(2))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(3))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0))(_read(1)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 6779          1653387011879 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653387011876 2022.05.24 13:10:11)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
      )
    )
  )
  (_instantiation timp 0 87 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(Q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 88 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(Q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 89 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
      ((S)(enable))
      ((semn)(semn_out))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 78 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 80 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 81 (_architecture (_uni ))))
    (_signal (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Q ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal semn_out ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000066 55 1830          1653387018374 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 40 ))
  (_version v33)
  (_time 1653387018373 2022.05.24 13:10:18)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653341815814)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 41 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(5)(1))(_sensitivity(0)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2588          1653387018410 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 45 ))
  (_version v33)
  (_time 1653387018406 2022.05.24 13:10:18)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337876399)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 46 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 47 (_architecture (_uni (_string \"10111"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(0))(_read(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000062 55 2563          1653387018450 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 43 ))
  (_version v33)
  (_time 1653387018446 2022.05.24 13:10:18)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653338761514)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(2))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(3))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0))(_read(1)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 6779          1653387018497 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653387018496 2022.05.24 13:10:18)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
      )
    )
  )
  (_instantiation timp 0 87 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(Q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 88 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(Q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 89 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
      ((S)(enable))
      ((semn)(semn_out))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 78 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 80 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 81 (_architecture (_uni ))))
    (_signal (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Q ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal semn_out ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 6779          1653406055791 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653406055790 2022.05.24 18:27:35)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
      )
    )
  )
  (_instantiation timp 0 87 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(Q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 88 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(Q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 89 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
      ((S)(enable))
      ((semn)(semn_out))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 78 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 80 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 81 (_architecture (_uni ))))
    (_signal (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Q ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal semn_out ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000066 55 1830          1653406792789 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 40 ))
  (_version v33)
  (_time 1653406792788 2022.05.24 18:39:52)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653341815814)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 41 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(5)(1))(_sensitivity(0)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
I 000065 55 2588          1653406792901 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 45 ))
  (_version v33)
  (_time 1653406792897 2022.05.24 18:39:52)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337876399)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 46 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 47 (_architecture (_uni (_string \"10100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(0))(_read(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
I 000062 55 2563          1653406792948 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 43 ))
  (_version v33)
  (_time 1653406792944 2022.05.24 18:39:52)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653338761514)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(2))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(3))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0))(_read(1)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
I 000048 55 6779          1653406792995 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653406792991 2022.05.24 18:39:52)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
      )
    )
  )
  (_instantiation timp 0 87 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(Q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 88 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(Q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 89 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
      ((S)(enable))
      ((semn)(semn_out))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 78 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 80 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 81 (_architecture (_uni ))))
    (_signal (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Q ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal semn_out ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000066 55 1830          1653408160912 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 0 30 (arh_numarator_temperatura 0 40 ))
  (_version v33)
  (_time 1653408160911 2022.05.24 19:02:40)
  (_source (\./src/count_temp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653341815814)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 0 41 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 0 42 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(4)(5)(1))(_sensitivity(2)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
V 000065 55 2588          1653408160963 arh_numarator_ora_minute
(_unit VHDL (numarator_ora_minute 0 32 (arh_numarator_ora_minute 0 45 ))
  (_version v33)
  (_time 1653408160962 2022.05.24 19:02:40)
  (_source (\./src/numarator_timp.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653337876399)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ore ~std_logic_vector{4~downto~0}~12 0 38 (_entity (_out ))))
    (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal Q_min ~std_logic_vector{5~downto~0}~13 0 46 (_architecture (_uni (_string \"001000"\)))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_ore ~std_logic_vector{4~downto~0}~13 0 47 (_architecture (_uni (_string \"10100"\)))))
    (_signal (_internal carry_min ~extieee.std_logic_1164.std_logic 0 48 (_architecture (_uni ))))
    (_signal (_internal carry_ore ~extieee.std_logic_1164.std_logic 0 49 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((min)(Q_min)))(_target(1))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((ore)(Q_ore)))(_target(2))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(3)(4)(5)(6)(7))(_sensitivity(0))(_read(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 2 2 )
    (2 2 2 2 2 2 )
    (3 2 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 2 3 )
    (2 2 2 2 3 )
  )
  (_model . arh_numarator_ora_minute 3 -1
  )
)
V 000062 55 2563          1653408161006 arh_numarator_zi_luna
(_unit VHDL (numarator_zi_luna 0 33 (arh_numarator_zi_luna 0 43 ))
  (_version v33)
  (_time 1653408161005 2022.05.24 19:02:41)
  (_source (\./src/numarator_data.vhd\))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653338761514)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in )(_event))))
    (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_zi ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni (_string \"11101"\)))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal Q_luna ~std_logic_vector{3~downto~0}~13 0 45 (_architecture (_uni (_string \"0110"\)))))
    (_signal (_internal carry_zi ~extieee.std_logic_1164.std_logic 0 46 (_architecture (_uni ))))
    (_signal (_internal carry_luna ~extieee.std_logic_1164.std_logic 0 47 (_architecture (_uni ))))
    (_process
      (line__51(_architecture 0 0 51 (_assignment (_simple)(_alias((zi)(Q_zi)))(_target(2))(_sensitivity(4)))))
      (line__52(_architecture 1 0 52 (_assignment (_simple)(_alias((luna)(Q_luna)))(_target(3))(_sensitivity(5)))))
      (line__53(_architecture 2 0 53 (_process (_simple)(_target(4)(5)(6)(7))(_sensitivity(0))(_read(1)(4)(5)(6)(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 3 )
    (3 3 2 3 )
    (2 2 2 3 )
    (2 2 2 2 3 )
    (2 2 2 3 )
  )
  (_model . arh_numarator_zi_luna 3 -1
  )
)
V 000048 55 6779          1653408161041 automat
(_unit VHDL (automat 0 28 (automat 0 45 ))
  (_version v33)
  (_time 1653408161037 2022.05.24 19:02:41)
  (_source (\./src/automat.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653303514482)
    (_use )
  )
  (_component
    (numarator_ora_minute
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 60 (_entity (_in ))))
        (_port (_internal min ~std_logic_vector{5~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal ore ~std_logic_vector{4~downto~0}~1316 0 62 (_entity (_out ))))
        (_port (_internal cout ~extieee.std_logic_1164.std_logic 0 63 (_entity (_out ))))
      )
    )
    (numarator_zi_luna
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal cin ~extieee.std_logic_1164.std_logic 0 51 (_entity (_in ))))
        (_port (_internal zi ~std_logic_vector{4~downto~0}~13 0 52 (_entity (_out ))))
        (_port (_internal luna ~std_logic_vector{3~downto~0}~13 0 53 (_entity (_out ))))
      )
    )
    (numarator_temperatura
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 68 (_entity (_in ))))
        (_port (_internal temp ~std_logic_vector{4~downto~0}~1318 0 69 (_entity (_out ))))
        (_port (_internal S ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 71 (_entity (_in ))))
      )
    )
  )
  (_instantiation timp 0 87 (_component numarator_ora_minute )
    (_port
      ((clk)(clk))
      ((min)(Q_min))
      ((ore)(Q_ora))
      ((cout)(Q))
    )
    (_use (_entity . numarator_ora_minute)
    )
  )
  (_instantiation data 0 88 (_component numarator_zi_luna )
    (_port
      ((clk)(clk))
      ((cin)(Q))
      ((zi)(Q_zi))
      ((luna)(Q_luna))
    )
    (_use (_entity . numarator_zi_luna)
    )
  )
  (_instantiation temperatura 0 89 (_component numarator_temperatura )
    (_port
      ((clk)(clk))
      ((temp)(Q_temp))
      ((S)(enable))
      ((semn)(semn_out))
    )
    (_use (_entity . numarator_temperatura)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal min ~std_logic_vector{5~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ora ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal zi ~std_logic_vector{4~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal luna ~std_logic_vector{3~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~124 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~126 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal Q_min ~std_logic_vector{5~downto~0}~126 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~128 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_ora ~std_logic_vector{4~downto~0}~128 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1210 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_zi ~std_logic_vector{4~downto~0}~1210 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1212 0 38 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal Q_luna ~std_logic_vector{3~downto~0}~1212 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1214 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Q_temp ~std_logic_vector{4~downto~0}~1214 0 39 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1316 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1318 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal clk ~extieee.std_logic_1164.std_logic 0 75 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal zi_s ~std_logic_vector{4~downto~0}~1320 0 76 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1322 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal luna_s ~std_logic_vector{3~downto~0}~1322 0 77 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1324 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal min_s ~std_logic_vector{5~downto~0}~1324 0 78 (_architecture (_uni ))))
    (_signal (_internal ore_s ~std_logic_vector{4~downto~0}~1320 0 79 (_architecture (_uni ))))
    (_signal (_internal temp_s ~std_logic_vector{4~downto~0}~1320 0 80 (_architecture (_uni ))))
    (_signal (_internal zi_trecuta ~std_logic_vector{4~downto~0}~1320 0 81 (_architecture (_uni ))))
    (_signal (_internal enable ~extieee.std_logic_1164.std_logic 0 82 (_architecture (_uni ))))
    (_signal (_internal Q ~extieee.std_logic_1164.std_logic 0 83 (_architecture (_uni ))))
    (_signal (_internal semn_out ~extieee.std_logic_1164.std_logic 0 84 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000066 55 1871          1653408161053 arh_numarator_temperatura
(_unit VHDL (numarator_temperatura 1 30 (arh_numarator_temperatura 1 40 ))
  (_version v33)
  (_time 1653408161052 2022.05.24 19:02:41)
  (_source (\./src/count_temp.vhd\(\./src/proiect_psn_toader_annalisa.vhd\)))
  (_use (std(standard))(ieee(std_logic_arith))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1653341815814)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal temp ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_out ))))
    (_port (_internal S ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_port (_internal semn ~extieee.std_logic_1164.std_logic 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 1 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal Q_temp ~std_logic_vector{4~downto~0}~13 1 41 (_architecture (_uni (_string \"11111"\)))))
    (_signal (_internal carry_temp ~extieee.std_logic_1164.std_logic 1 42 (_architecture (_uni ))))
    (_process
      (line__46(_architecture 0 1 46 (_process (_simple)(_target(4)(5)(1))(_sensitivity(2)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 )
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 2 2 )
  )
  (_model . arh_numarator_temperatura 1 -1
  )
)
