verilog xil_defaultlib --include "../../../../Char_Display.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Char_Display.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog" --include "../../../../Char_Display.srcs/sources_1/bd/system/ipshared/e0a2/hdl" --include "../../../../Char_Display.srcs/sources_1/bd/system/ipshared/5123" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_processing_system7_0_1/sim/system_processing_system7_0_1.v" \
"../../../bd/system/ipshared/1cdf/src/add_gen.v" \
"../../../bd/system/ipshared/1cdf/src/color_select.v" \
"../../../bd/system/ipshared/1cdf/src/counter.v" \
"../../../bd/system/ipshared/1cdf/src/select.v" \
"../../../bd/system/ipshared/1cdf/src/shifter.v" \
"../../../bd/system/ipshared/1cdf/src/char_rom.v" \
"../../../bd/system/ipshared/1cdf/src/myVGA_v1_0_S_AXI.v" \
"../../../bd/system/ipshared/1cdf/hdl/myVGA_v1_0.v" \
"../../../bd/system/ip/system_myVGA_0_1/sim/system_myVGA_0_1.v" \
"../../../bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.v" \
"../../../bd/system/ip/system_auto_cc_0/sim/system_auto_cc_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
