Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 13 23:01:50 2023
| Host         : CH-202208121303 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sc_cpu_iotest_control_sets_placed.rpt
| Design       : sc_cpu_iotest
| Device       : xc7a50t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           11 |
| No           | No                    | Yes                    |              51 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1104 |          534 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------------------+--------------------------------+------------------+----------------+--------------+
|      Clock Signal     |               Enable Signal               |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-------------------------------------------+--------------------------------+------------------+----------------+--------------+
|  dmem_clock_BUFG      |                                           |                                |                4 |             10 |         2.50 |
|  sys_clk_in_IBUF_BUFG |                                           |                                |                7 |             13 |         1.86 |
|  sys_clk_in_IBUF_BUFG |                                           | computer_main/cpu/rf/sys_rst_n |                5 |             19 |         3.80 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[9]_1[0]   | computer_main/cpu/rf/sys_rst_n |               13 |             32 |         2.46 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[7]_0[0]   | computer_main/cpu/rf/sys_rst_n |               11 |             32 |         2.91 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[7][0]     | computer_main/cpu/rf/sys_rst_n |               12 |             32 |         2.67 |
|  clock_out_BUFG       |                                           | computer_main/cpu/rf/sys_rst_n |                9 |             32 |         3.56 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_8[0]  | computer_main/cpu/rf/sys_rst_n |               28 |             32 |         1.14 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_9[0]  | computer_main/cpu/rf/sys_rst_n |               15 |             32 |         2.13 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_13[0] | computer_main/cpu/rf/sys_rst_n |               14 |             32 |         2.29 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_1[0]  | computer_main/cpu/rf/sys_rst_n |               16 |             32 |         2.00 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_15[0] | computer_main/cpu/rf/sys_rst_n |               15 |             32 |         2.13 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_4[0]  | computer_main/cpu/rf/sys_rst_n |               27 |             32 |         1.19 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[11][0]    | computer_main/cpu/rf/sys_rst_n |               10 |             32 |         3.20 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_17[0] | computer_main/cpu/rf/sys_rst_n |               14 |             32 |         2.29 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_12[0] | computer_main/cpu/rf/sys_rst_n |               19 |             32 |         1.68 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_14[0] | computer_main/cpu/rf/sys_rst_n |               17 |             32 |         1.88 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10][0]    | computer_main/cpu/rf/sys_rst_n |               12 |             32 |         2.67 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_0[0]  | computer_main/cpu/rf/sys_rst_n |               14 |             32 |         2.29 |
|  clock_out_BUFG       | computer_main/imem/E[0]                   | computer_main/cpu/rf/sys_rst_n |               13 |             32 |         2.46 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_10[0] | computer_main/cpu/rf/sys_rst_n |               11 |             32 |         2.91 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_16[0] | computer_main/cpu/rf/sys_rst_n |               13 |             32 |         2.46 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_11[0] | computer_main/cpu/rf/sys_rst_n |               13 |             32 |         2.46 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_18[0] | computer_main/cpu/rf/sys_rst_n |               14 |             32 |         2.29 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_3[0]  | computer_main/cpu/rf/sys_rst_n |               16 |             32 |         2.00 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_5[0]  | computer_main/cpu/rf/sys_rst_n |               18 |             32 |         1.78 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_6[0]  | computer_main/cpu/rf/sys_rst_n |               29 |             32 |         1.10 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_7[0]  | computer_main/cpu/rf/sys_rst_n |               11 |             32 |         2.91 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[10]_2[0]  | computer_main/cpu/rf/sys_rst_n |               18 |             32 |         1.78 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[8]_1[0]   | computer_main/cpu/rf/sys_rst_n |               16 |             32 |         2.00 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[9][0]     | computer_main/cpu/rf/sys_rst_n |               21 |             32 |         1.52 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[8]_0[0]   | computer_main/cpu/rf/sys_rst_n |               17 |             32 |         1.88 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[9]_0[0]   | computer_main/cpu/rf/sys_rst_n |               15 |             32 |         2.13 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[8][0]     | computer_main/cpu/rf/sys_rst_n |               16 |             32 |         2.00 |
|  clock_out_BUFG       | computer_main/imem/bbstub_douta[11]_0[0]  | computer_main/cpu/rf/sys_rst_n |               17 |             32 |         1.88 |
|  dmem_clock_BUFG      | computer_main/imem/clock_out_reg_1[0]     | computer_main/cpu/rf/sys_rst_n |               14 |             37 |         2.64 |
|  dmem_clock_BUFG      | computer_main/imem/clock_out_reg_0[0]     | computer_main/cpu/rf/sys_rst_n |               13 |             37 |         2.85 |
|  dmem_clock_BUFG      | computer_main/imem/clock_out_reg[0]       | computer_main/cpu/rf/sys_rst_n |               12 |             38 |         3.17 |
+-----------------------+-------------------------------------------+--------------------------------+------------------+----------------+--------------+


