catch {::common::set_param -quiet hls.xocc.mode csynth};
# 
# Hls run script generated by the compiler
# 

set xocc_optimize_level 0
open_project xilLz4Compress
set_top xilLz4Compress
add_files "/wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L2/src/lz4_compress_mm.cpp" -cflags " -D PARALLEL_BLOCK=8 -I /wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L1/include/hw -I /wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L2/src -I /wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L2/include -I /wrk/xhdhdnobkup1/hatchuta/git_repo/compression/samsung_p2p/compression_p2p/public_test/Vitis_Libraries/data_compression/L2/src "
open_solution solution
set_part xcku15p-ffva1156-2LV-e
create_clock -period 200MHz -name default
config_sdx -target xocc
config_export -vivado_optimization_level $xocc_optimize_level
config_dataflow -strict_mode warning
set_clock_uncertainty 27.000000%
config_interface -m_axi_addr64
config_compile -skip_transform
config_export -format ip_catalog -ipname xilLz4Compress
csynth_design
close_project
puts "HLS completed successfully"
exit
