Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Sep 15 18:50:35 2025
| Host         : Chloes_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file lab_2_top_level_timing_summary_routed.rpt -pb lab_2_top_level_timing_summary_routed.pb -rpx lab_2_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_2_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.660        0.000                      0                  122        0.176        0.000                      0                  122        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.660        0.000                      0                  122        0.176        0.000                      0                  122        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.828ns (25.011%)  route 2.483ns (74.989%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X62Y22         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDSE (Prop_fdse_C_Q)         0.456     5.598 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          0.997     6.595    SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]_0
    SLICE_X62Y22         LUT4 (Prop_lut4_I0_O)        0.124     6.719 f  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_10/O
                         net (fo=1, routed)           0.670     7.390    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_10_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.124     7.514 f  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_3/O
                         net (fo=1, routed)           0.815     8.329    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I4_O)        0.124     8.453 r  SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_1/O
                         net (fo=1, routed)           0.000     8.453    SEVEN_SEG/DIGIT_SELECTOR/q[3]_i_1_n_0
    SLICE_X62Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504    14.845    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X62Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X62Y23         FDRE (Setup_fdre_C_D)        0.029    15.113    SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.704ns (23.739%)  route 2.262ns (76.261%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.138    BCDer/CLK
    SLICE_X58Y25         FDRE                                         r  BCDer/clkcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  BCDer/clkcnt_reg[3]/Q
                         net (fo=8, routed)           0.941     6.535    BCDer/clkcnt_reg_n_0_[3]
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.659 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           0.801     7.460    BCDer/p_1_in
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.584 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.520     8.104    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  BCDer/bcd_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504    14.845    BCDer/CLK
    SLICE_X63Y26         FDRE                                         r  BCDer/bcd_out_reg[11]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.865    BCDer/bcd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.704ns (23.739%)  route 2.262ns (76.261%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.138    BCDer/CLK
    SLICE_X58Y25         FDRE                                         r  BCDer/clkcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  BCDer/clkcnt_reg[3]/Q
                         net (fo=8, routed)           0.941     6.535    BCDer/clkcnt_reg_n_0_[3]
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.659 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           0.801     7.460    BCDer/p_1_in
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.584 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.520     8.104    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  BCDer/bcd_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504    14.845    BCDer/CLK
    SLICE_X63Y26         FDRE                                         r  BCDer/bcd_out_reg[6]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.865    BCDer/bcd_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.104    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.780%)  route 2.257ns (76.220%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.138    BCDer/CLK
    SLICE_X58Y25         FDRE                                         r  BCDer/clkcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  BCDer/clkcnt_reg[3]/Q
                         net (fo=8, routed)           0.941     6.535    BCDer/clkcnt_reg_n_0_[3]
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.659 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           0.801     7.460    BCDer/p_1_in
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.584 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.515     8.099    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.502    14.843    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[14]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.863    BCDer/bcd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.764ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.961ns  (logic 0.704ns (23.780%)  route 2.257ns (76.220%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.138    BCDer/CLK
    SLICE_X58Y25         FDRE                                         r  BCDer/clkcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  BCDer/clkcnt_reg[3]/Q
                         net (fo=8, routed)           0.941     6.535    BCDer/clkcnt_reg_n_0_[3]
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.659 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           0.801     7.460    BCDer/p_1_in
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.584 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.515     8.099    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.502    14.843    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[7]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.863    BCDer/bcd_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  6.764    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.704ns (23.819%)  route 2.252ns (76.181%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.138    BCDer/CLK
    SLICE_X58Y25         FDRE                                         r  BCDer/clkcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  BCDer/clkcnt_reg[3]/Q
                         net (fo=8, routed)           0.941     6.535    BCDer/clkcnt_reg_n_0_[3]
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.659 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           0.801     7.460    BCDer/p_1_in
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.584 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.510     8.094    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  BCDer/bcd_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504    14.845    BCDer/CLK
    SLICE_X62Y26         FDRE                                         r  BCDer/bcd_out_reg[13]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.865    BCDer/bcd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.704ns (23.819%)  route 2.252ns (76.181%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.138    BCDer/CLK
    SLICE_X58Y25         FDRE                                         r  BCDer/clkcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  BCDer/clkcnt_reg[3]/Q
                         net (fo=8, routed)           0.941     6.535    BCDer/clkcnt_reg_n_0_[3]
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.659 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           0.801     7.460    BCDer/p_1_in
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.584 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.510     8.094    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  BCDer/bcd_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504    14.845    BCDer/CLK
    SLICE_X62Y26         FDRE                                         r  BCDer/bcd_out_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.865    BCDer/bcd_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.704ns (23.819%)  route 2.252ns (76.181%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.138    BCDer/CLK
    SLICE_X58Y25         FDRE                                         r  BCDer/clkcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  BCDer/clkcnt_reg[3]/Q
                         net (fo=8, routed)           0.941     6.535    BCDer/clkcnt_reg_n_0_[3]
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.659 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           0.801     7.460    BCDer/p_1_in
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.584 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.510     8.094    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  BCDer/bcd_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504    14.845    BCDer/CLK
    SLICE_X62Y26         FDRE                                         r  BCDer/bcd_out_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.865    BCDer/bcd_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                          -8.094    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.704ns (24.613%)  route 2.156ns (75.387%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.138    BCDer/CLK
    SLICE_X58Y25         FDRE                                         r  BCDer/clkcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  BCDer/clkcnt_reg[3]/Q
                         net (fo=8, routed)           0.941     6.535    BCDer/clkcnt_reg_n_0_[3]
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.659 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           0.801     7.460    BCDer/p_1_in
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.584 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.415     7.999    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  BCDer/bcd_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.501    14.842    BCDer/CLK
    SLICE_X61Y25         FDRE                                         r  BCDer/bcd_out_reg[10]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.876    BCDer/bcd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 BCDer/clkcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.704ns (24.613%)  route 2.156ns (75.387%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.617     5.138    BCDer/CLK
    SLICE_X58Y25         FDRE                                         r  BCDer/clkcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y25         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  BCDer/clkcnt_reg[3]/Q
                         net (fo=8, routed)           0.941     6.535    BCDer/clkcnt_reg_n_0_[3]
    SLICE_X58Y25         LUT5 (Prop_lut5_I4_O)        0.124     6.659 r  BCDer/bcd_out[12]_i_1/O
                         net (fo=5, routed)           0.801     7.460    BCDer/p_1_in
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.584 r  BCDer/bcd_out[15]_i_1/O
                         net (fo=12, routed)          0.415     7.999    BCDer/bcd_out[15]_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  BCDer/bcd_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.501    14.842    BCDer/CLK
    SLICE_X61Y25         FDRE                                         r  BCDer/bcd_out_reg[1]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X61Y25         FDRE (Setup_fdre_C_CE)      -0.205    14.876    BCDer/bcd_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  6.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.295%)  route 0.072ns (25.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.581     1.464    BCDer/CLK
    SLICE_X60Y25         FDRE                                         r  BCDer/scratch_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  BCDer/scratch_reg[21]/Q
                         net (fo=5, routed)           0.072     1.700    BCDer/scratch_reg_n_0_[21]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.745 r  BCDer/bcd_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.745    BCDer/bcd_out[5]_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  BCDer/bcd_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.848     1.975    BCDer/CLK
    SLICE_X61Y25         FDRE                                         r  BCDer/bcd_out_reg[5]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.092     1.569    BCDer/bcd_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.682%)  route 0.095ns (31.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    BCDer/CLK
    SLICE_X60Y26         FDRE                                         r  BCDer/scratch_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  BCDer/scratch_reg[25]/Q
                         net (fo=5, routed)           0.095     1.724    BCDer/scratch_reg_n_0_[25]
    SLICE_X61Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.769 r  BCDer/bcd_out[9]_i_1/O
                         net (fo=1, routed)           0.000     1.769    BCDer/bcd_out[9]_i_1_n_0
    SLICE_X61Y26         FDRE                                         r  BCDer/bcd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.849     1.976    BCDer/CLK
    SLICE_X61Y26         FDRE                                         r  BCDer/bcd_out_reg[9]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y26         FDRE (Hold_fdre_C_D)         0.092     1.570    BCDer/bcd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.996%)  route 0.118ns (36.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.581     1.464    BCDer/CLK
    SLICE_X60Y25         FDRE                                         r  BCDer/scratch_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  BCDer/scratch_reg[23]/Q
                         net (fo=5, routed)           0.118     1.746    BCDer/scratch_reg_n_0_[23]
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  BCDer/bcd_out[7]_i_1/O
                         net (fo=1, routed)           0.000     1.791    BCDer/bcd_out[7]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.850     1.977    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[7]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.092     1.591    BCDer/bcd_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.581     1.464    BCDer/CLK
    SLICE_X60Y25         FDRE                                         r  BCDer/scratch_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  BCDer/scratch_reg[17]/Q
                         net (fo=5, routed)           0.104     1.732    BCDer/scratch_reg_n_0_[17]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.777 r  BCDer/bcd_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.777    BCDer/bcd_out[1]_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  BCDer/bcd_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.848     1.975    BCDer/CLK
    SLICE_X61Y25         FDRE                                         r  BCDer/bcd_out_reg[1]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X61Y25         FDRE (Hold_fdre_C_D)         0.091     1.568    BCDer/bcd_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/bcd_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.405%)  route 0.131ns (38.595%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    BCDer/CLK
    SLICE_X60Y26         FDRE                                         r  BCDer/scratch_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  BCDer/scratch_reg[30]/Q
                         net (fo=4, routed)           0.131     1.760    BCDer/p_0_in[2]
    SLICE_X63Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.805 r  BCDer/bcd_out[14]_i_1/O
                         net (fo=1, routed)           0.000     1.805    BCDer/bcd_out[14]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.850     1.977    BCDer/CLK
    SLICE_X63Y25         FDRE                                         r  BCDer/bcd_out_reg[14]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.091     1.590    BCDer/bcd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.251ns (68.626%)  route 0.115ns (31.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.581     1.464    BCDer/CLK
    SLICE_X60Y25         FDRE                                         r  BCDer/scratch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.148     1.612 r  BCDer/scratch_reg[20]/Q
                         net (fo=5, routed)           0.115     1.727    BCDer/scratch_reg_n_0_[20]
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.103     1.830 r  BCDer/scratch[24]_i_1/O
                         net (fo=1, routed)           0.000     1.830    BCDer/next_scratch[24]
    SLICE_X60Y25         FDRE                                         r  BCDer/scratch_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.848     1.975    BCDer/CLK
    SLICE_X60Y25         FDRE                                         r  BCDer/scratch_reg[24]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.131     1.595    BCDer/scratch_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    BCDer/CLK
    SLICE_X60Y26         FDRE                                         r  BCDer/scratch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  BCDer/scratch_reg[29]/Q
                         net (fo=4, routed)           0.149     1.778    BCDer/p_0_in[1]
    SLICE_X60Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.823 r  BCDer/scratch[29]_i_1/O
                         net (fo=1, routed)           0.000     1.823    BCDer/scratch[29]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  BCDer/scratch_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.849     1.976    BCDer/CLK
    SLICE_X60Y26         FDRE                                         r  BCDer/scratch_reg[29]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.121     1.586    BCDer/scratch_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.247ns (68.279%)  route 0.115ns (31.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.581     1.464    BCDer/CLK
    SLICE_X60Y25         FDRE                                         r  BCDer/scratch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.148     1.612 r  BCDer/scratch_reg[20]/Q
                         net (fo=5, routed)           0.115     1.727    BCDer/scratch_reg_n_0_[20]
    SLICE_X60Y25         LUT5 (Prop_lut5_I3_O)        0.099     1.826 r  BCDer/scratch[23]_i_1/O
                         net (fo=1, routed)           0.000     1.826    BCDer/scratch[23]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  BCDer/scratch_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.848     1.975    BCDer/CLK
    SLICE_X60Y25         FDRE                                         r  BCDer/scratch_reg[23]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.121     1.585    BCDer/scratch_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.251ns (66.993%)  route 0.124ns (33.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    BCDer/CLK
    SLICE_X60Y26         FDRE                                         r  BCDer/scratch_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  BCDer/scratch_reg[28]/Q
                         net (fo=4, routed)           0.124     1.737    BCDer/p_0_in[0]
    SLICE_X60Y26         LUT5 (Prop_lut5_I3_O)        0.103     1.840 r  BCDer/scratch[31]_i_2/O
                         net (fo=1, routed)           0.000     1.840    BCDer/scratch[31]_i_2_n_0
    SLICE_X60Y26         FDRE                                         r  BCDer/scratch_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.849     1.976    BCDer/CLK
    SLICE_X60Y26         FDRE                                         r  BCDer/scratch_reg[31]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.131     1.596    BCDer/scratch_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 BCDer/scratch_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCDer/scratch_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.251ns (66.978%)  route 0.124ns (33.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.581     1.464    BCDer/CLK
    SLICE_X60Y25         FDRE                                         r  BCDer/scratch_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.148     1.612 r  BCDer/scratch_reg[20]/Q
                         net (fo=5, routed)           0.124     1.736    BCDer/scratch_reg_n_0_[20]
    SLICE_X60Y25         LUT5 (Prop_lut5_I3_O)        0.103     1.839 r  BCDer/scratch[22]_i_1/O
                         net (fo=1, routed)           0.000     1.839    BCDer/scratch[22]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  BCDer/scratch_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.848     1.975    BCDer/CLK
    SLICE_X60Y25         FDRE                                         r  BCDer/scratch_reg[22]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.131     1.595    BCDer/scratch_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   BCDer/bcd_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y25   BCDer/bcd_out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   BCDer/bcd_out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   BCDer/bcd_out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   BCDer/bcd_out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   BCDer/bcd_out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   BCDer/bcd_out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y25   BCDer/bcd_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   BCDer/bcd_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   BCDer/bcd_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   BCDer/bcd_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   BCDer/bcd_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   BCDer/bcd_out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   BCDer/bcd_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   BCDer/bcd_out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   BCDer/bcd_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   BCDer/bcd_out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   BCDer/bcd_out_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   BCDer/bcd_out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   BCDer/bcd_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   BCDer/bcd_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   BCDer/bcd_out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   BCDer/bcd_out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   BCDer/bcd_out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   BCDer/bcd_out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   BCDer/bcd_out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   BCDer/bcd_out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   BCDer/bcd_out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   BCDer/bcd_out_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.146ns  (logic 4.959ns (48.871%)  route 5.188ns (51.129%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  switches_inputs[8] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  switches_inputs_IBUF[8]_inst/O
                         net (fo=3, routed)           5.188     6.642    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.146 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.146    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[12]
                            (input port)
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 4.987ns (61.602%)  route 3.108ns (38.398%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  switches_inputs[12] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  switches_inputs_IBUF[12]_inst/O
                         net (fo=3, routed)           3.108     4.577    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.095 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.095    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[15]
                            (input port)
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.042ns  (logic 4.978ns (61.893%)  route 3.065ns (38.107%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches_inputs[15] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  switches_inputs_IBUF[15]_inst/O
                         net (fo=15, routed)          3.065     4.521    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.042 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.042    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches_inputs[1] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_inputs_IBUF[1]_inst/O
                         net (fo=2, routed)           2.955     4.416    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[13]
                            (input port)
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.823ns  (logic 4.960ns (63.410%)  route 2.862ns (36.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  switches_inputs[13] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  switches_inputs_IBUF[13]_inst/O
                         net (fo=16, routed)          2.862     4.315    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507     7.823 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.823    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[14]
                            (input port)
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.367ns  (logic 4.971ns (67.472%)  route 2.396ns (32.528%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  switches_inputs[14] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  switches_inputs_IBUF[14]_inst/O
                         net (fo=15, routed)          2.396     3.852    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     7.367 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.367    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[11]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.322ns  (logic 4.968ns (67.842%)  route 2.355ns (32.158%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  switches_inputs[11] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_inputs_IBUF[11]_inst/O
                         net (fo=3, routed)           2.355     3.819    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.322 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.322    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[10]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 4.983ns (69.318%)  route 2.206ns (30.682%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches_inputs[10] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  switches_inputs_IBUF[10]_inst/O
                         net (fo=3, routed)           2.206     3.664    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.189 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.189    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.965ns (69.355%)  route 2.194ns (30.645%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches_inputs[2] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  switches_inputs_IBUF[2]_inst/O
                         net (fo=2, routed)           2.194     3.658    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.159 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.159    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.158ns  (logic 4.959ns (69.282%)  route 2.199ns (30.718%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=3, routed)           2.199     3.650    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.158 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.158    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.450ns (76.770%)  route 0.439ns (23.230%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches_inputs[5] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  switches_inputs_IBUF[5]_inst/O
                         net (fo=3, routed)           0.439     0.673    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.888 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.888    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.425ns (75.351%)  route 0.466ns (24.649%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  switches_inputs[6] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  switches_inputs_IBUF[6]_inst/O
                         net (fo=3, routed)           0.466     0.684    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.891 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.891    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.427ns (75.410%)  route 0.465ns (24.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches_inputs[0] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[0]_inst/O
                         net (fo=2, routed)           0.465     0.686    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.892 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.892    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.430ns (75.525%)  route 0.463ns (24.475%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=3, routed)           0.463     0.684    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.893 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.893    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.429ns (75.438%)  route 0.465ns (24.562%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches_inputs[7] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  switches_inputs_IBUF[7]_inst/O
                         net (fo=3, routed)           0.465     0.692    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.894 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.894    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.564%)  route 0.487ns (25.436%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  switches_inputs[3] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  switches_inputs_IBUF[3]_inst/O
                         net (fo=2, routed)           0.487     0.703    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.434ns (74.696%)  route 0.486ns (25.304%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches_inputs[2] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_inputs_IBUF[2]_inst/O
                         net (fo=2, routed)           0.486     0.718    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.920 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.920    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.429ns (74.313%)  route 0.494ns (25.687%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=3, routed)           0.494     0.713    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.922 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.922    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[10]
                            (input port)
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.452ns (74.706%)  route 0.492ns (25.294%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches_inputs[10] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  switches_inputs_IBUF[10]_inst/O
                         net (fo=3, routed)           0.492     0.718    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     1.944 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.944    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches_inputs[11]
                            (input port)
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.437ns (72.254%)  route 0.552ns (27.746%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  switches_inputs[11] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_inputs_IBUF[11]_inst/O
                         net (fo=3, routed)           0.552     0.784    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     1.988 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.988    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.553ns  (logic 4.825ns (45.727%)  route 5.727ns (54.273%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X62Y22         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDSE (Prop_fdse_C_Q)         0.456     5.598 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          1.950     7.548    BCDer/digit_select[1]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.152     7.700 f  BCDer/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.815     8.515    BCDer/bcd_out_reg[13]_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.326     8.841 r  BCDer/CA_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.900     9.742    SEVEN_SEG/DIGIT_SELECTOR/CA
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.153     9.895 r  SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.062    11.957    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.738    15.695 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    15.695    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.092ns  (logic 4.562ns (45.206%)  route 5.530ns (54.794%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X62Y22         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDSE (Prop_fdse_C_Q)         0.456     5.598 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          1.950     7.548    BCDer/digit_select[1]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.152     7.700 r  BCDer/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.815     8.515    BCDer/bcd_out_reg[13]_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.326     8.841 f  BCDer/CA_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.900     9.742    SEVEN_SEG/DIGIT_SELECTOR/CA
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.866 r  SEVEN_SEG/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.865    11.730    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.235 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    15.235    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.060ns  (logic 4.824ns (47.947%)  route 5.237ns (52.053%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X62Y22         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDSE (Prop_fdse_C_Q)         0.456     5.598 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          1.950     7.548    BCDer/digit_select[1]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.152     7.700 f  BCDer/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.815     8.515    BCDer/bcd_out_reg[13]_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.326     8.841 r  BCDer/CA_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.646     9.487    SEVEN_SEG/DIGIT_SELECTOR/CA
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.150     9.637 r  SEVEN_SEG/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.826    11.463    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.740    15.203 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    15.203    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.930ns  (logic 4.593ns (46.255%)  route 5.337ns (53.745%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X62Y22         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDSE (Prop_fdse_C_Q)         0.456     5.598 r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          1.950     7.548    BCDer/digit_select[1]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.152     7.700 r  BCDer/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.825     8.525    SEVEN_SEG/DIGIT_SELECTOR/CC_OBUF_inst_i_1_0
    SLICE_X64Y25         LUT6 (Prop_lut6_I1_O)        0.326     8.851 r  SEVEN_SEG/DIGIT_SELECTOR/CC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.670     9.522    SEVEN_SEG/DIGIT_SELECTOR/CC_OBUF_inst_i_2_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I3_O)        0.124     9.646 r  SEVEN_SEG/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.892    11.537    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.072 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    15.072    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.893ns  (logic 4.819ns (48.707%)  route 5.075ns (51.293%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X62Y22         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDSE (Prop_fdse_C_Q)         0.456     5.598 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          1.950     7.548    BCDer/digit_select[1]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.152     7.700 f  BCDer/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.815     8.515    BCDer/bcd_out_reg[13]_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.326     8.841 r  BCDer/CA_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.643     9.484    SEVEN_SEG/DIGIT_SELECTOR/CA
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.150     9.634 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.667    11.301    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.735    15.036 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    15.036    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.699ns  (logic 4.578ns (47.199%)  route 5.121ns (52.801%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X62Y22         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDSE (Prop_fdse_C_Q)         0.456     5.598 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          1.950     7.548    BCDer/digit_select[1]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.152     7.700 f  BCDer/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.815     8.515    BCDer/bcd_out_reg[13]_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.326     8.841 r  BCDer/CA_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.643     9.484    SEVEN_SEG/DIGIT_SELECTOR/CA
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.124     9.608 r  SEVEN_SEG/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.713    11.321    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.841 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    14.841    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.664ns  (logic 4.587ns (47.469%)  route 5.076ns (52.531%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X62Y22         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDSE (Prop_fdse_C_Q)         0.456     5.598 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          1.950     7.548    BCDer/digit_select[1]
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.152     7.700 f  BCDer/CA_OBUF_inst_i_8/O
                         net (fo=2, routed)           0.815     8.515    BCDer/bcd_out_reg[13]_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.326     8.841 r  BCDer/CA_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.646     9.487    SEVEN_SEG/DIGIT_SELECTOR/CA
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.124     9.611 r  SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.666    11.277    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.806 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    14.806    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.887ns  (logic 4.079ns (51.716%)  route 3.808ns (48.284%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.621     5.142    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X62Y22         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDSE (Prop_fdse_C_Q)         0.456     5.598 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]/Q
                         net (fo=10, routed)          1.950     7.548    SEVEN_SEG/DIGIT_SELECTOR/q_reg[1]_0
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.124     7.672 r  SEVEN_SEG/DIGIT_SELECTOR/AN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.858     9.531    AN2_OBUF
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.030 r  AN2_OBUF_inst/O
                         net (fo=0)                   0.000    13.030    AN2
    U4                                                                r  AN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.974ns  (logic 4.311ns (61.813%)  route 2.663ns (38.187%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.618     5.139    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=12, routed)          0.946     6.542    SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]_0
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.148     6.690 r  SEVEN_SEG/DIGIT_SELECTOR/AN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.717     8.406    AN1_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.707    12.113 r  AN1_OBUF_inst/O
                         net (fo=0)                   0.000    12.113    AN1
    U2                                                                r  AN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.892ns  (logic 4.440ns (64.426%)  route 2.452ns (35.574%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.618     5.139    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.419     5.558 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=9, routed)           0.625     6.184    SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]_0
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.295     6.479 r  SEVEN_SEG/DIGIT_SELECTOR/AN3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.826     8.305    AN3_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.726    12.031 r  AN3_OBUF_inst/O
                         net (fo=0)                   0.000    12.031    AN3
    V4                                                                r  AN3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.128ns  (logic 1.468ns (69.007%)  route 0.660ns (30.993%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.583     1.466    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X62Y23         FDRE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]/Q
                         net (fo=9, routed)           0.275     1.882    SEVEN_SEG/DIGIT_SELECTOR/q_reg[3]_0
    SLICE_X62Y25         LUT1 (Prop_lut1_I0_O)        0.049     1.931 r  SEVEN_SEG/DIGIT_SELECTOR/AN4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.384     2.316    AN4_OBUF
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.594 r  AN4_OBUF_inst/O
                         net (fo=0)                   0.000     3.594    AN4
    W4                                                                r  AN4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDer/bcd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.467ns (68.006%)  route 0.690ns (31.994%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.583     1.466    BCDer/CLK
    SLICE_X62Y26         FDRE                                         r  BCDer/bcd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  BCDer/bcd_out_reg[2]/Q
                         net (fo=1, routed)           0.051     1.658    SEVEN_SEG/DIGIT_SELECTOR/Q[2]
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.703 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.193     1.896    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_3_n_0
    SLICE_X64Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.941 r  SEVEN_SEG/DIGIT_SELECTOR/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.447     2.387    CC_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.623 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.623    CC
    U8                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.522ns (69.163%)  route 0.679ns (30.837%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.128     1.593 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]/Q
                         net (fo=9, routed)           0.268     1.862    SEVEN_SEG/DIGIT_SELECTOR/q_reg[2]_0
    SLICE_X63Y25         LUT1 (Prop_lut1_I0_O)        0.105     1.967 r  SEVEN_SEG/DIGIT_SELECTOR/AN3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.410     2.377    AN3_OBUF
    V4                   OBUF (Prop_obuf_I_O)         1.289     3.666 r  AN3_OBUF_inst/O
                         net (fo=0)                   0.000     3.666    AN3
    V4                                                                r  AN3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDer/bcd_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.461ns (66.366%)  route 0.740ns (33.634%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.583     1.466    BCDer/CLK
    SLICE_X62Y26         FDRE                                         r  BCDer/bcd_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  BCDer/bcd_out_reg[2]/Q
                         net (fo=1, routed)           0.051     1.658    SEVEN_SEG/DIGIT_SELECTOR/Q[2]
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.045     1.703 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_3/O
                         net (fo=7, routed)           0.357     2.060    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_3_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.045     2.105 r  SEVEN_SEG/DIGIT_SELECTOR/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.333     2.438    CB_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.668 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     3.668    CB
    W6                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDer/bcd_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.218ns  (logic 1.452ns (65.465%)  route 0.766ns (34.535%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.581     1.464    BCDer/CLK
    SLICE_X61Y25         FDRE                                         r  BCDer/bcd_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  BCDer/bcd_out_reg[1]/Q
                         net (fo=2, routed)           0.161     1.766    BCDer/Q[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.045     1.811 r  BCDer/CA_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.249     2.060    SEVEN_SEG/DIGIT_SELECTOR/CA
    SLICE_X64Y23         LUT5 (Prop_lut5_I2_O)        0.045     2.105 r  SEVEN_SEG/DIGIT_SELECTOR/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.356     2.461    CE_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.682 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.682    CE
    U5                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.454ns (65.579%)  route 0.763ns (34.421%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    SEVEN_SEG/DIGIT_SELECTOR/CLK
    SLICE_X62Y24         FDSE                                         r  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDSE (Prop_fdse_C_Q)         0.141     1.606 f  SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]/Q
                         net (fo=12, routed)          0.401     2.008    SEVEN_SEG/DIGIT_SELECTOR/q_reg[0]_0
    SLICE_X64Y26         LUT1 (Prop_lut1_I0_O)        0.043     2.051 r  SEVEN_SEG/DIGIT_SELECTOR/AN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.362     2.412    AN1_OBUF
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.682 r  AN1_OBUF_inst/O
                         net (fo=0)                   0.000     3.682    AN1
    U2                                                                r  AN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDer/bcd_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.437ns (64.535%)  route 0.789ns (35.465%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    BCDer/CLK
    SLICE_X61Y26         FDRE                                         r  BCDer/bcd_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  BCDer/bcd_out_reg[15]/Q
                         net (fo=1, routed)           0.120     1.726    SEVEN_SEG/DIGIT_SELECTOR/Q[9]
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.771 f  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.251     2.023    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I4_O)        0.045     2.068 r  SEVEN_SEG/DIGIT_SELECTOR/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.418     2.486    CF_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.691 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.691    CF
    V5                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDer/bcd_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.518ns (67.097%)  route 0.744ns (32.903%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.581     1.464    BCDer/CLK
    SLICE_X61Y25         FDRE                                         r  BCDer/bcd_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  BCDer/bcd_out_reg[1]/Q
                         net (fo=2, routed)           0.161     1.766    BCDer/Q[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.045     1.811 r  BCDer/CA_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.249     2.060    SEVEN_SEG/DIGIT_SELECTOR/CA
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.047     2.107 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.335     2.441    CA_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.285     3.726 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     3.726    CA
    W7                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDer/bcd_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.318ns  (logic 1.534ns (66.200%)  route 0.783ns (33.800%))
  Logic Levels:           3  (LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.581     1.464    BCDer/CLK
    SLICE_X61Y25         FDRE                                         r  BCDer/bcd_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  BCDer/bcd_out_reg[1]/Q
                         net (fo=2, routed)           0.161     1.766    BCDer/Q[1]
    SLICE_X64Y25         LUT5 (Prop_lut5_I1_O)        0.045     1.811 r  BCDer/CA_OBUF_inst_i_4/O
                         net (fo=6, routed)           0.250     2.061    SEVEN_SEG/DIGIT_SELECTOR/CA
    SLICE_X64Y23         LUT5 (Prop_lut5_I3_O)        0.046     2.107 r  SEVEN_SEG/DIGIT_SELECTOR/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.373     2.480    CD_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.302     3.782 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.782    CD
    V8                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BCDer/bcd_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.535ns (63.809%)  route 0.871ns (36.191%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    BCDer/CLK
    SLICE_X61Y26         FDRE                                         r  BCDer/bcd_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  BCDer/bcd_out_reg[15]/Q
                         net (fo=1, routed)           0.120     1.726    SEVEN_SEG/DIGIT_SELECTOR/Q[9]
    SLICE_X62Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           0.251     2.023    SEVEN_SEG/DIGIT_SELECTOR/CA_OBUF_inst_i_5_n_0
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.049     2.072 r  SEVEN_SEG/DIGIT_SELECTOR/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.499     2.571    CG_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.300     3.871 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.871    CG
    U7                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            BCDer/scratch_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.498ns  (logic 1.823ns (21.449%)  route 6.675ns (78.551%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=3, routed)           3.713     5.164    BCDer/led_OBUF[4]
    SLICE_X58Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.288 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.744     6.033    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.157 f  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          1.000     7.157    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          1.217     8.498    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  BCDer/scratch_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504     4.845    BCDer/CLK
    SLICE_X58Y22         FDRE                                         r  BCDer/scratch_reg[1]/C

Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            BCDer/scratch_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.498ns  (logic 1.823ns (21.449%)  route 6.675ns (78.551%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=3, routed)           3.713     5.164    BCDer/led_OBUF[4]
    SLICE_X58Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.288 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.744     6.033    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.157 f  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          1.000     7.157    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          1.217     8.498    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  BCDer/scratch_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504     4.845    BCDer/CLK
    SLICE_X58Y22         FDRE                                         r  BCDer/scratch_reg[2]/C

Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            BCDer/scratch_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.498ns  (logic 1.823ns (21.449%)  route 6.675ns (78.551%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=3, routed)           3.713     5.164    BCDer/led_OBUF[4]
    SLICE_X58Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.288 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.744     6.033    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.157 f  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          1.000     7.157    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          1.217     8.498    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  BCDer/scratch_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504     4.845    BCDer/CLK
    SLICE_X58Y22         FDRE                                         r  BCDer/scratch_reg[3]/C

Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            BCDer/scratch_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.498ns  (logic 1.823ns (21.449%)  route 6.675ns (78.551%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=3, routed)           3.713     5.164    BCDer/led_OBUF[4]
    SLICE_X58Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.288 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.744     6.033    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.157 f  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          1.000     7.157    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          1.217     8.498    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X58Y22         FDRE                                         r  BCDer/scratch_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.504     4.845    BCDer/CLK
    SLICE_X58Y22         FDRE                                         r  BCDer/scratch_reg[4]/C

Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            BCDer/scratch_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.449ns  (logic 1.823ns (21.573%)  route 6.626ns (78.427%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=3, routed)           3.713     5.164    BCDer/led_OBUF[4]
    SLICE_X58Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.288 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.744     6.033    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.157 f  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          1.000     7.157    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          1.168     8.449    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  BCDer/scratch_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503     4.844    BCDer/CLK
    SLICE_X58Y23         FDRE                                         r  BCDer/scratch_reg[5]/C

Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            BCDer/scratch_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.449ns  (logic 1.823ns (21.573%)  route 6.626ns (78.427%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=3, routed)           3.713     5.164    BCDer/led_OBUF[4]
    SLICE_X58Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.288 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.744     6.033    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.157 f  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          1.000     7.157    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          1.168     8.449    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  BCDer/scratch_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503     4.844    BCDer/CLK
    SLICE_X58Y23         FDRE                                         r  BCDer/scratch_reg[6]/C

Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            BCDer/scratch_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.449ns  (logic 1.823ns (21.573%)  route 6.626ns (78.427%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=3, routed)           3.713     5.164    BCDer/led_OBUF[4]
    SLICE_X58Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.288 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.744     6.033    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.157 f  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          1.000     7.157    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          1.168     8.449    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  BCDer/scratch_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503     4.844    BCDer/CLK
    SLICE_X58Y23         FDRE                                         r  BCDer/scratch_reg[7]/C

Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            BCDer/scratch_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.449ns  (logic 1.823ns (21.573%)  route 6.626ns (78.427%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=3, routed)           3.713     5.164    BCDer/led_OBUF[4]
    SLICE_X58Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.288 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.744     6.033    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.157 f  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          1.000     7.157    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          1.168     8.449    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X58Y23         FDRE                                         r  BCDer/scratch_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503     4.844    BCDer/CLK
    SLICE_X58Y23         FDRE                                         r  BCDer/scratch_reg[8]/C

Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            BCDer/scratch_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.276ns  (logic 1.823ns (22.024%)  route 6.453ns (77.976%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=3, routed)           3.713     5.164    BCDer/led_OBUF[4]
    SLICE_X58Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.288 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.744     6.033    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.157 f  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          1.000     7.157    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.995     8.276    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  BCDer/scratch_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503     4.844    BCDer/CLK
    SLICE_X58Y26         FDRE                                         r  BCDer/scratch_reg[13]/C

Slack:                    inf
  Source:                 switches_inputs[4]
                            (input port)
  Destination:            BCDer/scratch_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.276ns  (logic 1.823ns (22.024%)  route 6.453ns (77.976%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches_inputs[4] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  switches_inputs_IBUF[4]_inst/O
                         net (fo=3, routed)           3.713     5.164    BCDer/led_OBUF[4]
    SLICE_X58Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.288 f  BCDer/clkcnt[4]_i_4/O
                         net (fo=1, routed)           0.744     6.033    BCDer/clkcnt[4]_i_4_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I3_O)        0.124     6.157 f  BCDer/clkcnt[4]_i_3/O
                         net (fo=14, routed)          1.000     7.157    BCDer/clkcnt[4]_i_3_n_0
    SLICE_X62Y25         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  BCDer/clkcnt[4]_i_1/O
                         net (fo=41, routed)          0.995     8.276    BCDer/clkcnt[4]_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  BCDer/scratch_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.503     4.844    BCDer/CLK
    SLICE_X58Y26         FDRE                                         r  BCDer/scratch_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches_inputs[12]
                            (input port)
  Destination:            BCDer/scratch_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.286ns (32.719%)  route 0.587ns (67.281%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  switches_inputs[12] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  switches_inputs_IBUF[12]_inst/O
                         net (fo=3, routed)           0.587     0.824    BCDer/led_OBUF[12]
    SLICE_X59Y26         LUT3 (Prop_lut3_I0_O)        0.049     0.873 r  BCDer/scratch[12]_i_1/O
                         net (fo=1, routed)           0.000     0.873    BCDer/next_scratch[12]
    SLICE_X59Y26         FDRE                                         r  BCDer/scratch_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.849     1.976    BCDer/CLK
    SLICE_X59Y26         FDRE                                         r  BCDer/scratch_reg[12]/C

Slack:                    inf
  Source:                 switches_inputs[14]
                            (input port)
  Destination:            BCDer/bcd_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.268ns (28.550%)  route 0.671ns (71.450%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  switches_inputs[14] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  switches_inputs_IBUF[14]_inst/O
                         net (fo=15, routed)          0.671     0.895    BCDer/led_OBUF[14]
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.940 r  BCDer/bcd_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.940    BCDer/bcd_out[3]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  BCDer/bcd_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.978    BCDer/CLK
    SLICE_X62Y26         FDRE                                         r  BCDer/bcd_out_reg[3]/C

Slack:                    inf
  Source:                 switches_inputs[13]
                            (input port)
  Destination:            BCDer/bcd_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.266ns (27.686%)  route 0.695ns (72.314%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  switches_inputs[13] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[13]_inst/O
                         net (fo=16, routed)          0.695     0.916    BCDer/led_OBUF[13]
    SLICE_X63Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.961 r  BCDer/bcd_out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.961    BCDer/bcd_out[11]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  BCDer/bcd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.978    BCDer/CLK
    SLICE_X63Y26         FDRE                                         r  BCDer/bcd_out_reg[11]/C

Slack:                    inf
  Source:                 switches_inputs[13]
                            (input port)
  Destination:            BCDer/bcd_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.266ns (27.657%)  route 0.696ns (72.343%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  switches_inputs[13] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[13]_inst/O
                         net (fo=16, routed)          0.696     0.917    BCDer/led_OBUF[13]
    SLICE_X63Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.962 r  BCDer/bcd_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.962    BCDer/bcd_out[6]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  BCDer/bcd_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.978    BCDer/CLK
    SLICE_X63Y26         FDRE                                         r  BCDer/bcd_out_reg[6]/C

Slack:                    inf
  Source:                 switches_inputs[9]
                            (input port)
  Destination:            BCDer/scratch_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.266ns (27.502%)  route 0.702ns (72.498%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches_inputs[9] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  switches_inputs_IBUF[9]_inst/O
                         net (fo=3, routed)           0.702     0.922    BCDer/led_OBUF[9]
    SLICE_X59Y26         LUT3 (Prop_lut3_I0_O)        0.046     0.968 r  BCDer/scratch[9]_i_1/O
                         net (fo=1, routed)           0.000     0.968    BCDer/next_scratch[9]
    SLICE_X59Y26         FDRE                                         r  BCDer/scratch_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.849     1.976    BCDer/CLK
    SLICE_X59Y26         FDRE                                         r  BCDer/scratch_reg[9]/C

Slack:                    inf
  Source:                 switches_inputs[14]
                            (input port)
  Destination:            BCDer/bcd_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.268ns (27.666%)  route 0.701ns (72.334%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  switches_inputs[14] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  switches_inputs_IBUF[14]_inst/O
                         net (fo=15, routed)          0.701     0.925    BCDer/led_OBUF[14]
    SLICE_X61Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.970 r  BCDer/bcd_out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.970    BCDer/bcd_out[9]_i_1_n_0
    SLICE_X61Y26         FDRE                                         r  BCDer/bcd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.849     1.976    BCDer/CLK
    SLICE_X61Y26         FDRE                                         r  BCDer/bcd_out_reg[9]/C

Slack:                    inf
  Source:                 switches_inputs[14]
                            (input port)
  Destination:            BCDer/bcd_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.268ns (27.638%)  route 0.702ns (72.362%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  switches_inputs[14] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  switches_inputs_IBUF[14]_inst/O
                         net (fo=15, routed)          0.702     0.926    BCDer/led_OBUF[14]
    SLICE_X61Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.971 r  BCDer/bcd_out[15]_i_2/O
                         net (fo=1, routed)           0.000     0.971    BCDer/bcd_out[15]_i_2_n_0
    SLICE_X61Y26         FDRE                                         r  BCDer/bcd_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.849     1.976    BCDer/CLK
    SLICE_X61Y26         FDRE                                         r  BCDer/bcd_out_reg[15]/C

Slack:                    inf
  Source:                 switches_inputs[15]
                            (input port)
  Destination:            BCDer/bcd_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.269ns (27.183%)  route 0.721ns (72.817%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  switches_inputs[15] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  switches_inputs_IBUF[15]_inst/O
                         net (fo=15, routed)          0.721     0.946    BCDer/led_OBUF[15]
    SLICE_X62Y26         LUT5 (Prop_lut5_I2_O)        0.045     0.991 r  BCDer/bcd_out[13]_i_1/O
                         net (fo=1, routed)           0.000     0.991    BCDer/bcd_out[13]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  BCDer/bcd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.978    BCDer/CLK
    SLICE_X62Y26         FDRE                                         r  BCDer/bcd_out_reg[13]/C

Slack:                    inf
  Source:                 switches_inputs[13]
                            (input port)
  Destination:            BCDer/bcd_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.266ns (26.231%)  route 0.748ns (73.769%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  switches_inputs[13] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[13]_inst/O
                         net (fo=16, routed)          0.748     0.969    BCDer/led_OBUF[13]
    SLICE_X61Y25         LUT5 (Prop_lut5_I3_O)        0.045     1.014 r  BCDer/bcd_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.014    BCDer/bcd_out[5]_i_1_n_0
    SLICE_X61Y25         FDRE                                         r  BCDer/bcd_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.848     1.975    BCDer/CLK
    SLICE_X61Y25         FDRE                                         r  BCDer/bcd_out_reg[5]/C

Slack:                    inf
  Source:                 switches_inputs[13]
                            (input port)
  Destination:            BCDer/bcd_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.266ns (25.657%)  route 0.771ns (74.343%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  switches_inputs[13] (IN)
                         net (fo=0)                   0.000     0.000    switches_inputs[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_inputs_IBUF[13]_inst/O
                         net (fo=16, routed)          0.771     0.992    BCDer/led_OBUF[13]
    SLICE_X62Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.037 r  BCDer/bcd_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.037    BCDer/bcd_out[2]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  BCDer/bcd_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.851     1.978    BCDer/CLK
    SLICE_X62Y26         FDRE                                         r  BCDer/bcd_out_reg[2]/C





