
---------- Begin Simulation Statistics ----------
simSeconds                                   0.170293                       # Number of seconds simulated (Second)
simTicks                                 170292699504                       # Number of ticks simulated (Tick)
finalTick                                170292699504                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    421.41                       # Real time elapsed on the host (Second)
hostTickRate                                404098474                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2297244                       # Number of bytes of host memory used (Byte)
simInsts                                    137732330                       # Number of instructions simulated (Count)
simOps                                      240462206                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   326834                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     570608                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.dptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_cache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_cache.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcache.demandHits::processor.cores.core.data     49185676                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_dcache.demandHits::total     49185676                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_dcache.overallHits::processor.cores.core.data     49185676                       # number of overall hits (Count)
board.cache_hierarchy.l1_dcache.overallHits::total     49185676                       # number of overall hits (Count)
board.cache_hierarchy.l1_dcache.demandMisses::processor.cores.core.data     18990713                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_dcache.demandMisses::total     18990713                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_dcache.overallMisses::processor.cores.core.data     18990713                       # number of overall misses (Count)
board.cache_hierarchy.l1_dcache.overallMisses::total     18990713                       # number of overall misses (Count)
board.cache_hierarchy.l1_dcache.demandMissLatency::processor.cores.core.data  96491890188                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandMissLatency::total  96491890188                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMissLatency::processor.cores.core.data  96491890188                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMissLatency::total  96491890188                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandAccesses::processor.cores.core.data     68176389                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.demandAccesses::total     68176389                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.overallAccesses::processor.cores.core.data     68176389                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.overallAccesses::total     68176389                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_dcache.demandMissRate::processor.cores.core.data     0.278553                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandMissRate::total     0.278553                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMissRate::processor.cores.core.data     0.278553                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMissRate::total     0.278553                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandAvgMissLatency::processor.cores.core.data  5081.004078                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_dcache.demandAvgMissLatency::total  5081.004078                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMissLatency::processor.cores.core.data  5081.004078                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMissLatency::total  5081.004078                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_dcache.writebacks::writebacks       120471                       # number of writebacks (Count)
board.cache_hierarchy.l1_dcache.writebacks::total       120471                       # number of writebacks (Count)
board.cache_hierarchy.l1_dcache.demandMshrHits::processor.cores.core.data         9449                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_dcache.demandMshrHits::total         9449                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1_dcache.overallMshrHits::processor.cores.core.data         9449                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_dcache.overallMshrHits::total         9449                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1_dcache.demandMshrMisses::processor.cores.core.data     18981264                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_dcache.demandMshrMisses::total     18981264                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_dcache.overallMshrMisses::cache_hierarchy.l1_dcache.prefetcher      3579967                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcache.overallMshrMisses::processor.cores.core.data     18981264                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcache.overallMshrMisses::total     22561231                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_dcache.demandMshrMissLatency::processor.cores.core.data  90051868323                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandMshrMissLatency::total  90051868323                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  22784717523                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMshrMissLatency::processor.cores.core.data  90051868323                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.overallMshrMissLatency::total 112836585846                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.demandMshrMissRate::processor.cores.core.data     0.278414                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandMshrMissRate::total     0.278414                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMshrMissRate::cache_hierarchy.l1_dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMshrMissRate::processor.cores.core.data     0.278414                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.overallMshrMissRate::total     0.330924                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_dcache.demandAvgMshrMissLatency::processor.cores.core.data  4744.250347                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.demandAvgMshrMissLatency::total  4744.250347                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  6364.504903                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMshrMissLatency::processor.cores.core.data  4744.250347                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.overallAvgMshrMissLatency::total  5001.348811                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.replacements     22561170                       # number of replacements (Count)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMisses::cache_hierarchy.l1_dcache.prefetcher      3579967                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMisses::total      3579967                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  22784717523                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissLatency::total  22784717523                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissRate::cache_hierarchy.l1_dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher  6364.504903                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.HardPFReq.avgMshrMissLatency::total  6364.504903                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.hits::processor.cores.core.data            9                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.hits::total            9                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.misses::processor.cores.core.data            3                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missLatency::processor.cores.core.data       132534                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missLatency::total       132534                       # number of LockedRMWReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.accesses::processor.cores.core.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missRate::processor.cores.core.data     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.missRate::total     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMissLatency::processor.cores.core.data        44178                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMissLatency::total        44178                       # average LockedRMWReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMisses::processor.cores.core.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissLatency::processor.cores.core.data       267066                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissLatency::total       267066                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissRate::processor.cores.core.data     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.mshrMissRate::total     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMshrMissLatency::processor.cores.core.data        89022                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWReadReq.avgMshrMissLatency::total        89022                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.hits::processor.cores.core.data           12                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.accesses::processor.cores.core.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.ReadReq.hits::processor.cores.core.data     32257089                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.hits::total     32257089                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.misses::processor.cores.core.data     18986644                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.misses::total     18986644                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.missLatency::processor.cores.core.data  96321131118                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.missLatency::total  96321131118                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.accesses::processor.cores.core.data     51243733                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.ReadReq.accesses::total     51243733                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.ReadReq.missRate::processor.cores.core.data     0.370516                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.missRate::total     0.370516                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.avgMissLatency::processor.cores.core.data  5073.099339                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.ReadReq.avgMissLatency::total  5073.099339                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.ReadReq.mshrHits::processor.cores.core.data         7255                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrHits::total         7255                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMisses::processor.cores.core.data     18979389                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMisses::total     18979389                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissLatency::processor.cores.core.data  89916431229                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissLatency::total  89916431229                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissRate::processor.cores.core.data     0.370375                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.mshrMissRate::total     0.370375                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.ReadReq.avgMshrMissLatency::processor.cores.core.data  4737.583029                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.ReadReq.avgMshrMissLatency::total  4737.583029                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.hits::processor.cores.core.data     16928587                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.hits::total     16928587                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.misses::processor.cores.core.data         4069                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.misses::total         4069                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.missLatency::processor.cores.core.data    170759070                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.missLatency::total    170759070                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.accesses::processor.cores.core.data     16932656                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.WriteReq.accesses::total     16932656                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_dcache.WriteReq.missRate::processor.cores.core.data     0.000240                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.missRate::total     0.000240                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.avgMissLatency::processor.cores.core.data 41965.856476                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.avgMissLatency::total 41965.856476                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.mshrHits::processor.cores.core.data         2194                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrHits::total         2194                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMisses::processor.cores.core.data         1875                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMisses::total         1875                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissLatency::processor.cores.core.data    135437094                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissLatency::total    135437094                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissRate::processor.cores.core.data     0.000111                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.mshrMissRate::total     0.000111                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1_dcache.WriteReq.avgMshrMissLatency::processor.cores.core.data 72233.116800                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.WriteReq.avgMshrMissLatency::total 72233.116800                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_dcache.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcache.prefetcher.demandMshrMisses     18981264                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfIssued     11985704                       # number of hwpf issued (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUnused      1828293                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUseful      1742225                       # number of useful prefetch (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1_dcache.prefetcher.accuracy     0.145359                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1_dcache.prefetcher.coverage     0.084070                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfHitInCache      8378115                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfHitInMSHR        25893                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfHitInWB         1729                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfLate      8405737                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfIdentified     11985704                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfSpanPage       774588                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1_dcache.prefetcher.pfUsefulSpanPage       604983                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1_dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_dcache.tags.tagsInUse    63.998771                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1_dcache.tags.totalRefs     71746931                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1_dcache.tags.sampledRefs     22561234                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1_dcache.tags.avgRefs     3.180098                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1_dcache.tags.warmupTick       138195                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1_dcache.tags.occupancies::cache_hierarchy.l1_dcache.prefetcher    11.159740                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_dcache.tags.occupancies::processor.cores.core.data    52.839031                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_dcache.tags.avgOccs::cache_hierarchy.l1_dcache.prefetcher     0.174371                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcache.tags.avgOccs::processor.cores.core.data     0.825610                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcache.tags.avgOccs::total     0.999981                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1_dcache.tags.ageTaskId_1024::0           56                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1_dcache.tags.tagAccesses   1113383842                       # Number of tag accesses (Count)
board.cache_hierarchy.l1_dcache.tags.dataAccesses   1113383842                       # Number of data accesses (Count)
board.cache_hierarchy.l1_dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icache.demandHits::processor.cores.core.inst    172231668                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_icache.demandHits::total    172231668                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1_icache.overallHits::processor.cores.core.inst    172231668                       # number of overall hits (Count)
board.cache_hierarchy.l1_icache.overallHits::total    172231668                       # number of overall hits (Count)
board.cache_hierarchy.l1_icache.demandMisses::processor.cores.core.inst         1531                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_icache.demandMisses::total         1531                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1_icache.overallMisses::processor.cores.core.inst         1531                       # number of overall misses (Count)
board.cache_hierarchy.l1_icache.overallMisses::total         1531                       # number of overall misses (Count)
board.cache_hierarchy.l1_icache.demandMissLatency::processor.cores.core.inst     68017248                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandMissLatency::total     68017248                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMissLatency::processor.cores.core.inst     68017248                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMissLatency::total     68017248                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandAccesses::processor.cores.core.inst    172233199                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.demandAccesses::total    172233199                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.overallAccesses::processor.cores.core.inst    172233199                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.overallAccesses::total    172233199                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1_icache.demandMissRate::processor.cores.core.inst     0.000009                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.demandMissRate::total     0.000009                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMissRate::processor.cores.core.inst     0.000009                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMissRate::total     0.000009                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.demandAvgMissLatency::processor.cores.core.inst 44426.680601                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_icache.demandAvgMissLatency::total 44426.680601                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMissLatency::processor.cores.core.inst 44426.680601                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMissLatency::total 44426.680601                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1_icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1_icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1_icache.demandMshrMisses::processor.cores.core.inst         1531                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_icache.demandMshrMisses::total         1531                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1_icache.overallMshrMisses::processor.cores.core.inst         1531                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_icache.overallMshrMisses::total         1531                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1_icache.demandMshrMissLatency::processor.cores.core.inst     67507425                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandMshrMissLatency::total     67507425                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMshrMissLatency::processor.cores.core.inst     67507425                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.overallMshrMissLatency::total     67507425                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.demandMshrMissRate::processor.cores.core.inst     0.000009                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.demandMshrMissRate::total     0.000009                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMshrMissRate::processor.cores.core.inst     0.000009                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.overallMshrMissRate::total     0.000009                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1_icache.demandAvgMshrMissLatency::processor.cores.core.inst 44093.680601                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.demandAvgMshrMissLatency::total 44093.680601                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMshrMissLatency::processor.cores.core.inst 44093.680601                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.overallAvgMshrMissLatency::total 44093.680601                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.replacements         1467                       # number of replacements (Count)
board.cache_hierarchy.l1_icache.ReadReq.hits::processor.cores.core.inst    172231668                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_icache.ReadReq.hits::total    172231668                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1_icache.ReadReq.misses::processor.cores.core.inst         1531                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.misses::total         1531                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.missLatency::processor.cores.core.inst     68017248                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.missLatency::total     68017248                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.accesses::processor.cores.core.inst    172233199                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_icache.ReadReq.accesses::total    172233199                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1_icache.ReadReq.missRate::processor.cores.core.inst     0.000009                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.missRate::total     0.000009                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.avgMissLatency::processor.cores.core.inst 44426.680601                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.ReadReq.avgMissLatency::total 44426.680601                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.ReadReq.mshrMisses::processor.cores.core.inst         1531                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.mshrMisses::total         1531                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissLatency::processor.cores.core.inst     67507425                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissLatency::total     67507425                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissRate::processor.cores.core.inst     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.mshrMissRate::total     0.000009                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1_icache.ReadReq.avgMshrMissLatency::processor.cores.core.inst 44093.680601                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.ReadReq.avgMshrMissLatency::total 44093.680601                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1_icache.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icache.prefetcher.demandMshrMisses         1531                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1_icache.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1_icache.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1_icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1_icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1_icache.tags.tagsInUse    63.998492                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1_icache.tags.totalRefs    172233199                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1_icache.tags.sampledRefs         1531                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1_icache.tags.avgRefs 112497.190725                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1_icache.tags.warmupTick        73260                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1_icache.tags.occupancies::processor.cores.core.inst    63.998492                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1_icache.tags.avgOccs::processor.cores.core.inst     0.999976                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_icache.tags.avgOccs::total     0.999976                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1_icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1_icache.tags.ageTaskId_1024::0           62                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1_icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1_icache.tags.tagAccesses   2755732715                       # Number of tag accesses (Count)
board.cache_hierarchy.l1_icache.tags.dataAccesses   2755732715                       # Number of data accesses (Count)
board.cache_hierarchy.l1_icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.demandHits::cache_hierarchy.l1_dcache.prefetcher      3514186                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::processor.cores.core.inst          357                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::processor.cores.core.data     18890572                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.demandHits::total     22405115                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2_cache.overallHits::cache_hierarchy.l1_dcache.prefetcher      3514186                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::processor.cores.core.inst          357                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::processor.cores.core.data     18890572                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.overallHits::total     22405115                       # number of overall hits (Count)
board.cache_hierarchy.l2_cache.demandMisses::cache_hierarchy.l1_dcache.prefetcher        65781                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::processor.cores.core.inst         1174                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::processor.cores.core.data        90695                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.demandMisses::total       157650                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::cache_hierarchy.l1_dcache.prefetcher        65781                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::processor.cores.core.inst         1174                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::processor.cores.core.data        90695                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.overallMisses::total       157650                       # number of overall misses (Count)
board.cache_hierarchy.l2_cache.demandMissLatency::cache_hierarchy.l1_dcache.prefetcher   5253571794                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::processor.cores.core.inst     65153448                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::processor.cores.core.data   7147779066                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMissLatency::total  12466504308                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::cache_hierarchy.l1_dcache.prefetcher   5253571794                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::processor.cores.core.inst     65153448                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::processor.cores.core.data   7147779066                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMissLatency::total  12466504308                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandAccesses::cache_hierarchy.l1_dcache.prefetcher      3579967                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::processor.cores.core.inst         1531                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::processor.cores.core.data     18981267                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandAccesses::total     22562765                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::cache_hierarchy.l1_dcache.prefetcher      3579967                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::processor.cores.core.inst         1531                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::processor.cores.core.data     18981267                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.overallAccesses::total     22562765                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2_cache.demandMissRate::cache_hierarchy.l1_dcache.prefetcher     0.018375                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::processor.cores.core.inst     0.766819                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::processor.cores.core.data     0.004778                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMissRate::total     0.006987                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::cache_hierarchy.l1_dcache.prefetcher     0.018375                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::processor.cores.core.inst     0.766819                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::processor.cores.core.data     0.004778                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMissRate::total     0.006987                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.demandAvgMissLatency::cache_hierarchy.l1_dcache.prefetcher 79864.577826                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::processor.cores.core.inst 55496.974446                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::processor.cores.core.data 78811.170031                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMissLatency::total 79077.096784                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::cache_hierarchy.l1_dcache.prefetcher 79864.577826                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::processor.cores.core.inst 55496.974446                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::processor.cores.core.data 78811.170031                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMissLatency::total 79077.096784                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.blockedCycles::no_mshrs          201                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2_cache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
board.cache_hierarchy.l2_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2_cache.avgBlocked::no_mshrs   100.500000                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2_cache.writebacks::writebacks        29892                       # number of writebacks (Count)
board.cache_hierarchy.l2_cache.writebacks::total        29892                       # number of writebacks (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::cache_hierarchy.l1_dcache.prefetcher        13595                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::processor.cores.core.data            1                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrHits::total        13596                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::cache_hierarchy.l1_dcache.prefetcher        13595                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::processor.cores.core.data            1                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.overallMshrHits::total        13596                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::cache_hierarchy.l1_dcache.prefetcher        52186                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::processor.cores.core.inst         1174                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::processor.cores.core.data        90694                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMisses::total       144054                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::cache_hierarchy.l1_dcache.prefetcher        52186                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::cache_hierarchy.l2_cache.prefetcher        55004                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::processor.cores.core.inst         1174                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::processor.cores.core.data        90694                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.overallMshrMisses::total       199058                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher   4072877481                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::processor.cores.core.inst     61244028                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::processor.cores.core.data   6845602878                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissLatency::total  10979724387                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher   4072877481                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::cache_hierarchy.l2_cache.prefetcher   4197334718                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::processor.cores.core.inst     61244028                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::processor.cores.core.data   6845602878                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.overallMshrMissLatency::total  15177059105                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.demandMshrMissRate::cache_hierarchy.l1_dcache.prefetcher     0.014577                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::processor.cores.core.inst     0.766819                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::processor.cores.core.data     0.004778                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.demandMshrMissRate::total     0.006385                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::cache_hierarchy.l1_dcache.prefetcher     0.014577                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::cache_hierarchy.l2_cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::processor.cores.core.inst     0.766819                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::processor.cores.core.data     0.004778                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.overallMshrMissRate::total     0.008822                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher 78045.404534                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::processor.cores.core.inst 52166.974446                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::processor.cores.core.data 75480.217853                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.demandAvgMshrMissLatency::total 76219.503707                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher 78045.404534                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::cache_hierarchy.l2_cache.prefetcher 76309.626900                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::processor.cores.core.inst 52166.974446                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::processor.cores.core.data 75480.217853                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.overallAvgMshrMissLatency::total 76244.406680                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.replacements       192364                       # number of replacements (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMisses::writebacks        98231                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMisses::total        98231                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2_cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMisses::cache_hierarchy.l2_cache.prefetcher        55004                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMisses::total        55004                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissLatency::cache_hierarchy.l2_cache.prefetcher   4197334718                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissLatency::total   4197334718                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissRate::cache_hierarchy.l2_cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l2_cache.HardPFReq.avgMshrMissLatency::cache_hierarchy.l2_cache.prefetcher 76309.626900                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.HardPFReq.avgMshrMissLatency::total 76309.626900                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.hits::processor.cores.core.data          344                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.hits::total          344                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2_cache.ReadExReq.misses::processor.cores.core.data         1534                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.misses::total         1534                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.missLatency::processor.cores.core.data    133040493                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.missLatency::total    133040493                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.accesses::processor.cores.core.data         1878                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadExReq.accesses::total         1878                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadExReq.missRate::processor.cores.core.data     0.816826                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.missRate::total     0.816826                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.avgMissLatency::processor.cores.core.data 86727.831160                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.avgMissLatency::total 86727.831160                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.mshrMisses::processor.cores.core.data         1534                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMisses::total         1534                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissLatency::processor.cores.core.data    127932273                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissLatency::total    127932273                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissRate::processor.cores.core.data     0.816826                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.mshrMissRate::total     0.816826                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadExReq.avgMshrMissLatency::processor.cores.core.data 83397.831160                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadExReq.avgMshrMissLatency::total 83397.831160                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::cache_hierarchy.l1_dcache.prefetcher      3514186                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::processor.cores.core.inst          357                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::processor.cores.core.data     18890228                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.hits::total     22404771                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::cache_hierarchy.l1_dcache.prefetcher        65781                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::processor.cores.core.inst         1174                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::processor.cores.core.data        89161                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.misses::total       156116                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::cache_hierarchy.l1_dcache.prefetcher   5253571794                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::processor.cores.core.inst     65153448                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::processor.cores.core.data   7014738573                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.missLatency::total  12333463815                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::cache_hierarchy.l1_dcache.prefetcher      3579967                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::processor.cores.core.inst         1531                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::processor.cores.core.data     18979389                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.accesses::total     22560887                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::cache_hierarchy.l1_dcache.prefetcher     0.018375                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::processor.cores.core.inst     0.766819                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::processor.cores.core.data     0.004698                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.missRate::total     0.006920                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1_dcache.prefetcher 79864.577826                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::processor.cores.core.inst 55496.974446                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::processor.cores.core.data 78674.965209                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMissLatency::total 79001.920463                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::cache_hierarchy.l1_dcache.prefetcher        13595                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::processor.cores.core.data            1                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrHits::total        13596                       # number of ReadSharedReq MSHR hits (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::cache_hierarchy.l1_dcache.prefetcher        52186                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::processor.cores.core.inst         1174                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::processor.cores.core.data        89160                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMisses::total       142520                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1_dcache.prefetcher   4072877481                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.inst     61244028                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::processor.cores.core.data   6717670605                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissLatency::total  10851792114                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1_dcache.prefetcher     0.014577                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.766819                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.004698                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.mshrMissRate::total     0.006317                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1_dcache.prefetcher 78045.404534                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 52166.974446                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 75343.995121                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.ReadSharedReq.avgMshrMissLatency::total 76142.240486                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2_cache.WritebackDirty.hits::writebacks       120471                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.hits::total       120471                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.accesses::writebacks       120471                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.WritebackDirty.accesses::total       120471                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2_cache.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.prefetcher.demandMshrMisses       144054                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfIssued       162310                       # number of hwpf issued (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUnused        12253                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUseful        25866                       # number of useful prefetch (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l2_cache.prefetcher.accuracy     0.159362                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l2_cache.prefetcher.coverage     0.152225                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInCache        83074                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInMSHR        24160                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfHitInWB           72                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfLate       107306                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfIdentified       198188                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfBufferHit        22734                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfRemovedDemand         9076                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfSpanPage        35436                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l2_cache.prefetcher.pfUsefulSpanPage         6025                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l2_cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_cache.tags.tagsInUse  4091.489617                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2_cache.tags.totalRefs     45065801                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2_cache.tags.sampledRefs       196460                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2_cache.tags.avgRefs   229.389194                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2_cache.tags.warmupTick        69597                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2_cache.tags.occupancies::writebacks     0.336537                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::cache_hierarchy.l1_dcache.prefetcher   266.065247                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::cache_hierarchy.l2_cache.prefetcher  2452.400865                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::processor.cores.core.inst     1.386991                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.occupancies::processor.cores.core.data  1371.299978                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::writebacks     0.000082                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::cache_hierarchy.l1_dcache.prefetcher     0.064957                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::cache_hierarchy.l2_cache.prefetcher     0.598731                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::processor.cores.core.inst     0.000339                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::processor.cores.core.data     0.334790                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.avgOccs::total     0.998899                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2_cache.tags.occupanciesTaskId::1022         2334                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2_cache.tags.occupanciesTaskId::1024         1762                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::0            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::1          123                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::2          190                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::3          830                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1022::4         1190                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::0          152                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::1          315                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::2          201                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::3          117                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ageTaskId_1024::4          977                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2_cache.tags.ratioOccsTaskId::1022     0.569824                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2_cache.tags.ratioOccsTaskId::1024     0.430176                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2_cache.tags.tagAccesses     45321862                       # Number of tag accesses (Count)
board.cache_hierarchy.l2_cache.tags.dataAccesses     45321862                       # Number of data accesses (Count)
board.cache_hierarchy.l2_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_xbar.transDist::ReadResp     22560887                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::WritebackDirty       150363                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::CleanEvict     22604638                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::HardPFReq        77689                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::ReadExReq         1878                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::ReadExResp         1878                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.transDist::ReadSharedReq     22560887                       # Transaction distribution (Count)
board.cache_hierarchy.l2_xbar.pktCount_board.cache_hierarchy.l1_dcache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port     67683638                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_xbar.pktCount_board.cache_hierarchy.l1_icache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port         4529                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_xbar.pktCount::total     67688167                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2_xbar.pktSize_board.cache_hierarchy.l1_dcache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port   1451629120                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_xbar.pktSize_board.cache_hierarchy.l1_icache.mem_side_port::board.cache_hierarchy.l2_cache.cpu_side_port        97984                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_xbar.pktSize::total   1451727104                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2_xbar.snoops           270053                       # Total snoops (Count)
board.cache_hierarchy.l2_xbar.snoopTraffic      1913088                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2_xbar.snoopFanout::samples     22832818                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::mean     0.004439                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::stdev     0.066475                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::0     22731471     99.56%     99.56% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::1       101347      0.44%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.snoopFanout::total     22832818                       # Request fanout histogram (Count)
board.cache_hierarchy.l2_xbar.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2_xbar.reqLayer0.occupancy  15303677790                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_xbar.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_xbar.respLayer0.occupancy  22538672766                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_xbar.respLayer0.utilization          0.1                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_xbar.respLayer1.occupancy      1529469                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2_xbar.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2_xbar.snoop_filter.totRequests     45125403                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitSingleRequests     22562638                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.totSnoops       101347                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitSingleSnoops       101347                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2_xbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.transDist::ReadResp       194746                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty        29892                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict       162289                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         1534                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         1534                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq       194746                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2_cache.mem_side_port::board.memory.mem_ctrl.port       584741                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.l2_cache.mem_side_port::total       584741                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total       584741                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2_cache.mem_side_port::board.memory.mem_ctrl.port     14475008                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.l2_cache.mem_side_port::total     14475008                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total     14475008                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples       196280                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0       196280    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total       196280                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy    147435636                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy    145758742                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests       388461                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests       192181                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_writebacks::samples     29892.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l1_dcache.prefetcher::samples     52341.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.l2_cache.prefetcher::samples     52071.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples      1174.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples     90612.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.010647320030                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds         1739                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds         1739                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState         424539                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState         28233                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                 196280                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                 29892                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts               196280                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts               29892                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ                82                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts                0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.50                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 25.06                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6           196280                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6           29892                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0             142656                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1              17900                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2               9124                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3               6758                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4               5135                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5               3436                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6               3202                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7               2616                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8               2273                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                757                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10               589                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11               505                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12               407                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13               354                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14               233                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15               158                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                70                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                20                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 2                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15               603                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16               610                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17               830                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18               942                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19              1066                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20              1166                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21              1289                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22              1362                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23              1496                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24              1586                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25              1668                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26              1784                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27              1764                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28              1916                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29              3344                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30              1986                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31              2185                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32              2834                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33               340                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34               300                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35               261                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36               179                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37               143                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                79                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                73                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                35                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                13                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                10                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 2                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 2                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples         1739                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean   112.797585                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean    39.786961                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev   256.734560                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-127         1427     82.06%     82.06% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::128-255           90      5.18%     87.23% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-383           99      5.69%     92.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::384-511           37      2.13%     95.05% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::512-639           29      1.67%     96.72% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::640-767           10      0.58%     97.30% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::768-895            4      0.23%     97.53% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::896-1023            8      0.46%     97.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1024-1151            4      0.23%     98.22% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1152-1279            4      0.23%     98.45% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1280-1407            7      0.40%     98.85% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1408-1535            4      0.23%     99.08% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1536-1663            6      0.35%     99.42% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1664-1791            2      0.12%     99.54% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1792-1919            4      0.23%     99.77% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2176-2303            1      0.06%     99.83% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2304-2431            2      0.12%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2560-2687            1      0.06%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total         1739                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples         1739                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    17.170788                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    17.066317                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     2.044425                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16         1100     63.25%     63.25% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::17           15      0.86%     64.12% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18          434     24.96%     89.07% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::19           33      1.90%     90.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::20           22      1.27%     92.24% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::21           28      1.61%     93.85% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::22           24      1.38%     95.23% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::23           23      1.32%     96.55% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::24           29      1.67%     98.22% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::25           21      1.21%     99.42% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::26           10      0.58%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total         1739                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ               5248                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys           12561920                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys         1913088                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         73766638.47944306                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         11234116.35127120                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             170292687516                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                752934.44                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l1_dcache.prefetcher      3349824                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.l2_cache.prefetcher      3332544                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst        75136                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data      5799168                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::writebacks      1911040                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l1_dcache.prefetcher 19670978.320014923811                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.l2_cache.prefetcher 19569505.972402077168                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 441216.800361046218                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 34054119.858871482313                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::writebacks 11222089.998961532488                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l1_dcache.prefetcher        52341                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.l2_cache.prefetcher        52071                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst         1174                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data        90694                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks        29892                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l1_dcache.prefetcher   2650066950                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.l2_cache.prefetcher   2959850267                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst     29336663                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data   4393415053                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::writebacks 3925008115657                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l1_dcache.prefetcher     50630.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.l2_cache.prefetcher     56842.59                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     24988.64                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     48442.18                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks 131306306.56                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l1_dcache.prefetcher      3349824                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.l2_cache.prefetcher      3332544                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst        75136                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data      5804416                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total     12561920                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst        75136                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        75136                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks      1913088                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total      1913088                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l1_dcache.prefetcher        52341                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.l2_cache.prefetcher        52071                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.inst         1174                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.data        90694                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total       196280                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks        29892                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total        29892                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l1_dcache.prefetcher     19670978                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.l2_cache.prefetcher     19569506                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst       441217                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.data     34084937                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total     73766638                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst       441217                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total       441217                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks     11234116                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total     11234116                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks     11234116                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l1_dcache.prefetcher     19670978                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.l2_cache.prefetcher     19569506                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst       441217                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data     34084937                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total     85000755                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts          196198                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts          29860                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0         4294                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1         4380                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2         4652                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3         4475                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4         4138                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5         4431                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6         5080                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7         4447                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8         4770                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9         4529                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10         5322                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11         4957                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12        26871                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13       103083                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14         6547                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15         4222                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0         1601                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1         1941                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2         1811                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3         1685                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4         1925                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5         1742                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6         1869                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7         1920                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8         1556                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9         1970                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10         1819                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11         1790                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12         2076                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13         1926                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14         2146                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15         2083                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat         6353956433                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat        980990000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat   10032668933                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           32385.43                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      51135.43                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits          67607                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits         25392                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        34.46                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        85.04                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples       133047                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   108.721159                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean    80.431869                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   150.372025                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127       111209     83.59%     83.59% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255        11204      8.42%     92.01% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383         4343      3.26%     95.27% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511         1493      1.12%     96.39% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639         1614      1.21%     97.61% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767          541      0.41%     98.01% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895          446      0.34%     98.35% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023          401      0.30%     98.65% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151         1796      1.35%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total       133047                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.dramBytesRead     12556672                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.dramBytesWritten      1911040                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW          73.735821                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW          11.222090                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               0.66                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           0.58                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.09                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          41.14                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy    137730600                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy     73178985                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy    256304580                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy     75658680                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 13442176800.000002                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy  15275509800                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  52528809600                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy  81789369045                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   480.286996                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 136315799882                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF   5686200000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT  28290699622                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy    812310660                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy    431734380                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy   1144549140                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy     80210520                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 13442176800.000002                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy  28186277130                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy  41656584480                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy  85753843110                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   503.567348                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 107182803252                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF   5686200000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT  57423696252                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles        511389488                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.cpi               3.712916                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores.core.ipc               0.269330                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.commitStats0.numInsts    137732584                       # Number of instructions committed (thread level) (Count)
board.processor.cores.core.commitStats0.numOps    240462500                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.commitStats0.cpi     3.712916                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores.core.commitStats0.ipc     0.269330                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.cores.core.commitStats0.numFpInsts       281462                       # Number of float instructions (Count)
board.processor.cores.core.commitStats0.numIntInsts    239951507                       # Number of integer instructions (Count)
board.processor.cores.core.commitStats0.numLoadInsts     51243792                       # Number of load instructions (Count)
board.processor.cores.core.commitStats0.numStoreInsts     16932873                       # Number of store instructions (Count)
board.processor.cores.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.cores.core.commitStats0.committedInstType::No_OpClass       271934      0.11%      0.11% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntAlu    155126253     64.51%     64.62% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntMult     16777904      6.98%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntDiv         1407      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatAdd         2169      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCmp            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCvt            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMult            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatDiv            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMisc            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.60% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAdd        98698      0.04%     71.64% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.64% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAlu         2380      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCvt          896      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMisc         3994      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMult            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShift          200      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdDiv            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAes            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::Matrix            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixMov            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixOP            0      0.00%     71.65% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemRead     51241276     21.31%     92.96% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemWrite     16862433      7.01%     99.97% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemRead         2516      0.00%     99.97% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemWrite        70440      0.03%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::total    240462500                       # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedControl::IsControl     17446211                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsDirectControl     17438882                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsIndirectControl         7291                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCondControl     17428209                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsUncondControl        17964                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCall         5458                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsReturn         5453                       # Class of control type instructions committed (Count)
board.processor.cores.core.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
board.processor.cores.core.exec_context.thread_0.numCallsReturns        10911                       # Number of times a function call or return occured (Count)
board.processor.cores.core.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
board.processor.cores.core.exec_context.thread_0.numIdleCycles     0.003003                       # Number of idle cycles (Cycle)
board.processor.cores.core.exec_context.thread_0.numBusyCycles 511389487.996997                       # Number of busy cycles (Cycle)
board.processor.cores.core.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
board.processor.cores.core.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
board.processor.cores.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.cores.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.cores.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.cores.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.cores.core.executeStats0.numStoreInsts     68176665                       # Number of stores executed (Count)
board.processor.cores.core.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.executeStats0.numFpAluAccesses       281462                       # Number of float alu accesses (Count)
board.processor.cores.core.executeStats0.numFpRegReads       579894                       # Number of times the floating registers were read (Count)
board.processor.cores.core.executeStats0.numFpRegWrites       209783                       # Number of times the floating registers were written (Count)
board.processor.cores.core.executeStats0.numIntAluAccesses    239951507                       # Number of integer alu accesses (Count)
board.processor.cores.core.executeStats0.numIntRegReads    375157054                       # Number of times the integer registers were read (Count)
board.processor.cores.core.executeStats0.numIntRegWrites    188213305                       # Number of times the integer registers were written (Count)
board.processor.cores.core.executeStats0.numMemRefs     68176665                       # Number of memory refs (Count)
board.processor.cores.core.executeStats0.numMiscRegReads    103014324                       # Number of times the Misc registers were read (Count)
board.processor.cores.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores.core.fetchStats0.numInsts    137732584                       # Number of instructions fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.numOps    240462500                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.fetchRate     0.269330                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.fetchStats0.numBranches     17446211                       # Number of branches fetched (Count)
board.processor.cores.core.fetchStats0.branchRate     0.034115                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores.core.mmu.dtb.rdAccesses     51243795                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrAccesses     16932874                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.dtb.rdMisses         2913                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.dtb.wrMisses          619                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores.core.mmu.itb.wrAccesses    172233233                       # TLB accesses on write requests (Count)
board.processor.cores.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores.core.mmu.itb.wrMisses          167                       # TLB misses on write requests (Count)
board.processor.cores.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON 170292699504                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores.core.workload.numSyscalls           38                       # Number of system calls (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
