Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 22 15:39:28 2019
| Host         : DESKTOP-PIC0RJ8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PipelineCPUTest_control_sets_placed.rpt
| Design       : PipelineCPUTest
| Device       : xc7a200t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             321 |          145 |
| Yes          | No                    | No                     |              30 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           53 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------------+----------------------------------------+------------------+----------------+
|          Clock Signal         |              Enable Signal             |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------------------+----------------------------------------+----------------------------------------+------------------+----------------+
|  CPUInst/inst12/q_reg[3]_1[0] |                                        | CPUInst/inst12/AR[0]                   |                1 |              1 |
|  CPUInst/inst12/q_reg[3]_1[2] |                                        | CPUInst/inst12/AR[2]                   |                1 |              1 |
|  CPUInst/inst12/q_reg[3]_1[1] |                                        | CPUInst/inst12/AR[1]                   |                1 |              2 |
|  TMDS_inst/tmds_clk_IBUF_BUFG |                                        |                                        |                1 |              3 |
|  DCM_INST/inst/clk_out1       | step_pulse_inst/debounce/div_inst/E[0] | step_pulse_inst/debounce/state/SR[0]   |                1 |              4 |
|  TMDS_inst/tmds_clk_IBUF_BUFG |                                        | TMDS_inst/clear                        |                1 |              5 |
|  DCM_INST/inst/clk_out1       |                                        | sync_inst/EndLine                      |                5 |             10 |
|  DCM_INST/inst/clk_out1       | sync_inst/EndLine                      | sync_inst/PosY_reg                     |                4 |             10 |
|  DCM_INST/inst/clk_out1       |                                        | step_pulse_inst/debounce/div_inst/E[0] |                4 |             16 |
|  DCM_INST/inst/clk_out1       | sync_inst/ActiveArea                   | TMDS_inst/encode_blue/SR[0]            |                6 |             24 |
|  TMDS_inst/tmds_clk_IBUF_BUFG | TMDS_inst/clear                        |                                        |                6 |             30 |
|  cpu_clk_BUFG                 | CPUInst/inst33/we                      |                                        |                8 |             32 |
|  cpu_clk_BUFG                 | CPUInst/inst12/E[0]                    | reset_IBUF                             |               21 |             32 |
|  DCM_INST/inst/clk_out1       |                                        |                                        |               21 |             45 |
|  cpu_clk_BUFG                 | CPUInst/inst12/q_reg[30]_0[0]          | CPUInst/inst12/SR[0]                   |               21 |             58 |
|  cpu_clk_BUFG                 | CPUInst/inst42/RegWrite_wb             |                                        |               12 |             96 |
|  cpu_clk_BUFG                 |                                        | CPUInst/inst12/q_reg[31]_0[0]          |               65 |            143 |
|  cpu_clk_BUFG                 |                                        | reset_IBUF                             |               67 |            143 |
+-------------------------------+----------------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 10     |                     2 |
| 16+    |                    10 |
+--------+-----------------------+


