{
  "module_name": "cursor_reg_cache.h",
  "hash_id": "c358fda308589b732f3d47be948431e4d00fc0abf504e62f573f3cd7346bda04",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/inc/hw/cursor_reg_cache.h",
  "human_readable_source": " \n \n\n#ifndef __DAL_CURSOR_CACHE_H__\n#define __DAL_CURSOR_CACHE_H__\n\nunion reg_cursor_control_cfg {\n\tstruct {\n\t\tuint32_t     cur_enable: 1;\n\t\tuint32_t         reser0: 3;\n\t\tuint32_t cur_2x_magnify: 1;\n\t\tuint32_t         reser1: 3;\n\t\tuint32_t           mode: 3;\n\t\tuint32_t         reser2: 5;\n\t\tuint32_t          pitch: 2;\n\t\tuint32_t         reser3: 6;\n\t\tuint32_t line_per_chunk: 5;\n\t\tuint32_t         reser4: 3;\n\t} bits;\n\tuint32_t raw;\n};\nstruct cursor_position_cache_hubp {\n\tunion reg_cursor_control_cfg cur_ctl;\n\tunion reg_position_cfg {\n\t\tstruct {\n\t\t\tuint32_t x_pos: 16;\n\t\t\tuint32_t y_pos: 16;\n\t\t} bits;\n\t\tuint32_t raw;\n\t} position;\n\tunion reg_hot_spot_cfg {\n\t\tstruct {\n\t\t\tuint32_t x_hot: 16;\n\t\t\tuint32_t y_hot: 16;\n\t\t} bits;\n\t\tuint32_t raw;\n\t} hot_spot;\n\tunion reg_dst_offset_cfg {\n\t\tstruct {\n\t\t\tuint32_t dst_x_offset: 13;\n\t\t\tuint32_t     reserved: 19;\n\t\t} bits;\n\t\tuint32_t raw;\n\t} dst_offset;\n};\n\nstruct cursor_attribute_cache_hubp {\n\tuint32_t SURFACE_ADDR_HIGH;\n\tuint32_t SURFACE_ADDR;\n\tunion    reg_cursor_control_cfg  cur_ctl;\n\tunion    reg_cursor_size_cfg {\n\t\tstruct {\n\t\t\tuint32_t  width: 16;\n\t\t\tuint32_t height: 16;\n\t\t} bits;\n\t\tuint32_t raw;\n\t} size;\n\tunion    reg_cursor_settings_cfg {\n\t\tstruct {\n\t\t\tuint32_t     dst_y_offset: 8;\n\t\t\tuint32_t chunk_hdl_adjust: 2;\n\t\t\tuint32_t         reserved: 22;\n\t\t} bits;\n\t\tuint32_t raw;\n\t} settings;\n};\n\nstruct cursor_rect {\n\tuint32_t x;\n\tuint32_t y;\n\tuint32_t w;\n\tuint32_t h;\n};\n\nunion reg_cur0_control_cfg {\n\tstruct {\n\t\tuint32_t     cur0_enable: 1;\n\t\tuint32_t  expansion_mode: 1;\n\t\tuint32_t          reser0: 1;\n\t\tuint32_t     cur0_rom_en: 1;\n\t\tuint32_t            mode: 3;\n\t\tuint32_t        reserved: 25;\n\t} bits;\n\tuint32_t raw;\n};\nstruct cursor_position_cache_dpp {\n\tunion reg_cur0_control_cfg cur0_ctl;\n};\n\nstruct cursor_attribute_cache_dpp {\n\tunion reg_cur0_control_cfg cur0_ctl;\n};\n\nstruct cursor_attributes_cfg {\n\tstruct  cursor_attribute_cache_hubp aHubp;\n\tstruct  cursor_attribute_cache_dpp  aDpp;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}