{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.38802",
   "Default View_TopLeft":"-729,331",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 threadsafe
#  -string -flagsOSRD
preplace port port-id_Reset -pg 1 -lvl 0 -x -610 -y 660 -defaultsOSRD
preplace port port-id_clk100mhz_in -pg 1 -lvl 0 -x -610 -y 450 -defaultsOSRD
preplace port port-id_RX_UART_IN -pg 1 -lvl 0 -x -610 -y -240 -defaultsOSRD
preplace port port-id_TX_UART_OUT -pg 1 -lvl 13 -x 7240 -y -230 -defaultsOSRD
preplace port port-id_ioe -pg 1 -lvl 13 -x 7240 -y 1230 -defaultsOSRD
preplace port port-id_h_sync -pg 1 -lvl 13 -x 7240 -y 1250 -defaultsOSRD
preplace port port-id_v_sync -pg 1 -lvl 13 -x 7240 -y 1270 -defaultsOSRD
preplace port port-id_fault_reset -pg 1 -lvl 0 -x -610 -y 520 -defaultsOSRD
preplace port port-id_led0 -pg 1 -lvl 13 -x 7240 -y 1790 -defaultsOSRD
preplace port port-id_led1 -pg 1 -lvl 13 -x 7240 -y 1810 -defaultsOSRD
preplace port port-id_led2 -pg 1 -lvl 13 -x 7240 -y 1830 -defaultsOSRD
preplace port port-id_led3 -pg 1 -lvl 13 -x 7240 -y 1850 -defaultsOSRD
preplace port port-id_btn0 -pg 1 -lvl 0 -x -610 -y 2120 -defaultsOSRD
preplace port port-id_btn1 -pg 1 -lvl 0 -x -610 -y 2160 -defaultsOSRD
preplace port port-id_btn2 -pg 1 -lvl 0 -x -610 -y 2140 -defaultsOSRD
preplace port port-id_btn3 -pg 1 -lvl 0 -x -610 -y 2180 -defaultsOSRD
preplace portBus r -pg 1 -lvl 13 -x 7240 -y 1170 -defaultsOSRD
preplace portBus g -pg 1 -lvl 13 -x 7240 -y 1190 -defaultsOSRD
preplace portBus b -pg 1 -lvl 13 -x 7240 -y 1210 -defaultsOSRD
preplace inst Pipelining_Controller_0 -pg 1 -lvl 3 -x 590 -y 560 -defaultsOSRD
preplace inst ProgramCounter_0 -pg 1 -lvl 3 -x 590 -y 1060 -defaultsOSRD
preplace inst CU_Decoder_0 -pg 1 -lvl 4 -x 1120 -y 730 -defaultsOSRD
preplace inst Decoder_0 -pg 1 -lvl 4 -x 1120 -y 440 -defaultsOSRD
preplace inst RegFile_0 -pg 1 -lvl 5 -x 1770 -y 570 -defaultsOSRD
preplace inst Pipelining_Forwarder_0 -pg 1 -lvl 6 -x 2350 -y 520 -defaultsOSRD
preplace inst Pipelining_Execution_0 -pg 1 -lvl 7 -x 3080 -y 670 -defaultsOSRD
preplace inst CU_RAMAddressControl_0 -pg 1 -lvl 8 -x 3720 -y 1370 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 9 -x 4550 -y 710 -defaultsOSRD
preplace inst CU_ImmediateManipula_0 -pg 1 -lvl 9 -x 4550 -y 440 -defaultsOSRD
preplace inst CU_JumpDestinationSe_0 -pg 1 -lvl 8 -x 3720 -y 1190 -defaultsOSRD
preplace inst CU_JumpController_0 -pg 1 -lvl 9 -x 4550 -y 1140 -defaultsOSRD
preplace inst CU_WriteSelector_0 -pg 1 -lvl 11 -x 5720 -y 610 -defaultsOSRD
preplace inst Pipelining_WriteBack_0 -pg 1 -lvl 12 -x 6150 -y 760 -defaultsOSRD
preplace inst ALU_FLAG_PACKER_0 -pg 1 -lvl 10 -x 5250 -y 720 -defaultsOSRD
preplace inst clockcontroller_0 -pg 1 -lvl 2 -x -110 -y 530 -defaultsOSRD
preplace inst mmu_0 -pg 1 -lvl 9 -x 4550 -y 1560 -defaultsOSRD
preplace inst mmio_0 -pg 1 -lvl 10 -x 5250 -y 1820 -defaultsOSRD
preplace inst vram_bram -pg 1 -lvl 10 -x 5250 -y 1530 -defaultsOSRD
preplace inst Debugger_0 -pg 1 -lvl 9 -x 4550 -y -120 -defaultsOSRD
preplace inst RX_UART_0 -pg 1 -lvl 8 -x 3720 -y -390 -defaultsOSRD
preplace inst TX_UART_0 -pg 1 -lvl 10 -x 5250 -y -220 -defaultsOSRD
preplace inst VGA_CPU_Bridge_0 -pg 1 -lvl 8 -x 3720 -y 1980 -defaultsOSRD
preplace inst GPU_0 -pg 1 -lvl 9 -x 4550 -y 1950 -defaultsOSRD
preplace inst VGA_Controller_0 -pg 1 -lvl 11 -x 5720 -y 1240 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x -460 -y 450 -defaultsOSRD
preplace netloc ALU_0_ALU_OUT 1 8 3 4280J 550 4890 550 5490
preplace netloc ALU_0_BIGGER_ZERO_FLAG 1 9 1 N 720
preplace netloc ALU_0_CARRY_FLAG 1 9 1 N 660
preplace netloc ALU_0_NOT_ZERO_FLAG 1 9 1 N 780
preplace netloc ALU_0_OVERFLOW_FLAG 1 9 1 N 740
preplace netloc ALU_0_RHO_FLAG 1 9 1 N 760
preplace netloc ALU_0_SMALLER_ZERO_FLAG 1 9 1 N 700
preplace netloc ALU_0_ZERO_FLAG 1 9 1 N 680
preplace netloc ALU_FLAG_PACKER_0_ALU_FLAGS 1 5 7 2130J 1000 N 1000 3380 530 4030J 530 N 530 5440 760 N
preplace netloc CU_Decoder_0_Is_ALU_OP 1 4 3 N 830 N 830 N
preplace netloc CU_Decoder_0_Is_GPU_OP 1 4 3 N 870 N 870 N
preplace netloc CU_Decoder_0_Is_RAM_OP 1 4 3 N 850 N 850 N
preplace netloc CU_Decoder_0_JMP 1 4 5 N 750 2100 730 2830 -200 N -200 NJ
preplace netloc CU_Decoder_0_JMP_Conditional 1 4 3 N 770 2110 750 N
preplace netloc CU_Decoder_0_JMP_DestinationSource 1 4 3 N 810 N 810 2590
preplace netloc CU_Decoder_0_JMP_Relative 1 4 3 N 790 N 790 2570
preplace netloc CU_Decoder_0_RAM_Address_Src 1 4 3 1530 710 2070 650 N
preplace netloc CU_Decoder_0_RAM_Read 1 4 3 1290 720 2080 670 N
preplace netloc CU_Decoder_0_RAM_Write 1 4 3 1290 740 N 740 2860
preplace netloc CU_Decoder_0_RF_WHB 1 4 3 1540 730 2090 710 2840
preplace netloc CU_Decoder_0_RF_WLB 1 4 3 1520 760 N 760 2850
preplace netloc CU_Decoder_0_Write_Data_Sel 1 4 3 1550 700 1930 630 N
preplace netloc CU_ImmediateManipula_0_ManipulatedImmidiate 1 9 2 N 440 5510
preplace netloc CU_JumpController_0_PC_Load 1 2 8 360 1170 870 1010 N 1010 N 1010 N 1010 N 1010 N 1010 4800
preplace netloc CU_JumpController_0_PC_Next 1 2 8 350 1190 N 1190 N 1190 N 1190 N 1190 3430 980 4020 980 4830
preplace netloc CU_JumpDestinationSe_0_JMP_Address 1 8 1 N 1190
preplace netloc CU_RAMAddressControl_0_RAM_Address 1 8 1 N 1370
preplace netloc CU_WriteSelector_0_Write_Data 1 5 7 2120 1020 N 1020 3370 900 4060 850 4900 590 5430 710 5940
preplace netloc Debugger_0_cc_debug_mock_clk 1 1 9 -310 1200 N 1200 N 1200 N 1200 N 1200 N 1200 3500 540 N 540 4870
preplace netloc Debugger_0_cc_debug_reset 1 1 9 -300 930 N 930 860 940 N 940 N 940 N 940 N 940 N 940 4810
preplace netloc Debugger_0_debug_enable 1 1 9 -290 680 330 890 870 950 1570 920 N 920 2570 1040 N 1040 4210 930 4880
preplace netloc Debugger_0_mmu_debug_addr 1 8 2 4230 250 4850
preplace netloc Debugger_0_mmu_debug_bank 1 8 2 4240 260 4820
preplace netloc Debugger_0_mmu_debug_din 1 8 2 4250 270 4800
preplace netloc Debugger_0_mmu_debug_override_en 1 1 9 -280 660 320 1180 890 1110 N 1110 N 1110 N 1110 N 1110 4220 1000 4840
preplace netloc Debugger_0_mmu_debug_sync_clk100mhz 1 8 2 4260 280 4860
preplace netloc Debugger_0_mmu_debug_we 1 8 2 4270 290 4830
preplace netloc Debugger_0_tx_data 1 9 1 N -220
preplace netloc Debugger_0_tx_data_valid 1 9 1 4820 -240n
preplace netloc Decoder_0_Immediate 1 4 3 1600J 410 NJ 410 2820
preplace netloc Decoder_0_JMP_Condition 1 4 3 1590J 400 NJ 400 2800
preplace netloc Decoder_0_Register1 1 4 5 1580J 330 NJ 330 2590 120 3300 -20 NJ
preplace netloc Decoder_0_Register2 1 4 5 1610J 340 NJ 340 2600 130 3380 0 NJ
preplace netloc Decoder_0_WriteBackRegister 1 4 3 NJ 440 2040J 420 2790
preplace netloc GPU_0_VRAM_Addr 1 8 2 4230 2150 4830
preplace netloc GPU_0_VRAM_CLK 1 8 2 4150 2160 4840
preplace netloc GPU_0_VRAM_Dout 1 8 2 4300 2070 4810
preplace netloc GPU_0_VRAM_WE 1 8 2 4280 2080 4820
preplace netloc InstrLoad_CLK_1 1 2 10 300 330 NJ 330 1300J 350 1930 370 2870 370 N 370 4040 2130 NJ 2130 N 2130 5930
preplace netloc Net 1 2 8 70 -340 N -340 N -340 N -340 N -340 3360 -460 4020 -480 4850
preplace netloc Pipelining_Controller_0_InstructionForwardConfiguration 1 3 6 880 930 1290 890 2060J 310 2570 -300 N -300 NJ
preplace netloc Pipelining_Controller_0_InstructionToExecute 1 3 6 950J 320 N 320 NJ 320 2580 -280 N -280 NJ
preplace netloc Pipelining_Controller_0_Stalled 1 2 7 350 910 850 -320 N -320 N -320 N -320 N -320 N
preplace netloc Pipelining_Execution_0_IS_ALU_OP_out 1 7 5 3430 890 4160 860 N 860 5510 840 5960
preplace netloc Pipelining_Execution_0_Immediate_out 1 7 2 3360 520 4200
preplace netloc Pipelining_Execution_0_Is_GPU_OP_out 1 7 1 3390 850n
preplace netloc Pipelining_Execution_0_JMP_Condition_out 1 7 2 3410 1020 4060
preplace netloc Pipelining_Execution_0_JMP_Conditional_out 1 7 2 3450 1000 4110
preplace netloc Pipelining_Execution_0_JMP_DestinationSelect_out 1 7 1 3420 770n
preplace netloc Pipelining_Execution_0_JMP_Relative_out 1 7 2 3470 880 4130
preplace netloc Pipelining_Execution_0_JMP_out 1 7 5 3490 870 4170 890 4930 850 N 850 5970
preplace netloc Pipelining_Execution_0_Operand1_out 1 7 4 3460 490 4180J 910 4920 600 5460
preplace netloc Pipelining_Execution_0_Operand2_out 1 7 2 3440 510 4190
preplace netloc Pipelining_Execution_0_RAM_BankID_out 1 7 2 3510 860 4080J
preplace netloc Pipelining_Execution_0_RAM_Read_out 1 7 2 3530 840 4090J
preplace netloc Pipelining_Execution_0_RAM_Src_out 1 7 1 3480 630n
preplace netloc Pipelining_Execution_0_RAM_Write_out 1 7 2 3520 850 4050J
preplace netloc Pipelining_Execution_0_WHB_out 1 7 5 N 570 4210 870 N 870 5500 810 5910
preplace netloc Pipelining_Execution_0_WLB_out 1 7 5 N 590 4220 840 N 840 5440 830 5940
preplace netloc Pipelining_Execution_0_WriteAddress_out 1 7 5 3530 560 N 560 4870 570 5450 720 N
preplace netloc Pipelining_Execution_0_WriteDataSel_out 1 7 4 N 610 4110 580 N 580 5470
preplace netloc Pipelining_Forwarder_0_ForwardedMA 1 8 1 N -220
preplace netloc Pipelining_Forwarder_0_ForwardedOperand1 1 6 3 2780 -260 N -260 NJ
preplace netloc Pipelining_Forwarder_0_ForwardedOperand2 1 6 3 2810 -240 N -240 NJ
preplace netloc Pipelining_WriteBack_0_Flags_out 1 4 9 1600 950 N 950 N 950 N 950 N 950 N 950 N 950 N 950 6360
preplace netloc Pipelining_WriteBack_0_Is_ALU_OP_out 1 4 9 1590 960 NJ 960 N 960 N 960 4120J 960 N 960 N 960 N 960 6330
preplace netloc Pipelining_WriteBack_0_JMP_out 1 2 11 360 920 850 970 N 970 N 970 N 970 3400 990 N 990 N 990 N 990 N 990 6340
preplace netloc Pipelining_WriteBack_0_RF_WE_out 1 4 9 1610 930 NJ 930 N 930 3490 920 4100J 920 N 920 N 920 N 920 6320
preplace netloc Pipelining_WriteBack_0_WriteAddress_out 1 4 9 1580 990 NJ 990 N 990 3280 910 4070J 900 N 900 N 900 N 900 6350
preplace netloc Pipelining_WriteBack_0_WriteData_out 1 4 9 1510 1030 NJ 1030 N 1030 3530 970 4150J 970 N 970 N 970 N 970 6370
preplace netloc ProgramCounter_0_Dout 1 3 6 N 1060 N 1060 N 1060 N 1060 N 1060 4140J
preplace netloc RX_UART_0_data_output 1 8 1 N -400
preplace netloc RX_UART_0_data_valid 1 8 1 N -380
preplace netloc RX_UART_IN_1 1 0 8 NJ -240 N -240 60 -330 NJ -330 NJ -330 NJ -330 N -330 3460
preplace netloc RegFile_0_BankID 1 5 4 1930 620 2880 160 N 160 NJ
preplace netloc RegFile_0_Reg1_data 1 5 4 2030J 350 2610 140 3400 100 NJ
preplace netloc RegFile_0_Reg2_data 1 5 4 2050J 360 2790 150 3440 120 NJ
preplace netloc RegFile_0_RegMA_data 1 8 1 N 140
preplace netloc Reset_1 1 0 12 NJ 660 -360 670 310 950 820J 980 NJ 980 N 980 2870 980 3350 2090 4060 2210 N 2210 N 2210 5950
preplace netloc TX_UART_0_send_valid 1 8 3 4290 240 N 240 5440
preplace netloc TX_UART_0_tx_output 1 10 3 N -230 N -230 N
preplace netloc VGA_CPU_Bridge_0_Arg1_out 1 8 1 N 1990
preplace netloc VGA_CPU_Bridge_0_Arg2_out 1 8 1 N 2010
preplace netloc VGA_CPU_Bridge_0_GPU_Command_out 1 8 1 N 1970
preplace netloc VGA_CPU_Bridge_0_IsGPU_OP_out 1 8 1 N 1950
preplace netloc VGA_Controller_0_VRAM_Addr 1 8 4 4190 2190 N 2190 N 2190 5920
preplace netloc VGA_Controller_0_VRAM_Clk 1 8 4 4120 2200 N 2200 N 2200 5910
preplace netloc VGA_Controller_0_b 1 11 2 N 1210 N
preplace netloc VGA_Controller_0_g 1 11 2 N 1190 N
preplace netloc VGA_Controller_0_h_sync 1 11 2 N 1250 N
preplace netloc VGA_Controller_0_ioe 1 11 2 N 1230 N
preplace netloc VGA_Controller_0_r 1 11 2 N 1170 N
preplace netloc VGA_Controller_0_v_sync 1 11 2 N 1270 N
preplace netloc btn0_1 1 0 10 NJ 2120 N 2120 N 2120 NJ 2120 NJ 2120 NJ 2120 N 2120 N 2120 NJ 2120 5020J
preplace netloc btn1_1 1 0 10 NJ 2160 N 2160 N 2160 NJ 2160 NJ 2160 NJ 2160 N 2160 3280 2170 NJ 2170 5030J
preplace netloc btn2_1 1 0 10 NJ 2140 N 2140 N 2140 NJ 2140 NJ 2140 NJ 2140 N 2140 N 2140 NJ 2140 5040J
preplace netloc btn3_1 1 0 10 NJ 2180 N 2180 N 2180 NJ 2180 NJ 2180 NJ 2180 N 2180 N 2180 NJ 2180 5050J
preplace netloc clk100mhz_in_1 1 0 1 NJ 450
preplace netloc clockcontroller_0_ck_stable 1 2 7 60 900 840 1280 N 1280 N 1280 N 1280 N 1280 3910
preplace netloc clockcontroller_0_exec_clk 1 2 7 290 940 830 960 1560J 880 NJ 880 2610 1290 3370 1450 4070
preplace netloc fault_reset_1 1 0 2 -590J 530 -320
preplace netloc mmio_0_dout 1 8 3 4240 2110 N 2110 5440
preplace netloc mmio_0_led0 1 10 3 N 1790 N 1790 N
preplace netloc mmio_0_led1 1 10 3 N 1810 N 1810 N
preplace netloc mmio_0_led2 1 10 3 N 1830 N 1830 N
preplace netloc mmio_0_led3 1 10 3 N 1850 N 1850 N
preplace netloc mmio_0_rho 1 8 3 4290J 880 NJ 880 5430
preplace netloc mmu_0_debug_dout 1 8 2 4300 310 4860
preplace netloc mmu_0_gram_dout 1 9 2 4910J 560 5500
preplace netloc mmu_0_iram_dout 1 2 8 340 1270 N 1270 N 1270 N 1270 N 1270 N 1270 N 1270 4810
preplace netloc mmu_0_mmio_mem_addr 1 9 1 4880 1700n
preplace netloc mmu_0_mmio_mem_ck 1 9 1 4960 1660n
preplace netloc mmu_0_mmio_mem_din 1 9 1 4820 1720n
preplace netloc mmu_0_mmio_mem_we 1 9 1 4930 1680n
preplace netloc mmu_0_vga_dout 1 9 2 4920 1250 N
preplace netloc mmu_0_vrama_mem_addr 1 9 1 4930 1440n
preplace netloc mmu_0_vrama_mem_ck 1 9 1 4940 1460n
preplace netloc mmu_0_vrama_mem_din 1 9 1 4950 1480n
preplace netloc mmu_0_vrama_mem_we 1 9 1 4960 1520n
preplace netloc mmu_0_vramb_mem_addr 1 9 1 4970 1560n
preplace netloc mmu_0_vramb_mem_ck 1 9 1 4990 1580n
preplace netloc mmu_0_vramb_mem_din 1 9 1 5000 1600n
preplace netloc mmu_0_vramb_mem_we 1 9 1 N 1640
preplace netloc vram_bram_douta 1 8 2 4250 2100 4980
preplace netloc vram_bram_doutb 1 8 2 4260 2090 5010
preplace netloc clk_wiz_0_cpu50mhz 1 1 1 -320 450n
preplace netloc clk_wiz_0_locked 1 1 1 -340 430n
preplace netloc clk_wiz_0_vga100mhz 1 1 1 -350 470n
preplace netloc clockcontroller_0_vga_clk 1 2 9 80J 340 NJ 340 1310J 360 2040J 380 NJ 380 NJ 380 4090J 350 NJ 350 5480
levelinfo -pg 1 -610 -460 -110 590 1120 1770 2350 3080 3720 4550 5250 5720 6150 7240
pagesize -pg 1 -db -bbox -sgen -750 -1310 7400 2390
"
}
{
   "da_clkrst_cnt":"7"
}
