/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [4:0] _01_;
  reg [38:0] _02_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [37:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [5:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire [11:0] celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_64z;
  wire celloutsig_0_66z;
  wire [8:0] celloutsig_0_6z;
  wire [15:0] celloutsig_0_72z;
  wire [4:0] celloutsig_0_73z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  reg [6:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~(in_data[104] & celloutsig_1_5z);
  assign celloutsig_0_17z = ~(celloutsig_0_3z & celloutsig_0_14z[26]);
  assign celloutsig_0_5z = !(celloutsig_0_2z[2] ? celloutsig_0_3z : celloutsig_0_2z[2]);
  assign celloutsig_0_61z = !(celloutsig_0_22z ? celloutsig_0_8z[2] : celloutsig_0_14z[4]);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? in_data[140] : celloutsig_1_0z);
  assign celloutsig_0_9z = !(celloutsig_0_4z[3] ? celloutsig_0_5z : celloutsig_0_4z[2]);
  assign celloutsig_0_19z = !(celloutsig_0_3z ? celloutsig_0_18z : celloutsig_0_0z);
  assign celloutsig_0_22z = !(celloutsig_0_19z ? celloutsig_0_11z : celloutsig_0_18z);
  assign celloutsig_0_31z = !(celloutsig_0_11z ? celloutsig_0_4z[2] : celloutsig_0_1z);
  assign celloutsig_0_33z = !(celloutsig_0_29z ? celloutsig_0_31z : celloutsig_0_3z);
  assign celloutsig_0_58z = ~(celloutsig_0_51z[0] | celloutsig_0_56z[8]);
  assign celloutsig_0_11z = ~(celloutsig_0_0z | celloutsig_0_10z[4]);
  assign celloutsig_0_29z = ~(celloutsig_0_20z[10] | celloutsig_0_3z);
  assign celloutsig_0_3z = ~celloutsig_0_0z;
  assign celloutsig_0_66z = ~celloutsig_0_16z;
  assign celloutsig_1_5z = ~celloutsig_1_3z;
  assign celloutsig_1_10z = ~celloutsig_1_0z;
  assign celloutsig_0_32z = ~celloutsig_0_20z[5];
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[67]) & in_data[8]);
  assign celloutsig_0_39z = celloutsig_0_12z | ~(celloutsig_0_38z);
  assign celloutsig_0_46z = celloutsig_0_40z[5] | ~(celloutsig_0_16z);
  assign celloutsig_0_7z = celloutsig_0_4z[2] | ~(celloutsig_0_3z);
  assign celloutsig_0_8z = celloutsig_0_6z + { celloutsig_0_4z[3:2], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_13z = in_data[142:138] + { celloutsig_1_11z[3:1], celloutsig_1_10z, celloutsig_1_4z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 3'h0;
    else _00_ <= { celloutsig_0_6z[2], celloutsig_0_37z, celloutsig_0_11z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 5'h00;
    else _01_ <= in_data[66:62];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _02_ <= 39'h0000000000;
    else _02_ <= { celloutsig_0_14z[17:2], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_0_56z = in_data[74:63] & in_data[49:38];
  assign celloutsig_1_16z = { celloutsig_1_13z[4], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_15z } & { celloutsig_1_14z[2:0], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_2z = in_data[76:73] & { in_data[50:48], celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_3z } & { in_data[29:25], celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_22z };
  assign celloutsig_0_34z = { celloutsig_0_29z, celloutsig_0_29z, celloutsig_0_13z } == { celloutsig_0_9z, celloutsig_0_23z, celloutsig_0_12z };
  assign celloutsig_0_41z = { celloutsig_0_40z[5:2], celloutsig_0_0z, celloutsig_0_18z } == { celloutsig_0_8z[8], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[137:132] == in_data[158:153];
  assign celloutsig_0_24z = { celloutsig_0_4z[4:0], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_11z } == { in_data[44:34], celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_0_37z = { celloutsig_0_30z[11:4], celloutsig_0_29z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_34z, celloutsig_0_32z, celloutsig_0_7z } > { in_data[80:76], celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_36z, celloutsig_0_17z, celloutsig_0_0z };
  assign celloutsig_0_55z = celloutsig_0_6z > { celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_52z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_48z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_31z };
  assign celloutsig_1_12z = { celloutsig_1_6z[4:3], celloutsig_1_3z } > celloutsig_1_11z[4:2];
  assign celloutsig_0_18z = { celloutsig_0_8z[6:0], celloutsig_0_5z } > { celloutsig_0_8z[7:2], celloutsig_0_11z, celloutsig_0_1z };
  assign celloutsig_0_64z = { celloutsig_0_8z[7:0], celloutsig_0_47z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_58z } <= { celloutsig_0_8z[7:0], celloutsig_0_48z, _00_ };
  assign celloutsig_0_47z = { celloutsig_0_40z[4:0], celloutsig_0_39z, celloutsig_0_45z, celloutsig_0_33z, celloutsig_0_22z, celloutsig_0_39z, celloutsig_0_41z, celloutsig_0_25z, celloutsig_0_35z, celloutsig_0_46z } < { celloutsig_0_14z[27:24], celloutsig_0_8z, celloutsig_0_34z };
  assign celloutsig_0_72z = { celloutsig_0_20z[10:7], celloutsig_0_51z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_37z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_55z } % { 1'h1, celloutsig_0_14z[19], celloutsig_0_7z, celloutsig_0_64z, celloutsig_0_0z, celloutsig_0_61z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_13z, _00_ };
  assign celloutsig_1_6z = { in_data[159:156], celloutsig_1_0z } % { 1'h1, in_data[179:176] };
  assign celloutsig_1_7z = in_data[168:165] % { 1'h1, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_51z = - { celloutsig_0_20z[7:3], celloutsig_0_47z };
  assign celloutsig_0_6z = - { celloutsig_0_4z[4:3], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_73z = - { _01_[3:1], celloutsig_0_46z, celloutsig_0_66z };
  assign celloutsig_1_11z = - { celloutsig_1_6z[1], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_14z = - { celloutsig_0_4z[5:2], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_27z = - { celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_42z = { celloutsig_0_30z[13:8], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_32z } !== { celloutsig_0_35z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_33z, celloutsig_0_22z, celloutsig_0_40z, celloutsig_0_0z };
  assign celloutsig_0_45z = celloutsig_0_27z[3:0] !== { celloutsig_0_4z[3:1], celloutsig_0_18z };
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_10z } !== { celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_16z[4], celloutsig_1_11z } !== { celloutsig_1_13z[3:0], celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_15z = celloutsig_0_4z[5:2] !== celloutsig_0_8z[5:2];
  assign celloutsig_0_36z = { celloutsig_0_14z[25:23], celloutsig_0_24z, celloutsig_0_5z } | { celloutsig_0_20z[7:5], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_4z = { in_data[45:44], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z } | { in_data[12:9], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_10z = celloutsig_0_4z[4:0] | { in_data[16:14], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_14z[30:29], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_11z } | { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_0z = | in_data[24:22];
  assign celloutsig_0_38z = celloutsig_0_32z & celloutsig_0_18z;
  assign celloutsig_0_23z = celloutsig_0_6z[5] & celloutsig_0_4z[2];
  assign celloutsig_0_13z = | { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z, in_data[28:18] };
  assign celloutsig_0_48z = ~^ { celloutsig_0_6z[5:2], celloutsig_0_46z, celloutsig_0_2z, celloutsig_0_42z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_14z[12:5], celloutsig_0_9z };
  assign celloutsig_0_35z = ^ celloutsig_0_14z[11:3];
  assign celloutsig_0_52z = ^ _02_[29:11];
  assign celloutsig_1_3z = ^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_4z = ^ { in_data[176:168], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_9z = ^ { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_12z = ^ { celloutsig_0_6z[6:1], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_25z = ^ { celloutsig_0_16z, celloutsig_0_20z };
  assign celloutsig_0_40z = { _02_[35:34], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_31z } >> { celloutsig_0_4z[4:1], celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_29z, celloutsig_0_15z, celloutsig_0_23z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_14z = 7'h00;
    else if (clkin_data[64]) celloutsig_1_14z = { celloutsig_1_6z[3:1], celloutsig_1_7z };
  assign { out_data[128], out_data[96], out_data[47:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
