#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 28 01:34:58 2019
# Process ID: 7588
# Current directory: C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_FFTOutputBitsConvert_0_0_synth_1
# Command line: vivado.exe -log design_1_FFTOutputBitsConvert_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FFTOutputBitsConvert_0_0.tcl
# Log file: C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_FFTOutputBitsConvert_0_0_synth_1/design_1_FFTOutputBitsConvert_0_0.vds
# Journal file: C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_FFTOutputBitsConvert_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_FFTOutputBitsConvert_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Git/DigitalViolin/ZynqBoard/Zynq7020/ip_repo/DSP_register_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Git/DigitalViolin/ZynqBoard/Zynq7020/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Git/DigitalViolin/ZynqBoard/ip_repo/myDSP_1.0'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Git/DigitalViolin/ZynqBoard/Zynq7020/ip_repo/myip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Reiji/AppData/Roaming/Xilinx/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_FFTOutputBitsConvert_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10376 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 371.254 ; gain = 106.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_FFTOutputBitsConvert_0_0' [c:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_FFTOutputBitsConvert_0_0/synth/design_1_FFTOutputBitsConvert_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'FFTOutputBitsConverter' [C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/FFTOutputBitsConverter.v:2]
	Parameter FFT_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FFTOutputBitsConverter' (1#1) [C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/FFTOutputBitsConverter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FFTOutputBitsConvert_0_0' (2#1) [c:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_FFTOutputBitsConvert_0_0/synth/design_1_FFTOutputBitsConvert_0_0.v:58]
WARNING: [Synth 8-3331] design FFTOutputBitsConverter has unconnected port s_axis_data_tdata[63]
WARNING: [Synth 8-3331] design FFTOutputBitsConverter has unconnected port s_axis_data_tdata[62]
WARNING: [Synth 8-3331] design FFTOutputBitsConverter has unconnected port s_axis_data_tdata[61]
WARNING: [Synth 8-3331] design FFTOutputBitsConverter has unconnected port s_axis_data_tdata[60]
WARNING: [Synth 8-3331] design FFTOutputBitsConverter has unconnected port s_axis_data_tdata[47]
WARNING: [Synth 8-3331] design FFTOutputBitsConverter has unconnected port s_axis_data_tdata[46]
WARNING: [Synth 8-3331] design FFTOutputBitsConverter has unconnected port s_axis_data_tdata[45]
WARNING: [Synth 8-3331] design FFTOutputBitsConverter has unconnected port s_axis_data_tdata[44]
WARNING: [Synth 8-3331] design FFTOutputBitsConverter has unconnected port s_axis_data_tdata[31]
WARNING: [Synth 8-3331] design FFTOutputBitsConverter has unconnected port s_axis_data_tdata[30]
WARNING: [Synth 8-3331] design FFTOutputBitsConverter has unconnected port s_axis_data_tdata[29]
WARNING: [Synth 8-3331] design FFTOutputBitsConverter has unconnected port s_axis_data_tdata[28]
WARNING: [Synth 8-3331] design FFTOutputBitsConverter has unconnected port s_axis_data_tdata[15]
WARNING: [Synth 8-3331] design FFTOutputBitsConverter has unconnected port s_axis_data_tdata[14]
WARNING: [Synth 8-3331] design FFTOutputBitsConverter has unconnected port s_axis_data_tdata[13]
WARNING: [Synth 8-3331] design FFTOutputBitsConverter has unconnected port s_axis_data_tdata[12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 427.422 ; gain = 162.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 427.422 ; gain = 162.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 427.422 ; gain = 162.496
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 756.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 756.824 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 759.066 ; gain = 2.242
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 759.066 ; gain = 494.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 759.066 ; gain = 494.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 759.066 ; gain = 494.141
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/FFTOutputBitsConverter.v:33]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/FFTOutputBitsConverter.v:32]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/FFTOutputBitsConverter.v:35]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/FFTOutputBitsConverter.v:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 759.066 ; gain = 494.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FFTOutputBitsConverter 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_addr[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_wddata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_wddata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_wddata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_wddata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_wddata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_wddata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_wddata[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_FFTOutputBitsConvert_0_0 has port bram_wddata[12] driven by constant 0
WARNING: [Synth 8-3331] design design_1_FFTOutputBitsConvert_0_0 has unconnected port s_axis_data_tdata[63]
WARNING: [Synth 8-3331] design design_1_FFTOutputBitsConvert_0_0 has unconnected port s_axis_data_tdata[62]
WARNING: [Synth 8-3331] design design_1_FFTOutputBitsConvert_0_0 has unconnected port s_axis_data_tdata[61]
WARNING: [Synth 8-3331] design design_1_FFTOutputBitsConvert_0_0 has unconnected port s_axis_data_tdata[60]
WARNING: [Synth 8-3331] design design_1_FFTOutputBitsConvert_0_0 has unconnected port s_axis_data_tdata[47]
WARNING: [Synth 8-3331] design design_1_FFTOutputBitsConvert_0_0 has unconnected port s_axis_data_tdata[46]
WARNING: [Synth 8-3331] design design_1_FFTOutputBitsConvert_0_0 has unconnected port s_axis_data_tdata[45]
WARNING: [Synth 8-3331] design design_1_FFTOutputBitsConvert_0_0 has unconnected port s_axis_data_tdata[44]
WARNING: [Synth 8-3331] design design_1_FFTOutputBitsConvert_0_0 has unconnected port s_axis_data_tdata[31]
WARNING: [Synth 8-3331] design design_1_FFTOutputBitsConvert_0_0 has unconnected port s_axis_data_tdata[30]
WARNING: [Synth 8-3331] design design_1_FFTOutputBitsConvert_0_0 has unconnected port s_axis_data_tdata[29]
WARNING: [Synth 8-3331] design design_1_FFTOutputBitsConvert_0_0 has unconnected port s_axis_data_tdata[28]
WARNING: [Synth 8-3331] design design_1_FFTOutputBitsConvert_0_0 has unconnected port s_axis_data_tdata[15]
WARNING: [Synth 8-3331] design design_1_FFTOutputBitsConvert_0_0 has unconnected port s_axis_data_tdata[14]
WARNING: [Synth 8-3331] design design_1_FFTOutputBitsConvert_0_0 has unconnected port s_axis_data_tdata[13]
WARNING: [Synth 8-3331] design design_1_FFTOutputBitsConvert_0_0 has unconnected port s_axis_data_tdata[12]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 759.066 ; gain = 494.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 772.934 ; gain = 508.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 773.008 ; gain = 508.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 792.574 ; gain = 527.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 792.574 ; gain = 527.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 792.574 ; gain = 527.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 792.574 ; gain = 527.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 792.574 ; gain = 527.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 792.574 ; gain = 527.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 792.574 ; gain = 527.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     6|
|2     |LUT1   |     2|
|3     |LUT2   |     4|
|4     |LUT3   |     1|
|5     |LUT4   |    28|
|6     |LUT5   |    22|
|7     |LUT6   |     4|
|8     |FDRE   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------------+------+
|      |Instance |Module                 |Cells |
+------+---------+-----------------------+------+
|1     |top      |                       |    79|
|2     |  inst   |FFTOutputBitsConverter |    78|
+------+---------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 792.574 ; gain = 527.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 792.574 ; gain = 196.004
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 792.574 ; gain = 527.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 799.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 799.094 ; gain = 547.555
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 799.094 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_FFTOutputBitsConvert_0_0_synth_1/design_1_FFTOutputBitsConvert_0_0.dcp' has been generated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 799.094 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_FFTOutputBitsConvert_0_0_synth_1/design_1_FFTOutputBitsConvert_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_FFTOutputBitsConvert_0_0_utilization_synth.rpt -pb design_1_FFTOutputBitsConvert_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 28 01:35:34 2019...
