$date
	Fri Nov 04 16:40:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q1_mfg_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module m $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#2
1%
#4
1!
0%
1$
#6
1%
#8
0!
0%
0$
1#
#10
1!
1%
#12
0!
0%
1$
#14
1!
1%
#16
0!
0%
0$
0#
1"
#18
1!
1%
#20
0!
0%
1$
#22
1!
1%
#24
0%
0$
1#
#26
1%
#28
0!
0%
1$
#30
1%
#32
0%
0$
0#
0"
